I 000047 55 783           1523366248652 ARC_01
(_unit VHDL (clatire_suplimentara 0 4 (arc_01 0 14 ))
	(_version v98)
	(_time 1523366248653 2018.04.10 16:17:28)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525505510305074557554b09015457570455515557)
	(_entity
		(_time 1523364528058)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 5 (_entity (_in ))))
		(_port (_internal DA ~extSTD.STANDARD.BIT 0 6 (_entity (_out ))))
		(_port (_internal NU ~extSTD.STANDARD.BIT 0 6 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 760           1523366904494 ARC_01
(_unit VHDL (clatire_suplimentara 0 5 (arc_01 0 15 ))
	(_version v98)
	(_time 1523366904495 2018.04.10 16:28:24)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 363163336361632133312f6d653033336031353133)
	(_entity
		(_time 1523366653768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 760           1523366929426 ARC_01
(_unit VHDL (clatire_suplimentara 0 5 (arc_01 0 15 ))
	(_version v98)
	(_time 1523366929427 2018.04.10 16:28:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 909e939fc3c7c587959789cbc3969595c697939795)
	(_entity
		(_time 1523366653768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1523366929433 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 25 ))
	(_version v98)
	(_time 1523366929434 2018.04.10 16:28:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code a0afa0f6a2f7f1b7a3f3b0faf0a6f3a6a1a7a2a6a5)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 807           1523367477796 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1523367477797 2018.04.10 16:37:57)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f5a6f0f6f0f7b2f0a0b5fdf3a1a0a1aea1f3a1f3)
	(_entity
		(_time 1523367477785)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 899           1523370079884 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1523370079885 2018.04.10 17:21:19)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 050b0302035250105202165f5d0053020602010304)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 807           1523370132301 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1523370132302 2018.04.10 17:22:12)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc8c99ecf9c9bde9cccd9919fcdcccdc2cd9fcd9f)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 760           1523370135464 ARC_01
(_unit VHDL (clatire_suplimentara 0 5 (arc_01 0 16 ))
	(_version v98)
	(_time 1523370135465 2018.04.10 17:22:15)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2f2f7f2b2a787a382a2836747c292a2a79282c282a)
	(_entity
		(_time 1523366653768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1523370135469 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1523370135470 2018.04.10 17:22:15)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 2f2e7c2a7b787e382c7c3f757f297c292e282d292a)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1054          1523371041379 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523371041380 2018.04.10 17:37:21)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e1e5b0b2e5b6e1f6e0eef4bab2e7e0e6e5e6e4e6e3)
	(_entity
		(_time 1523371035541)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~9~12 0 9 (_scalar (_to (i 0)(i 9)))))
		(_port (_internal NR ~INTEGER~range~0~to~9~12 0 9 (_entity (_inout ((i 0))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1061          1523371429180 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523371429181 2018.04.10 17:43:49)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b6b3bbe2b5e1b6a1b7e6a3ede5b0b7b1b2b1b3b1b4)
	(_entity
		(_time 1523371429174)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~100~12 0 9 (_scalar (_to (i 0)(i 100)))))
		(_port (_internal NR ~INTEGER~range~0~to~100~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1058          1523371707654 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523371707655 2018.04.10 17:48:27)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8a8b8784dedd8a9d8b859fd1d98c8b8d8e8d8f8d88)
	(_entity
		(_time 1523371609225)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 9 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal NR ~INTEGER~range~0~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1058          1523371817136 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523371817139 2018.04.10 17:50:17)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 37313632356037203638226c643136303330323035)
	(_entity
		(_time 1523371609225)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 9 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal NR ~INTEGER~range~0~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1060          1523372097624 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523372097625 2018.04.10 17:54:57)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dbd98c898c8cdbccdad4ce8088dddadcdfdcdedcd9)
	(_entity
		(_time 1523372097622)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 9 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1523372176730 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1523372176731 2018.04.10 17:56:16)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e0eee7b3e9b6b0f6e4eea1bab0e7e6e6e9e7e4e6e5)
	(_entity
		(_time 1523372176728)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 1063          1523373446026 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523373446027 2018.04.10 18:17:26)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1140151615461106101e044a421710161516141613)
	(_entity
		(_time 1523373446023)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 807           1523373856438 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1523373856439 2018.04.10 18:24:16)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383d6f3d666f682d6f3f2a626c3e3f3e313e6c3e6c)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 760           1523373859387 ARC_01
(_unit VHDL (clatire_suplimentara 0 5 (arc_01 0 16 ))
	(_version v98)
	(_time 1523373859388 2018.04.10 18:24:19)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c1c49794939694d6c4c6d89a92c7c4c497c6c2c6c4)
	(_entity
		(_time 1523366653768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1523373859396 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1523373859397 2018.04.10 18:24:19)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code c1c59495c29690d6c292d19b91c792c7c0c6c3c7c4)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 899           1523373864710 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1523373864711 2018.04.10 18:24:24)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8183878e83d6d494d68692dbd984d7868286858780)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1063          1523373867242 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523373867243 2018.04.10 18:24:27)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6466346465336473656b713f376265636063616366)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1523373870550 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1523373870551 2018.04.10 18:24:30)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5554025659030543515b140f055253535c52515350)
	(_entity
		(_time 1523372176727)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2055          1523438545470 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1523438545483 2018.04.11 12:22:25)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a2e2b7b2e2d7d6c7e7b69212f7c7b7d787c7f7f2c)
	(_entity
		(_time 1523438545468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2(0)))(_sensitivity(0)(1)))))
			(line__16(_architecture 1 0 16 (_assignment (_simple)(_target(2(1)))(_sensitivity(0)(1)))))
			(line__17(_architecture 2 0 17 (_assignment (_simple)(_target(2(2)))(_sensitivity(0)(1)))))
			(line__18(_architecture 3 0 18 (_assignment (_simple)(_target(2(3)))(_sensitivity(0)(1)))))
			(line__19(_architecture 4 0 19 (_assignment (_simple)(_target(2(4)))(_sensitivity(0)(1)))))
			(line__20(_architecture 5 0 20 (_assignment (_simple)(_target(2(5)))(_sensitivity(0)(1)))))
			(line__21(_architecture 6 0 21 (_assignment (_simple)(_target(2(6)))(_sensitivity(0)(1)))))
			(line__22(_architecture 7 0 22 (_assignment (_simple)(_target(2(7)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . ARC_06 8 -1
	)
)
I 000047 55 1353          1523439491555 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1523439491556 2018.04.11 12:38:11)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 080c590e055f0f1e0c0b1b535d0e090f0a0e0d0d5e)
	(_entity
		(_time 1523439421271)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1055          1523442012830 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442012831 2018.04.11 13:20:12)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d98cde8bd58ed9ced8d69f828adfd0de88dfd8dedb)
	(_entity
		(_time 1523442012809)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1055          1523442126638 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442126639 2018.04.11 13:22:06)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5e5e5a5d0e095e495f5118050d5857590f585f595c)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1055          1523442281741 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442281742 2018.04.11 13:24:41)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3460653135633423353b726f67323d336532353336)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1055          1523442355630 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442355631 2018.04.11 13:25:55)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d7858685d580d7c0d6d8918c84d1ded086d1d6d0d5)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1055          1523442614921 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442614922 2018.04.11 13:30:14)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7e5b0e3b5e0b7a0b6b8f1ece4b1beb0e6b1b6b0b5)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 807           1523442719353 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1523442719354 2018.04.11 13:31:59)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9c9b929fcacd88ca9a8fc7c99b9a9b949bc99bc9)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1523442719560 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1523442719561 2018.04.11 13:31:59)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 78782879752f7f6e7c7b6b232d7e797f7a7e7d7d2e)
	(_entity
		(_time 1523442719544)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 760           1523442719799 ARC_01
(_unit VHDL (clatire_suplimentara 0 5 (arc_01 0 16 ))
	(_version v98)
	(_time 1523442719800 2018.04.11 13:31:59)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 626335623335377567657b39316467673465616567)
	(_entity
		(_time 1523366653768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 7 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1523442719828 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1523442719829 2018.04.11 13:31:59)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 8282d68d82d5d39581d192d8d284d1848385808487)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1055          1523442720151 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1523442720152 2018.04.11 13:32:00)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code babaebeeeeedbaadbbb5fce1e9bcb3bdebbcbbbdb8)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 899           1523442720305 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1523442720306 2018.04.11 13:32:00)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 66663567633133733161753c3e6330616561626067)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1063          1523442720568 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1523442720569 2018.04.11 13:32:00)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 707f747175277067717f652b237671777477757772)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1523442720760 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1523442720761 2018.04.11 13:32:00)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2b242c2f707d7b3d2f256a717b2c2d2d222c2f2d2e)
	(_entity
		(_time 1523372176727)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 1013          1525077369363 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 10 ))
	(_version v98)
	(_time 1525077369364 2018.04.30 11:36:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e7c297f2a2828687f2c6d252b787b797c7877797d)
	(_entity
		(_time 1525077369361)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_signal (_internal CLATIRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal TEMP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal VITEZA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000047 55 933           1525079028322 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525079028323 2018.04.30 12:03:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d7d88085838082c0d2d3ce8c84d1d2d281d0d4d0d2)
	(_entity
		(_time 1525079028277)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525079028331 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525079028332 2018.04.30 12:03:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code e6e8b2b4e2b1b7f1e5b5f6bcb6e0b5e0e7e1e4e0e3)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1658          1525079030794 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079030795 2018.04.30 12:03:50)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b2c7f7a282d2d6d7b7968202e7d7e7c797d727c78)
	(_entity
		(_time 1525079012580)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((AM)(AM))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1658          1525079035652 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079035653 2018.04.30 12:03:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77232576712121617775642c2271727075717e7074)
	(_entity
		(_time 1525079012580)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((AM)(AM))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1794          1525079409838 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079409839 2018.04.30 12:10:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2223212621747434227531797724272520242b2521)
	(_entity
		(_time 1525079012580)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((AM)(AM))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(4)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 1794          1525079493291 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079493292 2018.04.30 12:11:33)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f4b1a18484949091f480c444a191a181d1916181c)
	(_entity
		(_time 1525079012580)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((AM)(AM))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(4)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 1794          1525079610640 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079610641 2018.04.30 12:13:30)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f717c7e282929697f286c242a797a787d7976787c)
	(_entity
		(_time 1525079610634)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((AM)(AM))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(4)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 883           1525079868880 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525079868881 2018.04.30 12:17:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 49484b4b131e1c5e4c4d50121a4f4c4c1f4e4a4e4c)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525079868884 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525079868885 2018.04.30 12:17:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 4949484a421e185e4a1a5913194f1a4f484e4b4f4c)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1768          1525079871208 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079871209 2018.04.30 12:17:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 61603361613737776136723a346764666367686662)
	(_entity
		(_time 1525079610633)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(4)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 1632          1525079885365 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525079885366 2018.04.30 12:18:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aefaacf9faf8f8b8aeadbdf5fba8aba9aca8a7a9ad)
	(_entity
		(_time 1525079610633)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 19 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 883           1525080094111 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080094112 2018.04.30 12:21:34)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0c5f0e0a0c5b591b090815575f0a09095a0b0f0b09)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080094115 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080094116 2018.04.30 12:21:34)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 1c4e1d1a4d4b4d0b1f4f0c464c1a4f1a1d1b1e1a19)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 807           1525080102264 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525080102265 2018.04.30 12:21:42)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8eebcbbb6bfb8fdbfeffab2bceeefeee1eebceebc)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1525080102336 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1525080102337 2018.04.30 12:21:42)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36313433356131203235256d633037313430333360)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 883           1525080102472 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080102473 2018.04.30 12:21:42)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3c5c196939496d4c6c7da9890c5c6c695c4c0c4c6)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080102476 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080102477 2018.04.30 12:21:42)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code c3c4c297c29492d4c090d39993c590c5c2c4c1c5c6)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1055          1525080102694 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525080102695 2018.04.30 12:21:42)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9e999891cec99e899f91d8c5cd989799cf989f999c)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 899           1525080102928 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1525080102929 2018.04.30 12:21:42)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888f8e8783dfdd9ddf8f9bd2d08dde8f8b8f8c8e89)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1063          1525080103139 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525080103140 2018.04.30 12:21:43)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5354535055045344525c4608005552545754565451)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1525080103339 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525080103340 2018.04.30 12:21:43)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1e191d1942484e081a105f444e19181817191a181b)
	(_entity
		(_time 1523372176727)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 883           1525080105841 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080105842 2018.04.30 12:21:45)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2e4b4b1b3b5b7f5e7e6fbb9b1e4e7e7b4e5e1e5e7)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080105853 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080105854 2018.04.30 12:21:45)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code f2f5a7a3f2a5a3e5f1a1e2a8a2f4a1f4f3f5f0f4f7)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080130406 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080130407 2018.04.30 12:22:10)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d5d58387838280c2d0d1cc8e86d3d0d083d2d6d2d0)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080130412 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080130413 2018.04.30 12:22:10)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code e4e5b1b6e2b3b5f3e7b7f4beb4e2b7e2e5e3e6e2e1)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080169240 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080169241 2018.04.30 12:22:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9197949ec3c6c486949588cac2979494c796929694)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080169244 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080169245 2018.04.30 12:22:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 9196979f92c6c08692c281cbc197c2979096939794)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080268631 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080268632 2018.04.30 12:24:28)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cfc19d9aca989ad8cacbd6949cc9caca99c8ccc8ca)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080268635 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080268636 2018.04.30 12:24:28)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code cfc09e9b9b989ed8cc9cdf959fc99cc9cec8cdc9ca)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080290511 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080290512 2018.04.30 12:24:50)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 421141401315175547465b19114447471445414547)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080290518 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080290519 2018.04.30 12:24:50)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 520052505205034551014208025401545355505457)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080347495 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080347496 2018.04.30 12:25:47)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code db8f8d89da8c8eccdedfc28088dddede8ddcd8dcde)
	(_entity
		(_time 1525079868867)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080347499 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080347500 2018.04.30 12:25:47)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code db8e8e888b8c8accd888cb818bdd88dddadcd9ddde)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 935           1525080363806 ARC_01
(_unit VHDL (clatire_suplimentara 0 7 (arc_01 0 17 ))
	(_version v98)
	(_time 1525080363807 2018.04.30 12:26:03)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 93c3c59cc3c4c68496968ac8c0959696c594909496)
	(_entity
		(_time 1525080363803)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080363821 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 27 ))
	(_version v98)
	(_time 1525080363822 2018.04.30 12:26:03)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code a3f2f6f5a2f4f2b4a0f0b3f9f3a5f0a5a2a4a1a5a6)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 935           1525080389040 ARC_01
(_unit VHDL (clatire_suplimentara 0 7 (arc_01 0 17 ))
	(_version v98)
	(_time 1525080389041 2018.04.30 12:26:29)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 252527217372703220203c7e762320207322262220)
	(_entity
		(_time 1525080363803)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080389044 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 27 ))
	(_version v98)
	(_time 1525080389045 2018.04.30 12:26:29)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 25242420227274322676357f752376232422272320)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__29(_architecture 0 0 29 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080415338 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080415339 2018.04.30 12:26:55)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code de8bda8cd8898bc9dbdac7858dd8dbdb88d9ddd9db)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080415342 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080415343 2018.04.30 12:26:55)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code de8ad98d89898fc9dd8dce848ed88dd8dfd9dcd8db)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 2118          1525080439400 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525080439401 2018.04.30 12:27:19)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd9db8f888b8bcbdd8ece8688dbd8dadfdbd4dade)
	(_entity
		(_time 1525080439398)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal YN ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 29 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2156          1525080473082 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525080473083 2018.04.30 12:27:53)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74237e75712222627427672f2172717376727d7377)
	(_entity
		(_time 1525080439397)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(PRESPALAREa
			(_object
				(_port (_internal S ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal YN ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 29 (_component PRESPALAREa )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_implicit)
			(_port
				((S)(S))
				((YN)(YN))
			)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2118          1525080479787 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525080479788 2018.04.30 12:27:59)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a3f6a3f4a1f5f5b5a3f0b0f8f6a5a6a4a1a5aaa4a0)
	(_entity
		(_time 1525080439397)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extSTD.STANDARD.BIT 0 23 (_entity (_in ))))
				(_port (_internal YN ~extSTD.STANDARD.BIT 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 29 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extSTD.STANDARD.BIT 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extSTD.STANDARD.BIT 0 15 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 807           1525080561099 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525080561100 2018.04.30 12:29:21)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44421146161314511343561e104243424d42104210)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1525080561293 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1525080561294 2018.04.30 12:29:21)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fff8fdafaca8f8e9fbfceca4aaf9fef8fdf9fafaa9)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 883           1525080561426 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080561427 2018.04.30 12:29:21)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9c9a9d939ccbc98b999885c7cf9a9999ca9b9f9b99)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080561444 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080561445 2018.04.30 12:29:21)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 9c9b9e92cdcbcd8b9fcf8cc6cc9acf9a9d9b9e9a99)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1055          1525080561664 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525080561665 2018.04.30 12:29:21)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 76717177752176617779302d25707f712770777174)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 899           1525080561811 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1525080561812 2018.04.30 12:29:21)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0304020403545616540410595b0655040004070502)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1063          1525080561961 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525080561962 2018.04.30 12:29:21)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9f989f90ccc89f889e908ac4cc999e989b989a989d)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1525080562147 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525080562148 2018.04.30 12:29:22)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5b5c5858000d0b4d5f551a010b5c5d5d525c5f5d5e)
	(_entity
		(_time 1523372176727)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 883           1525080576426 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080576427 2018.04.30 12:29:36)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 242173207373713321203d7f772221217223272321)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080576438 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080576439 2018.04.30 12:29:36)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 24207021227375332777347e742277222523262221)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080584411 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 16 ))
	(_version v98)
	(_time 1525080584412 2018.04.30 12:29:44)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 545704570303014351504d0f075251510253575351)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 663           1525080584424 ARC_02
(_unit VHDL (prespalare 0 10 (arc_02 0 26 ))
	(_version v98)
	(_time 1525080584425 2018.04.30 12:29:44)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard)))
	(_code 64663765623335736737743e346237626563666261)
	(_entity
		(_time 1523366653772)
		(_use (std(standard)))
	)
	(_object
		(_port (_internal S ~extSTD.STANDARD.BIT 0 11 (_entity (_in ))))
		(_port (_internal YN ~extSTD.STANDARD.BIT 0 12 (_entity (_out ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1525080797369 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1525080797370 2018.04.30 12:33:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2e217e2a28797b392b2a37757d282b2b78292d292b)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1525080797373 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 29 ))
	(_version v98)
	(_time 1525080797374 2018.04.30 12:33:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e207d2b79797f392c293e747e287d282f292c282b)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 2107          1525080806340 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525080806341 2018.04.30 12:33:26)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36626333316060203665256d6330333134303f3135)
	(_entity
		(_time 1525080561939)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 29 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 807           1525080809313 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525080809314 2018.04.30 12:33:29)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cf9aca9acf989fda98c8dd959bc9c8c9c6c99bc99b)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1525080809452 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1525080809453 2018.04.30 12:33:29)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c080d5f0a0b5b4a585f4f07095a5d5b5e5a59590a)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 883           1525080809650 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1525080809651 2018.04.30 12:33:29)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 277277237370723022233e7c742122227120242022)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1525080809662 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 29 ))
	(_version v98)
	(_time 1525080809663 2018.04.30 12:33:29)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36626532326167213431266c663065303731343033)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1055          1525080809840 ARC_07
(_unit VHDL (temporizare 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525080809841 2018.04.30 12:33:29)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2b6b5b1e5b5e2f5e3eda4b9b1e4ebe5b3e4e3e5e0)
	(_entity
		(_time 1523442012808)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~60~downto~0~12 0 9 (_scalar (_downto (i 60)(i 0)))))
		(_port (_internal TIMP ~INTEGER~range~60~downto~0~12 0 9 (_entity (_inout ((i 60))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 899           1525080810036 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1525080810037 2018.04.30 12:33:30)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ecacf90c8c9cb8bc9998dc4c69bc8999d999a989f)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 2107          1525080810232 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525080810233 2018.04.30 12:33:30)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 693c3f69613f3f7f693a7a323c6f6c6e6b6f606e6a)
	(_entity
		(_time 1525080561939)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 29 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 1063          1525080810250 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525080810251 2018.04.30 12:33:30)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 792d2878752e796e78766c222a7f787e7d7e7c7e7b)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1525080810362 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525080810363 2018.04.30 12:33:30)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6b2b5b5e9b0b6f0e2e8a7bcb6e1e0e0efe1e2e0e3)
	(_entity
		(_time 1523372176727)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2105          1525080838761 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525080838762 2018.04.30 12:33:58)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd98b8e8e8a8acadc89cf8789dad9dbdedad5dbdf)
	(_entity
		(_time 1525080838759)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 26 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 27 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_in ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2863          1525081164743 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525081164744 2018.04.30 12:39:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d383938686b6b2b3e3f2e66683b383a3f3b343a3e)
	(_entity
		(_time 1525081164741)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 29 (_entity (_inout ((i 30))))))
			)
		)
	)
	(_instantiation C0 0 33 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 34 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 35 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_out ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 29 (_scalar (_to (i 30)(i 90)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 2867          1525081173643 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525081173644 2018.04.30 12:39:33)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 07045501015151110405145c5201020005010e0004)
	(_entity
		(_time 1525081173641)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 29 (_entity (_inout ((i 30))))))
			)
		)
	)
	(_instantiation C0 0 33 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 34 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 35 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 29 (_scalar (_to (i 30)(i 90)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 3519          1525081371139 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525081371140 2018.04.30 12:42:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7370247271252565702760282675767471757a7470)
	(_entity
		(_time 1525081371137)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 29 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 36 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 40 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 41 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 42 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 43 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 29 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 3588          1525082040496 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525082040497 2018.04.30 12:54:00)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232c242721757535207630787625262421252a2420)
	(_entity
		(_time 1525081371136)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 30 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 37 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 41 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 42 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 43 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 44 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 30 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 3595          1525082094171 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525082094172 2018.04.30 12:54:54)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cacacc9f9a9c9cdcc99fd9919fcccfcdc8ccc3cdc9)
	(_entity
		(_time 1525081371136)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 30 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 37 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 41 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 42 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 43 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 44 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 30 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 3595          1525082685347 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525082685348 2018.04.30 13:04:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e0e5f085a5858180d5c1d555b080b090c0807090d)
	(_entity
		(_time 1525081371136)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 30 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 37 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 41 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 42 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 43 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 44 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 30 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 3694          1525082723867 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525082723868 2018.04.30 13:05:23)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9294909d91c4c48491c081c9c794979590949b9591)
	(_entity
		(_time 1525081371136)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 30 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 37 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 41 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C1 0 42 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 43 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 44 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 30 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000047 55 4651          1525092128103 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525092128104 2018.04.30 15:42:08)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd2df8e8e8a8acade88cf8789dad9dbdedad5dbdf)
	(_entity
		(_time 1525092103524)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_sensitivity(6)(7)(8)(3)(4))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4675          1525092394937 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525092394938 2018.04.30 15:46:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2827282c217e7e3e2d2f3b737d2e2d2f2a2e212f2b)
	(_entity
		(_time 1525092387105)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4674          1525092420657 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525092420658 2018.04.30 15:47:00)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9fcf9b90c8c9c9899a998cc4ca999a989d9996989c)
	(_entity
		(_time 1525092420655)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 34 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 41 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 45 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 46 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 47 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 48 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 49 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 34 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 41 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4682          1525093037415 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525093037416 2018.04.30 15:57:17)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcdcdf8e8e8a8acad9dacf8789dad9dbdedad5dbdf)
	(_entity
		(_time 1525092420654)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 34 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 41 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 45 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 46 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 47 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 48 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 49 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 34 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 41 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4690          1525093051823 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 12 ))
	(_version v98)
	(_time 1525093051824 2018.04.30 15:57:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232c292721757535262530787625262421252a2420)
	(_entity
		(_time 1525092420654)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 34 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 41 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 45 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 46 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 47 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 48 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 49 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 14 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 14 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 34 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 41 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4690          1525093355185 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525093355186 2018.04.30 16:02:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2227702621747434272431797724272520242b2521)
	(_entity
		(_time 1525092420654)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TIMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4788          1525093362160 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525093362161 2018.04.30 16:02:42)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b585d58080d0d4d5e5c48000e5d5e5c595d525c58)
	(_entity
		(_time 1525093362158)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4788          1525093371770 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525093371771 2018.04.30 16:02:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4f5a6a4f1a2a2e2f1f3e7afa1f2f1f3f6f2fdf3f7)
	(_entity
		(_time 1525093362157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(6)(7)(8)(3)(4))(_monitor)(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4782          1525093549705 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525093549706 2018.04.30 16:05:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6f3f4a6f1a0a0e0f3f2e5ada3f0f3f1f4f0fff1f5)
	(_entity
		(_time 1525093362157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(7)(8))(_monitor)(_read(6)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4782          1525093639704 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525093639705 2018.04.30 16:07:19)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8689848881d0d090838295ddd380838184808f8185)
	(_entity
		(_time 1525093362157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(7)(8))(_monitor)(_read(6)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4760          1525098398293 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525098398294 2018.04.30 17:26:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c39092c19191d1c2c3d49c92c1c2c0c5c1cec0c4)
	(_entity
		(_time 1525093362157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_active))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_target(5))(_monitor)(_read(6)(7)(8)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4783          1525098445283 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525098445284 2018.04.30 17:27:25)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f0c595c080909495a5b4c040a595a585d5956585c)
	(_entity
		(_time 1525093362157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~100~12 0 10 (_scalar (_to (i 40)(i 100)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~100~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_active))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(7)(8))(_monitor)(_read(6)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4953          1525098551747 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525098551748 2018.04.30 17:29:11)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 353b3330316363233031266e6033303237333c3236)
	(_entity
		(_time 1525098551745)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni )(_event))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_transaction CLATIRE_SELECTATA'TRANSACTION~13 ~extSTD.STANDARD.BIT 0 56 (_process 0 (7)(d 0))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(7)(8))(_monitor)(_read(6)(13)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4766          1525098780235 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525098780236 2018.04.30 17:33:00)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9bfbbedb1efefafbcb7aae2ecbfbcbebbbfb0beba)
	(_entity
		(_time 1525098551744)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 35 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 42 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 46 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 47 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 48 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 49 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 50 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 35 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 42 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_target(5))(_sensitivity(7)(8))(_monitor)(_read(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000044 55 1487          1525099806496 rtl
(_unit VHDL (down_counter 0 5 (rtl 0 15 ))
	(_version v98)
	(_time 1525099806497 2018.04.30 17:50:06)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 93c4c69cc6c5c085c7c3d5c9c195c5949695c69497)
	(_entity
		(_time 1525099745084)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load_enable ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal load_data ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal output ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
		(_signal (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(5))(_sensitivity(0)(1)(2)(3)(5))(_dssslsensitivity 2))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((output)(count)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 1653          1525100966418 rtl
(_unit VHDL (down_counter 0 5 (rtl 0 15 ))
	(_version v98)
	(_time 1525100966419 2018.04.30 18:09:26)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8487d48ad6d2d792d3d0c2ded682d2838182d18380)
	(_entity
		(_time 1525099745084)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load_enable ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal load_data ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal output ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
		(_signal (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal time 0 17 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(5))(_sensitivity(0)(1)(2)(3)(5))(_dssslsensitivity 2))))
			(line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((output)(count)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 2 -1
	)
)
I 000044 55 1653          1525101058766 rtl
(_unit VHDL (down_counter 0 5 (rtl 0 15 ))
	(_version v98)
	(_time 1525101058767 2018.04.30 18:10:58)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3c693e39396a6f2a6b307a666e3a6a3b393a693b38)
	(_entity
		(_time 1525099745084)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal load_enable ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal load_data ~extSTD.STANDARD.INTEGER 0 10 (_entity (_in ))))
		(_port (_internal output ~extSTD.STANDARD.INTEGER 0 11 (_entity (_out ))))
		(_signal (_internal count ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal time 0 17 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__30(_architecture 0 0 30 (_process (_target(5))(_sensitivity(0)(1)(2)(3)(5))(_dssslsensitivity 2))))
			(line__41(_architecture 1 0 41 (_assignment (_simple)(_alias((output)(count)))(_target(4))(_sensitivity(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . rtl 2 -1
	)
)
I 000052 55 1386          1525101389523 behavioural
(_unit VHDL (timer 0 5 (behavioural 0 17 ))
	(_version v98)
	(_time 1525101389524 2018.04.30 18:16:29)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4a194c48121d4a5c4d4c58111f4c434c1e4c4f4d48)
	(_entity
		(_time 1525101389520)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal trigger_cnt ~extSTD.STANDARD.NATURAL 0 7 \19\ (_entity ((i 19)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal count ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_buffer ))))
		(_type (_internal ~NATURAL~range~0~to~trigger_cnt~13 0 21 (_scalar (_to (i 0)(c 1)))))
		(_variable (_internal cnt ~NATURAL~range~0~to~trigger_cnt~13 0 21 (_process 0 )))
		(_process
			(o0(_architecture 0 0 20 (_process (_simple)(_target(2))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioural 2 -1
	)
)
I 000044 55 1155          1525101389535 foo
(_unit VHDL (tb_timer 0 40 (foo 0 43 ))
	(_version v98)
	(_time 1525101389536 2018.04.30 18:16:29)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 590a5f5a520d5b4e5f0e40035c5f5c5e5b5e5d5f5b)
	(_entity
		(_time 1525101389533)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation DUT 0 49 (_entity . timer)
		(_generic
			((trigger_cnt)((i 7)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((count)(count))
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_architecture (_uni ((i 2))))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal count ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_process
			(CLOCK(_architecture 0 0 60 (_process (_wait_for)(_target(0))(_read(0)))))
			(STIMULUS(_architecture 1 0 71 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . foo 2 -1
	)
)
I 000047 55 1197          1525102315545 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525102315546 2018.04.30 18:31:55)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 89d88e8789de899e8b8b9dd3d18fdd8e898e8d8f80)
	(_entity
		(_time 1525102299344)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal time 0 13 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1197          1525102508824 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525102508825 2018.04.30 18:35:08)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8bd98985d0dc8b9c89889fd1d38ddf8c8b8c8f8d82)
	(_entity
		(_time 1525102299344)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal time 0 13 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1555          1525103519067 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525103519068 2018.04.30 18:51:59)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d5d7d187d982d5c2d6d2c18f8dd381d2d5d2d1d3dc)
	(_entity
		(_time 1525103519065)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1555          1525103667771 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525103667772 2018.04.30 18:54:27)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b4bab5e0b9e3b4a3b7b3a0eeecb2e0b3b4b3b0b2bd)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1555          1525104038485 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104038486 2018.04.30 19:00:38)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3c79396c994c3d4c0c4d7999bc597c4c3c4c7c5ca)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1550          1525104182891 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104182892 2018.04.30 19:03:02)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d9d9dc8bd98ed9cedadfcd8381df8dded9dedddfd0)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1550          1525104344098 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104344099 2018.04.30 19:05:44)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9cce9f93c6cb9c8b9f9988c6c49ac89b9c9b989a95)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1550          1525104448518 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104448519 2018.04.30 19:07:28)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8282d08c89d58295818796d8da84d685828586848b)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1555          1525104469113 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104469114 2018.04.30 19:07:49)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e4b0b6b7e9b3e4f3e7e3f0bebce2b0e3e4e3e0e2ed)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1555          1525104551426 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104551427 2018.04.30 19:09:11)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7c7a797d262b7c6b7f7b6826247a287b7c7b787a75)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1522          1525104712058 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104712059 2018.04.30 19:11:52)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ede2edbeb0baedfaefecf9b7b5ebb9eaedeae9ebe4)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1522          1525104760646 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525104760647 2018.04.30 19:12:40)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bfbcb9ebe0e8bfa8bdbeabe5e7b9ebb8bfb8bbb9b6)
	(_entity
		(_time 1525103519064)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~24~12 0 11 (_scalar (_to (i 0)(i 24)))))
		(_port (_internal ORE ~INTEGER~range~0~to~24~12 0 11 (_entity (_inout ))))
		(_type (_internal time 0 15 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1197          1525104924164 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525104924165 2018.04.30 19:15:24)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7a2e7f7b222d7a6d78796e20227c2e7d7a7d7e7c73)
	(_entity
		(_time 1525104924162)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal time 0 13 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1204          1525104962629 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525104962630 2018.04.30 19:16:02)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bfbdbcebe0e8bfa8bdbcabe5e7b9ebb8bfb8bbb9b6)
	(_entity
		(_time 1525104962627)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_type (_internal time 0 13 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1205          1525105034884 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105034885 2018.04.30 19:17:14)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f9f9fca9f9aef9eefbfaeda3a1ffadfef9fefdfff0)
	(_entity
		(_time 1525105034882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 10))))))
		(_type (_internal time 0 13 (_physical (_to (i -2147483647)(i 2147483647))((fs 1 0)(ps 1000 0)(ns 1000 1)(us 1000 2)(ms 1000 3)(sec 1000 4)(min 60 5)(hr 60 6)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105163579 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105163580 2018.04.30 19:19:23)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a9a8a5fea9fea9bea8fcbdf3f1affdaea9aeadafa0)
	(_entity
		(_time 1525105163577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105241097 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105241098 2018.04.30 19:20:41)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 747a7775792374637521602e2c722073747370727d)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105459137 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105459138 2018.04.30 19:24:19)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3361653639643324326627696b356734333437353a)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105479923 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105479924 2018.04.30 19:24:39)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 60643760693760776135743a386634676067646669)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105536560 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105536561 2018.04.30 19:25:36)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a7acf6a9f6a1b6a0f4b5fbf9a7f5a6a1a6a5a7a8)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105569643 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105569644 2018.04.30 19:26:09)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d7d98285d980d7c0d682c38d8fd183d0d7d0d3d1de)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105575017 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105575018 2018.04.30 19:26:15)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d6808484d981d6c1d783c28c8ed082d1d6d1d2d0df)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105625729 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105625730 2018.04.30 19:27:05)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f5f5f4a5f9a2f5e2f4a0e1afadf3a1f2f5f2f1f3fc)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105768333 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105768334 2018.04.30 19:29:28)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 06500100095106110753125c5e005201060102000f)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105925141 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105925142 2018.04.30 19:32:05)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8384808d89d4839482d697d9db85d784838487858a)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105936594 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105936595 2018.04.30 19:32:16)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 40444042491740574115541a184614474047444649)
	(_entity
		(_time 1525105163576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1037          1525105952707 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105952708 2018.04.30 19:32:32)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3d3d3a38606a3d2a3c682967653b693a3d3a393b34)
	(_entity
		(_time 1525105952705)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~-10~to~59~12 0 9 (_scalar (_to (i -10)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~-10~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525105984260 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525105984261 2018.04.30 19:33:04)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 782a2979792f786f792d6c22207e2c7f787f7c7e71)
	(_entity
		(_time 1525105984258)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1031          1525106011129 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 12 ))
	(_version v98)
	(_time 1525106011130 2018.04.30 19:33:31)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7371707279247364722667292b752774737477757a)
	(_entity
		(_time 1525105984257)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1385          1525106248866 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525106248867 2018.04.30 19:37:28)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1a4b161d424d1a0d181f0e40421c4e1d1a1d1e1c13)
	(_entity
		(_time 1525106248864)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3))(_sensitivity(0)(1)(2)(3))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1391          1525106434191 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525106434192 2018.04.30 19:40:34)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0a5e5d0c525d0a1d080a1e50520c5e0d0a0d0e0c03)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1374          1525109172760 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525109172761 2018.04.30 20:26:12)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8c828d82d6db8c9b8e8298d6d48ad88b8c8b888a85)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_wait_for)(_target(2)(3)(4))(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1372          1525109532823 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525109532824 2018.04.30 20:32:12)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0b0d0b0d505c0b1c09041f51530d5f0c0b0c0f0d02)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3)(4))(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1372          1525109589360 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525109589361 2018.04.30 20:33:09)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code de8fda8c8289dec9dcdeca8486d88ad9ded9dad8d7)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3)(4))(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1391          1525109781201 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525109781202 2018.04.30 20:36:21)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4211134049154255404256181a441645424546444b)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1391          1525109956208 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525109956209 2018.04.30 20:39:16)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e9e6e4bae9bee9feebe9fdb3b1efbdeee9eeedefe0)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1391          1525110066951 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525110066952 2018.04.30 20:41:06)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 787c2d79792f786f7a786c22207e2c7f787f7c7e71)
	(_entity
		(_time 1525106248863)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1391          1525110211731 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525110211732 2018.04.30 20:43:31)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 05050103095205120705115f5d035102050201030c)
	(_entity
		(_time 1525110211729)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1397          1525110241566 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525110241567 2018.04.30 20:44:01)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 99cb999699ce998e9b998dc3c19fcd9e999e9d9f90)
	(_entity
		(_time 1525110231784)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~12 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~121 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SECUNDE ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(4)(2)(3))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1397          1525110280319 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525110280320 2018.04.30 20:44:40)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f7f7a1a7f9a0f7e0f5f7e3adaff1a3f0f7f0f3f1fe)
	(_entity
		(_time 1525110231784)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~12 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~121 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SECUNDE ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(4)(2)(3))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000051 55 1462          1525166305034 Behavioral
(_unit VHDL (clk200hz 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1525166305035 2018.05.01 12:18:25)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76752477232170657520662927707e712770757025)
	(_entity
		(_time 1525166305032)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk_in ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal temporal ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~124999~13 0 14 (_scalar (_to (i 0)(i 124999)))))
		(_signal (_internal counter ~INTEGER~range~0~to~124999~13 0 14 (_architecture (_uni ((i 0))))))
		(_process
			(frequency_divider(_architecture 0 0 16 (_process (_target(3)(4))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk_out)(temporal)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1462          1525166814943 Behavioral
(_unit VHDL (clk200hz 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1525166814944 2018.05.01 12:26:54)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 585c595b030f5e4b5b0e4807095e505f095e5b5e0b)
	(_entity
		(_time 1525166305031)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk_in ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal temporal ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~124999~13 0 14 (_scalar (_to (i 0)(i 124999)))))
		(_signal (_internal counter ~INTEGER~range~0~to~124999~13 0 14 (_architecture (_uni ((i 0))))))
		(_process
			(frequency_divider(_architecture 0 0 16 (_process (_target(3)(4))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk_out)(temporal)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1463          1525167002876 Behavioral
(_unit VHDL (clk200hz 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1525167002877 2018.05.01 12:30:02)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6c696a683d6c79693c7a353b6c626d3b6c696c39)
	(_entity
		(_time 1525166305031)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk_in ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal temporal ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~124999~13 0 14 (_scalar (_to (i 0)(i 124999)))))
		(_signal (_internal counter ~INTEGER~range~0~to~124999~13 0 14 (_architecture (_uni ((i 24))))))
		(_process
			(frequency_divider(_architecture 0 0 16 (_process (_target(3)(4))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk_out)(temporal)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000051 55 1463          1525167011439 Behavioral
(_unit VHDL (clk200hz 0 4 (behavioral 0 12 ))
	(_version v98)
	(_time 1525167011440 2018.05.01 12:30:11)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd8de8edc8bdacfdf8acc838ddad4db8ddadfda8f)
	(_entity
		(_time 1525166305031)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk_in ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal temporal ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~124999~13 0 14 (_scalar (_to (i 0)(i 124999)))))
		(_signal (_internal counter ~INTEGER~range~0~to~124999~13 0 14 (_architecture (_uni ((i 24))))))
		(_process
			(frequency_divider(_architecture 0 0 16 (_process (_target(3)(4))(_sensitivity(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk_out)(temporal)))(_simpleassign BUF)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavioral 2 -1
	)
)
I 000047 55 1405          1525167082006 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525167082007 2018.05.01 12:31:22)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8e8a8f80d2d98e998c8e9ad4d688da898e898a8887)
	(_entity
		(_time 1525110231784)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~12 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~121 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SECUNDE ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ((i 24))))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(4)(2)(3))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1399          1525167210173 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525167210174 2018.05.01 12:33:30)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2a2f7f2e727d2a3d282a3e70722c7e2d2a2d2e2c23)
	(_entity
		(_time 1525167210171)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 24))))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 3161          1525167830404 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525167830405 2018.05.01 12:43:50)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f5a3f1a5f9a2f5e2f6f2e1afadf3a1f2f5f2f1f3fc)
	(_entity
		(_time 1525167210170)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 21 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 26 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((TIMP)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 24))))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 16 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 3949          1525168618027 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525168618028 2018.05.01 12:56:58)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9ec89f91c2c99e899d9c8ac4c698ca999e999a9897)
	(_entity
		(_time 1525168618025)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((TIMP)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((MIN)(TOTAL_TIME)))(_target(8))(_sensitivity(6)))))
			(line__32(_architecture 3 0 32 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 3948          1525168649156 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525168649157 2018.05.01 12:57:29)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3335613639643324303127696b356734333437353a)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((MIN)(TOTAL_TIME)))(_target(8))(_sensitivity(6)))))
			(line__32(_architecture 3 0 32 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 3948          1525168672465 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525168672466 2018.05.01 12:57:52)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5353065059045344505147090b550754535457555a)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((MIN)(TOTAL_TIME)))(_target(8))(_sensitivity(6)))))
			(line__32(_architecture 3 0 32 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 3948          1525168778618 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525168778619 2018.05.01 12:59:38)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f0f6fca0f9a7f0e7f3f2e4aaa8f6a4f7f0f7f4f6f9)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((MIN)(TOTAL_TIME)))(_target(8))(_sensitivity(6)))))
			(line__32(_architecture 3 0 32 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 3948          1525168796714 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525168796715 2018.05.01 12:59:56)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9d9fcf92c0ca9d8a9e9f89c7c59bc99a9d9a999b94)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(6))(_sensitivity(6)))))
			(line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((MIN)(TOTAL_TIME)))(_target(8))(_sensitivity(6)))))
			(line__32(_architecture 3 0 32 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 3737          1525169290984 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525169290985 2018.05.01 13:08:10)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 67353267693067706464733d3f613360676063616e)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_internal (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__30(_architecture 0 0 30 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(line__31(_architecture 1 0 31 (_process (_target(2)(3)(4))(_sensitivity(0)(1)(2)(3)(4))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 2 -1
	)
)
I 000047 55 3747          1525170789887 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525170789888 2018.05.01 13:33:09)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 81d58c8f89d68196828295dbd987d5868186858788)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(line__31(_architecture 1 0 31 (_process (_target(2)(4)(8))(_sensitivity(0)(1)(2)(4)(6)(8)(9))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 2 -1
	)
)
I 000047 55 3654          1525170881756 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525170881757 2018.05.01 13:34:41)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 54505057590354435756400e0c520053545350525d)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_target(2)(8)(9))(_sensitivity(0)(1)(2)(6)(8)(9))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 3651          1525170905337 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525170905338 2018.05.01 13:35:05)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7e71297f22297e697d786a2426782a797e797a7877)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_target(8)(9))(_sensitivity(0)(1)(2)(6)(8)(9))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 3651          1525171188216 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525171188217 2018.05.01 13:39:48)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 792a2978792e796e7a7e6d23217f2d7e797e7d7f70)
	(_entity
		(_time 1525168618024)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal SECUNDE ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~121 0 10 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MINUTE ~INTEGER~range~0~to~59~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~59~122 0 11 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal ORE ~INTEGER~range~0~to~59~122 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~59~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 17 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal MIN ~INTEGER~range~0~to~59~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~24~13 0 18 (_scalar (_to (i 0)(i 24)))))
		(_signal (_internal HR ~INTEGER~range~0~to~24~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_target(8)(9))(_sensitivity(0)(1)(2)(6)(8)(9))(_dssslsensitivity 3))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 4061          1525178950308 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525178950309 2018.05.01 15:49:10)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27247623297027302423337d7f217320272023212e)
	(_entity
		(_time 1525178812873)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~59~downto~0~12 0 9 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal SECUNDE ~INTEGER~range~59~downto~0~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~59~downto~0~121 0 10 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal MINUTE ~INTEGER~range~59~downto~0~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~24~downto~0~12 0 11 (_scalar (_downto (i 24)(i 0)))))
		(_port (_internal ORE ~INTEGER~range~24~downto~0~12 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2))(_read(6)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 4061          1525179088035 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179088036 2018.05.01 15:51:28)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1c111a404a1d0a1e1e0947451b491a1d1a191b14)
	(_entity
		(_time 1525178812873)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~59~downto~0~12 0 9 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal SECUNDE ~INTEGER~range~59~downto~0~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~59~downto~0~121 0 10 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal MINUTE ~INTEGER~range~59~downto~0~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~24~downto~0~12 0 11 (_scalar (_downto (i 24)(i 0)))))
		(_port (_internal ORE ~INTEGER~range~24~downto~0~12 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2))(_read(6)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 4061          1525179091315 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179091316 2018.05.01 15:51:31)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code efefefbcb0b8eff8ececfbb5b7e9bbe8efe8ebe9e6)
	(_entity
		(_time 1525178812873)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~59~downto~0~12 0 9 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal SECUNDE ~INTEGER~range~59~downto~0~12 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~59~downto~0~121 0 10 (_scalar (_downto (i 59)(i 0)))))
		(_port (_internal MINUTE ~INTEGER~range~59~downto~0~121 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~24~downto~0~12 0 11 (_scalar (_downto (i 24)(i 0)))))
		(_port (_internal ORE ~INTEGER~range~24~downto~0~12 0 11 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(8)(9))(_sensitivity(0)(1)(2))(_read(6)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 3535          1525179164988 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179164989 2018.05.01 15:52:44)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7b9b7e3b9e0b7a0b4b5a3edefb1e3b0b7b0b3b1be)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(CARACTERISTICI_SPALARE
			(_object
				(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 23 (_entity (_inout ))))
				(_port (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_entity (_inout ((i 40))))))
			)
		)
	)
	(_instantiation C0 0 28 (_component CARACTERISTICI_SPALARE )
		(_port
			((SEL_REGIM)(A))
			((CLATIRE)(B))
			((PRESP)(C))
			((TEMP)(D))
			((RPM)(TOTAL_TIME))
		)
		(_use (_entity . CARACTERISTICI_SPALARE)
			(_port
				((SEL_REGIM)(SEL_REGIM))
				((CLATIRE)(CLATIRE))
				((PRESP)(PRESP))
				((TEMP)(TEMP))
				((RPM)(RPM))
				((TIMP)(TIMP))
			)
		)
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2569          1525179239846 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179239847 2018.05.01 15:53:59)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 22772f2629752235212036787a247625222526242b)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2569          1525179243657 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179243658 2018.05.01 15:54:03)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 06520a00095106110504125c5e005201060102000f)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2569          1525179394718 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179394719 2018.05.01 15:56:34)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1b1f1a404a1d0a1e1f0947451b491a1d1a191b14)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal SEC ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~132 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~132 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~133 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~133 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1))(_read(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2403          1525179551270 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179551271 2018.05.01 15:59:11)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a0a0adf7a9f7a0b7a3a2b4faf8a6f4a7a0a7a4a6a9)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~131 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~132 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~132 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2403          1525179755772 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525179755773 2018.05.01 16:02:35)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 747a7875792374637776602e2c722073747370727d)
	(_entity
		(_time 1525179156336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~120~13 0 15 (_scalar (_to (i 0)(i 120)))))
		(_signal (_internal D ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_signal (_internal TOTAL_TIME ~INTEGER~range~0~to~120~13 0 15 (_architecture (_uni ((i 70))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 17 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 18 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal C ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_type (_internal ~INTEGER~range~59~downto~0~131 0 32 (_scalar (_downto (i 59)(i 0)))))
		(_variable (_internal MIN1 ~INTEGER~range~59~downto~0~131 0 32 (_process 0 )))
		(_type (_internal ~INTEGER~range~24~downto~0~132 0 33 (_scalar (_downto (i 24)(i 0)))))
		(_variable (_internal HR1 ~INTEGER~range~24~downto~0~132 0 33 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 5425          1525180439747 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525180439748 2018.05.01 16:13:59)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 44424f46411212524347571f1142414346424d4347)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_target(15)(16))(_sensitivity(3)(4)(15)(16)(7))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5420          1525180489196 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525180489197 2018.05.01 16:14:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 71247b70712727677672622a247774767377787672)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~3~13 0 15 (_scalar (_to (i 0)(i 3)))))
		(_signal (_internal SEL ~INTEGER~range~0~to~3~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(15)(16))(_sensitivity(3)(4))(_read(15)(16)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525180757069 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525180757071 2018.05.01 16:19:17)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4868186d18282c2d3d7c78f81d2d1d3d6d2ddd3d7)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525180835180 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525180835181 2018.05.01 16:20:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2f5f1a2f1a4a4e4f5f1e1a9a7f4f7f5f0f4fbf5f1)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525181287271 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525181287272 2018.05.01 16:28:07)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0b0e5b3e1b6b6f6e7e1f3bbb5e6e5e7e2e6e9e7e3)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525181558723 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525181558724 2018.05.01 16:32:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d3a6c38686b6b2b3a322e66683b383a3f3b343a3e)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525181809014 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525181809015 2018.05.01 16:36:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6a5a6a6f1a0a0e0f1f7e5ada3f0f3f1f4f0fff1f5)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525181962263 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525181962264 2018.05.01 16:39:22)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 989a989791cece8e9f9b8bc3cd9e9d9f9a9e919f9b)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1038          1525182163694 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525182163695 2018.05.01 16:42:43)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7577757479232563717b342f257273737c72717370)
	(_entity
		(_time 1525182163692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 45))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000048 55 1042          1525182204357 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525182204358 2018.05.01 16:43:24)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4617474445101151434a0019174546454641424043)
	(_entity
		(_time 1525182197736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 45))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1042          1525182285237 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525182285238 2018.05.01 16:44:45)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3135343435676626343d776e603231323136353734)
	(_entity
		(_time 1525182197736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 45))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1034          1525182322111 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525182322112 2018.05.01 16:45:22)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3c6839396a6a6b2b39307a636d3f3c3f3c3b383a39)
	(_entity
		(_time 1525182322109)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1215          1525182452047 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525182452048 2018.05.01 16:47:32)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cd989a989c9b9adac89a8b929ccecdcecdcac9cbc8)
	(_entity
		(_time 1525182452045)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_signal (_internal test ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 5320          1525182673358 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182673359 2018.05.01 16:51:13)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e49194c1a181858494e5d151b484b494c4847494d)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((RPM)(RPM))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5320          1525182755750 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182755751 2018.05.01 16:52:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24277120217272322324377f7122212326222d2327)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((RPM)(RPM))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5320          1525182800898 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182800899 2018.05.01 16:53:20)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 797f2c78712f2f6f7e796a222c7f7c7e7b7f707e7a)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((RPM)(RPM))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5320          1525182824495 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182824496 2018.05.01 16:53:44)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2b2e3e6b1e4e4a4b5b3a1e9e7b4b7b5b0b4bbb5b1)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((RPM)(RPM))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5320          1525182828904 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182828905 2018.05.01 16:53:48)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8e9b8bbe1bebefeefe9fbb3bdeeedefeaeee1efeb)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((RPM)(RPM))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1062          1525182851543 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525182851544 2018.05.01 16:54:11)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 590a5a5a590f094f5d571803095e5f5f505e5d5f5c)
	(_entity
		(_time 1525182851541)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000048 55 1041          1525182876339 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525182876340 2018.05.01 16:54:36)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3632343335606121333a7069673536353631323033)
	(_entity
		(_time 1525182452044)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 5250          1525182880787 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525182880788 2018.05.01 16:54:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b898f85d8dddd9d8c8a98d0de8d8e8c898d828c88)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5250          1525183116824 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183116825 2018.05.01 16:58:36)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ac99895cacccc8c9d9989c1cf9c9f9d989c939d99)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1062          1525183176836 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525183176837 2018.05.01 16:59:36)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0a5e5f0c525c5a1c0e044b505a0d0c0c030d0e0c0f)
	(_entity
		(_time 1525182851540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 5250          1525183181864 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183181865 2018.05.01 16:59:41)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2f0f7f5a1f4f4b4a5a1b1f9f7a4a7a5a0a4aba5a1)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 807           1525183201962 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525183201963 2018.05.01 17:00:01)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2b2e2b2f787f3a78283d757b29282926297b297b)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1525183202152 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1525183202153 2018.05.01 17:00:02)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaefbcb9bebdedfceee9f9b1bfecebede8ecefefbc)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 883           1525183202293 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1525183202294 2018.05.01 17:00:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 777322762320226072736e2c247172722170747072)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1525183202298 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 29 ))
	(_version v98)
	(_time 1525183202299 2018.05.01 17:00:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77722177722026607570672d277124717670757172)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 899           1525183202461 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1525183202462 2018.05.01 17:00:02)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2327262623747636742430797b2675242024272522)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 5250          1525183202587 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183202588 2018.05.01 17:00:02)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0b5b3e4b1e6e6a6b7b3a3ebe5b6b5b7b2b6b9b7b3)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(7)(14)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1063          1525183202802 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525183202803 2018.05.01 17:00:02)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6b6f6e6b3c3c6b7c6a647e30386d6a6c6f6c6e6c69)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1525183202871 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525183202872 2018.05.01 17:00:02)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b9bdbeedb9efe9afbdb7f8e3e9bebfbfb0bebdbfbc)
	(_entity
		(_time 1525182851540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000048 55 1041          1525183202936 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525183202937 2018.05.01 17:00:02)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f8fcfda8f5aeafeffdf4bea7a9fbf8fbf8fffcfefd)
	(_entity
		(_time 1525182452044)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 5250          1525183203249 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183203253 2018.05.01 17:00:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30353035316666263733236b653635373236393733)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~59~downto~0~13 0 16 (_scalar (_downto (i 59)(i 0)))))
		(_signal (_internal MIN ~INTEGER~range~59~downto~0~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~24~downto~0~13 0 17 (_scalar (_downto (i 24)(i 0)))))
		(_signal (_internal HR ~INTEGER~range~24~downto~0~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(7)(14)(15)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5060          1525183491930 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183491931 2018.05.01 17:04:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e0efb2b3e1b6b6f6e7e2f3bbb5e6e5e7e2e6e9e7e3)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5060          1525183565711 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183565712 2018.05.01 17:06:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 05515403015353130207165e5003000207030c0206)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5060          1525183772031 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183772032 2018.05.01 17:09:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fdaefeada8ababebfaffeea6a8fbf8fafffbf4fafe)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5060          1525183842716 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525183842717 2018.05.01 17:10:42)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d4d1b1a484b4b0b1a1f0e46481b181a1f1b141a1e)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000048 55 1041          1525183926305 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525183926306 2018.05.01 17:12:06)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9793c19895c1c080929bd1c8c69497949790939192)
	(_entity
		(_time 1525182452044)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1041          1525183975397 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525183975398 2018.05.01 17:12:55)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5d0c0b5e0c0b0a4a58511b020c5e5d5e5d5a595b58)
	(_entity
		(_time 1525182452044)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 0))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1042          1525184010296 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525184010297 2018.05.01 17:13:30)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7b8b0e3b5e1e0a0b2bbf1e8e6b4b7b4b7b0b3b1b2)
	(_entity
		(_time 1525184010294)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~59~12 0 9 (_scalar (_to (i 0)(i 59)))))
		(_port (_internal MIN ~INTEGER~range~0~to~59~12 0 9 (_entity (_inout ((i 20))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000048 55 1038          1525184103484 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525184103485 2018.05.01 17:15:03)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bbe9e9efecedecacbeeffde4eab8bbb8bbbcbfbdbe)
	(_entity
		(_time 1525184103482)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 23))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 5060          1525184188739 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525184188740 2018.05.01 17:16:28)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bdb8ede9e8ebebabbabfaee6e8bbb8babfbbb4babe)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__77(_architecture 1 0 77 (_process (_simple)(_target(14)(15))(_sensitivity(3)(4))(_read(14)(15)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1306          1525201055924 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
	(_version v98)
	(_time 1525201055925 2018.05.01 21:57:35)
	(_source (\./src/Afisor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 303f623536676d273267766b633631363636393733)
	(_entity
		(_time 1525201055922)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 131843 )
		(33751810 131586 )
		(50463491 197123 )
		(50529027 197122 )
		(33751810 197378 )
		(50528771 197378 )
		(50528771 197379 )
		(33751811 131586 )
		(50529027 197379 )
		(50529027 197378 )
		(33686018 131586 )
	)
	(_model . ARC_10 1 -1
	)
)
I 000047 55 2036          1525201093045 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1525201093046 2018.05.01 21:58:13)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35316530356262236760216f603330333633633331)
	(_entity
		(_time 1525201093043)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 1611          1525201194891 ARC_09
(_unit VHDL (rom 0 5 (arc_09 0 10 ))
	(_version v98)
	(_time 1525201194892 2018.05.01 21:59:54)
	(_source (\./src/Mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 095c590f565e091e0a5c4f530c0e0b0f5f0f5d0e0b)
	(_entity
		(_time 1525201194889)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal memory_rom 0 11 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_to (i 0)(i 4))))))
		(_constant (_internal my_Rom memory_rom 0 12 (_architecture ((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(3((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(4((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ARC_09 1 -1
	)
)
I 000047 55 2223          1525201329981 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1525201329982 2018.05.01 22:02:09)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bfebeaebe0e8bfa8bdb8abe5e7b9ebb8bfb8bbb9b6)
	(_entity
		(_time 1525201329979)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_process
			(line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 0 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 0 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2248          1525201675184 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525201675185 2018.05.01 22:07:55)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3235603739653225303526686a346635323536343b)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000048 55 1038          1525201701689 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525201701690 2018.05.01 22:08:21)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b6b6b4e2b5e0e1a1b3e2f0e9e7b5b6b5b6b1b2b0b3)
	(_entity
		(_time 1525184103481)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 23))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 2248          1525201928661 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525201928662 2018.05.01 22:12:08)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4e1c1e4c12194e594c495a1416481a494e494a4847)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 0))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 4939          1525201955611 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525201955612 2018.05.01 22:12:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 989b9d9791cece8e9dcc8bc3cd9e9d9f9a9e919f9b)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 48 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 49 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 50 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 51 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 52 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4950          1525202258531 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525202258532 2018.05.01 22:17:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b1e7b2e1b7b7f7e5e6f2bab4e7e4e6e3e7e8e6e2)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(14)(15)(7))(_sensitivity(9)(10))(_monitor)(_read(8)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4950          1525202352237 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525202352238 2018.05.01 22:19:12)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9e9e9bae1bfbfffedeefab2bcefeceeebefe0eeea)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(14)(15)(7))(_sensitivity(9)(10))(_monitor)(_read(8)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 4950          1525202434188 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525202434189 2018.05.01 22:20:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a5d0d0c5a5c5c1c0e0d19515f0c0f0d080c030d09)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(14)(15)(7))(_sensitivity(9)(10))(_monitor)(_read(8)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 1 -1
	)
)
I 000047 55 5031          1525202547193 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525202547194 2018.05.01 22:22:27)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8182d68f81d7d797858292dad48784868387888682)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__75(_architecture 1 0 75 (_process (_simple)(_target(14)(15))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5031          1525436911558 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525436911559 2018.05.04 15:28:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4948184b411f1f5f4d495a121c4f4c4e4b4f404e4a)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(14)(15))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 807           1525437420402 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525437420403 2018.05.04 15:37:00)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f1f5a4a6a3a4e1a3f3e6aea0f2f3f2fdf2a0f2a0)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 2251          1525882165912 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525882165913 2018.05.09 19:09:25)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9090909f99c79087929784cac896c4979097949699)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 807           1525882487875 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 9 ))
	(_version v98)
	(_time 1525882487876 2018.05.09 19:14:47)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 31323034666661246636236b653736373837653765)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1525882488039 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1525882488040 2018.05.09 19:14:48)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddf8b8f8c8adacbd9dece8688dbdcdadfdbd8d88b)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 883           1525882488194 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1525882488195 2018.05.09 19:14:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 797a2c78232e2c6e7c7d60222a7f7c7c2f7e7a7e7c)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1525882488208 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 29 ))
	(_version v98)
	(_time 1525882488209 2018.05.09 19:14:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898bdf8682ded89e8b8e99d3d98fda8f888e8b8f8c)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1611          1525882488351 ARC_09
(_unit VHDL (rom 0 5 (arc_09 0 10 ))
	(_version v98)
	(_time 1525882488352 2018.05.09 19:14:48)
	(_source (\./src/Mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15141712464215021640534f101217134313411217)
	(_entity
		(_time 1525201194888)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal memory_rom 0 11 (_array ~STD_LOGIC_VECTOR{5~downto~0}~13 ((_to (i 0)(i 4))))))
		(_constant (_internal my_Rom memory_rom 0 12 (_architecture ((0((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(1((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(3((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(4((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 514 )
	)
	(_model . ARC_09 1 -1
	)
)
I 000047 55 899           1525882488506 ARC_03
(_unit VHDL (usa_si_start 0 4 (arc_03 0 9 ))
	(_version v98)
	(_time 1525882488507 2018.05.09 19:14:48)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b3b7e7b3e5e7a7e5b5a1e8eab7e4b5b1b5b6b4b3)
	(_entity
		(_time 1523368393619)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 5031          1525882488642 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1525882488643 2018.05.09 19:14:48)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e3e3c3b6a6868283a3e2d656b383b393c3837393d)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(14)(15))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1063          1525882488778 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525882488779 2018.05.09 19:14:48)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bbbabeefececbbacbab4aee0e8bdbabcbfbcbebcb9)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1062          1525882488939 ARC_05
(_unit VHDL (viteza 0 5 (arc_05 0 12 ))
	(_version v98)
	(_time 1525882488940 2018.05.09 19:14:48)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 67666367693137716369263d376061616e60636162)
	(_entity
		(_time 1525182851540)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 9 (_entity (_inout ((i 800))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000048 55 1038          1525882489143 ARC_000
(_unit VHDL (test_000 0 5 (arc_000 0 12 ))
	(_version v98)
	(_time 1525882489144 2018.05.09 19:14:49)
	(_source (\./src/countdown_00.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 32333537356465253766746d633132313235363437)
	(_entity
		(_time 1525882489141)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 23))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_000 1 -1
	)
)
I 000047 55 1306          1525882489285 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
	(_version v98)
	(_time 1525882489286 2018.05.09 19:14:49)
	(_source (\./src/Afisor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfbfbdebefe8e2a8bde8f9e4ecb9beb9b9b9b6b8bc)
	(_entity
		(_time 1525201055921)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 131843 )
		(33751810 131586 )
		(50463491 197123 )
		(50529027 197122 )
		(33751810 197378 )
		(50528771 197378 )
		(50528771 197379 )
		(33751811 131586 )
		(50529027 197379 )
		(50529027 197378 )
		(33686018 131586 )
	)
	(_model . ARC_10 1 -1
	)
)
I 000047 55 2036          1525882489715 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1525882489716 2018.05.09 19:14:49)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65656465653232733730713f306360636663336361)
	(_entity
		(_time 1525201093042)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2254          1525882798873 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525882798874 2018.05.09 19:19:58)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 090f590f095e091e0b081d53510f5d0e090e0d0f00)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525882822676 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525882822677 2018.05.09 19:20:22)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0d0d580b505a0d1a0f0c1957550b590a0d0a090b04)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525883017847 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525883017848 2018.05.09 19:23:37)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 71717170792671667370652b297725767176757778)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525883115247 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525883115248 2018.05.09 19:25:15)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e0b1e4b3e9b7e0f7e2e1f4bab8e6b4e7e0e7e4e6e9)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525883401230 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525883401231 2018.05.09 19:30:01)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 00035106095700170252145a580654070007040609)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525883540148 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525883540149 2018.05.09 19:32:20)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aaabfdfdf2fdaabda8f8bef0f2acfeadaaadaeaca3)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2254          1525883665225 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525883665226 2018.05.09 19:34:25)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 40424142491740574212541a184614474047444649)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 20))))))
		(_process
			(line__17(_architecture 0 1 17 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__18(_architecture 1 1 18 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__19(_architecture 2 1 19 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__20(_architecture 3 1 20 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525884053265 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525884053266 2018.05.09 19:40:53)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 00030506095700170306145a580654070007040609)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525885893357 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525885893358 2018.05.09 20:11:33)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dddfdd8f808addcadedbc98785db89dadddad9dbd4)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525885995529 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525885995530 2018.05.09 20:13:15)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f9abfea9f9aef9eefaffeda3a1ffadfef9fefdfff0)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525886113572 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525886113573 2018.05.09 20:15:13)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 184d1d1f194f180f1b1e0c42401e4c1f181f1c1e11)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525886291382 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525886291383 2018.05.09 20:18:11)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code adacaefaf0faadbaaeabb9f7f5abf9aaadaaa9aba4)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 2416          1525886403374 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1525886403375 2018.05.09 20:20:03)
	(_source (\./src/countdown_00.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1b4d1a404a1d0a1e1b0947451b491a1d1a191b14)
	(_entity
		(_time 1525201329978)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 1 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 1 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 1 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 1 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__19(_architecture 0 1 19 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__20(_architecture 1 1 20 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__21(_architecture 2 1 21 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__22(_architecture 3 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_07 4 -1
	)
)
I 000047 55 1063          1525977532046 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977532047 2018.05.10 21:38:52)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ecbabcbfbabbecfbedbbf9b7bfeaedebe8ebe9ebee)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977538835 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977538836 2018.05.10 21:38:58)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6a3e666a3e3d6a7d6b3d7f31396c6b6d6e6d6f6d68)
	(_entity
		(_time 1523373446022)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 30))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977557210 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977557211 2018.05.10 21:39:17)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 31373534356631263066246a623730363536343633)
	(_entity
		(_time 1525977557208)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977582286 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977582287 2018.05.10 21:39:42)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27272123257027302670327c742126202320222025)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977645129 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977645130 2018.05.10 21:40:45)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a3a2a0f4a5f4a3b4a2f4b6f8f0a5a2a4a7a4a6a4a1)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977726390 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977726391 2018.05.10 21:42:06)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 05530403055205120450105e560304020102000207)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977809770 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977809771 2018.05.10 21:43:29)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c3919696c594c3d4c294d69890c5c2c4c7c4c6c4c1)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525977813344 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 12 ))
	(_version v98)
	(_time 1525977813345 2018.05.10 21:43:33)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bdecb1e9eceabdaabceaa8e6eebbbcbab9bab8babf)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1063          1525978056918 ARC_04
(_unit VHDL (temperatura 0 5 (arc_04 0 13 ))
	(_version v98)
	(_time 1525978056919 2018.05.10 21:47:36)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 287d2c2c257f283f29273d737b2e292f2c2f2d2f2a)
	(_entity
		(_time 1525977557207)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 9 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 9 (_entity (_inout ((i 31))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1258          1525978268958 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 10 ))
	(_version v98)
	(_time 1525978268959 2018.05.10 21:51:08)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77252177732022622071642d2f7221707470737176)
	(_entity
		(_time 1525978242686)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(6))(_sensitivity(0)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1268          1525978297200 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 10 ))
	(_version v98)
	(_time 1525978297201 2018.05.10 21:51:37)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1c39595c39694d496c7d29b99c497c6c2c6c5c7c0)
	(_entity
		(_time 1525978242686)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(6))(_sensitivity(0)(5))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1271          1525978315246 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 10 ))
	(_version v98)
	(_time 1525978315247 2018.05.10 21:51:55)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40164443431715551746531a184516474347444641)
	(_entity
		(_time 1525978242686)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(6))(_sensitivity(0)(5))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1274          1525978331515 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 10 ))
	(_version v98)
	(_time 1525978331516 2018.05.10 21:52:11)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98bdc8ad38e8ccc8edfca8381dc8fdedadedddfd8)
	(_entity
		(_time 1525978242686)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(6))(_sensitivity(0)(5))(_read(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1418          1525978378999 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 11 ))
	(_version v98)
	(_time 1525978379000 2018.05.10 21:52:58)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56580254530103430153450c0e5300515551525057)
	(_entity
		(_time 1525978378993)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1418          1525978410748 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 11 ))
	(_version v98)
	(_time 1525978410749 2018.05.10 21:53:30)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4a4f4f1c1b19591b495f1614491a4b4f4b484a4d)
	(_entity
		(_time 1525978378992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1418          1525978423470 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 11 ))
	(_version v98)
	(_time 1525978423471 2018.05.10 21:53:43)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a09070d585d5f1f5d0f1950520f5c0d090d0e0c0b)
	(_entity
		(_time 1525978378992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1418          1525978456203 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 11 ))
	(_version v98)
	(_time 1525978456204 2018.05.10 21:54:16)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98ddb8ad38e8ccc8edcca8381dc8fdedadedddfd8)
	(_entity
		(_time 1525978378992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal TEMPERATURA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal VITEZA ~extSTD.STANDARD.INTEGER 0 7 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 2050          1526025226965 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1526025226966 2018.05.11 10:53:46)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27272123297027302526337d7f217320272023212e)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 0 16 (_architecture (_uni ((i 50))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2048          1526025243244 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1526025243245 2018.05.11 10:54:03)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c095c595c997c0d7c2c1d49a98c694c7c0c7c4c6c9)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 0))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000049 55 2052          1526025268560 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526025268561 2018.05.11 10:54:28)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a0a6a0f7a9f7a0b7a2a1b4faf8a6f4a7a0a7a4a6a9)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~59~13 0 15 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal sec ~INTEGER~range~0~to~59~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~59~131 0 16 (_scalar (_to (i 0)(i 59)))))
		(_signal (_internal min ~INTEGER~range~0~to~59~131 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 0))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2054          1526025741531 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526025741532 2018.05.11 11:02:21)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 393a6e3c396e392e3b3b2d63613f6d3e393e3d3f30)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2054          1526025785089 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526025785090 2018.05.11 11:03:05)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 54055657590354435656400e0c520053545350525d)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2054          1526025894529 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526025894530 2018.05.11 11:04:54)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d187d483d986d1c6d3d0c58b89d785d6d1d6d5d7d8)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526026064439 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526026064440 2018.05.11 11:07:44)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 93979e9c99c4938491c587c9cb95c794939497959a)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526026239543 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526026239544 2018.05.11 11:10:39)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 89db888789de899e8bdf9dd3d18fdd8e898e8d8f80)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526026258530 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526026258531 2018.05.11 11:10:58)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b1b4e3e5b9e6b1a6b3e7a5ebe9b7e5b6b1b6b5b7b8)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526028048542 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526028048543 2018.05.11 11:40:48)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f1f1a3a1f9a6f1e6f3a5e5aba9f7a5f6f1f6f5f7f8)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526028361849 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526028361850 2018.05.11 11:46:01)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d1d2d283d986d1c6d384c58b89d785d6d1d6d5d7d8)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(5)(6)(7)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526028523660 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526028523661 2018.05.11 11:48:43)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6b3b4b5e9b1e6f1e4b3f2bcbee0b2e1e6e1e2e0ef)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526028634616 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526028634617 2018.05.11 11:50:34)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4f4f4a4d10184f584d1b5b1517491b484f484b4946)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526029575886 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526029575887 2018.05.11 12:06:15)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 21757025297621362374357b792775262126252728)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526030016113 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526030016114 2018.05.11 12:13:36)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cbc4ca9e909ccbdcc99edf9193cd9fcccbcccfcdc2)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526030122819 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526030122820 2018.05.11 12:15:22)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9a9f9895c2cd9a8d98cf8ec0c29cce9d9a9d9e9c93)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526030273008 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526030273009 2018.05.11 12:17:53)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 46464344491146514413521c1e401241464142404f)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000049 55 2057          1526030419255 ARC_temp
(_unit VHDL (timp 0 5 (arc_temp 0 14 ))
	(_version v98)
	(_time 1526030419256 2018.05.11 12:20:19)
	(_source (\./src/Temporizare_mark_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 90c6c79f99c7908792c584cac896c4979097949699)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_temp 1 -1
	)
)
I 000047 55 2078          1526030971156 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1526030971157 2018.05.11 12:29:31)
	(_source (\./src/Temporizare_mark_2.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 72747e7379257265702766282a742675727576747b)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 1 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 1 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1064          1526139177067 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526139177068 2018.05.12 18:32:57)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c4c19491c99294d2c092859e94c3c2c2cdc3c0c2c1)
	(_entity
		(_time 1526139177065)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 808           1526139504657 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 11 ))
	(_version v98)
	(_time 1526139504658 2018.05.12 18:38:24)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e6a6c6e6d393e7b39697c343a68696867683a683a)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1354          1526139515524 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526139515525 2018.05.12 18:38:35)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9dbd38bd58edecfdddaca828cdfd8dedbdfdcdc8f)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1354          1526140914768 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526140914769 2018.05.12 19:01:54)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code abfeabfcfcfcacbdafa8b8f0feadaaaca9adaeaefd)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_assignment (_simple)(_target(2))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1361          1526141972110 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526141972111 2018.05.12 19:19:32)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebb8edb8bcbcecfdeceaf8b0beedeaece9edeeeebd)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1361          1526141993931 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526141993932 2018.05.12 19:19:53)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1a4e184c48180918110c444a191e181d191a1a49)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1361          1526142056460 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526142056461 2018.05.12 19:20:56)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6365366365346475646c7038366562646165666635)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1361          1526142348513 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526142348514 2018.05.12 19:25:48)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 323c35373565352435332169673433353034373764)
	(_entity
		(_time 1523442719543)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1430          1526142473703 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142473704 2018.05.12 19:27:53)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3535623035623223323b266e603334323733303063)
	(_entity
		(_time 1526142473701)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1444          1526142488940 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142488941 2018.05.12 19:28:08)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c792cc92c590c0d1c0c9d49c92c1c6c0c5c1c2c291)
	(_entity
		(_time 1526142473700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1437          1526142534953 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142534954 2018.05.12 19:28:54)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77762776752070617079642c227176707571727221)
	(_entity
		(_time 1526142473700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1437          1526142654619 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142654620 2018.05.12 19:30:54)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efebbabcbcb8e8f9e8e1fcb4bae9eee8ede9eaeab9)
	(_entity
		(_time 1526142473700)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1428          1526142956256 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142956257 2018.05.12 19:35:56)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 386b6a3d356f3f2e3c6a2b636d3e393f3a3e3d3d6e)
	(_entity
		(_time 1526142956254)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1428          1526142974753 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526142974754 2018.05.12 19:36:14)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c797d7d2a2b7b6a782e6f27297a7d7b7e7a79792a)
	(_entity
		(_time 1526142956253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1428          1526143075044 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526143075045 2018.05.12 19:37:55)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35636730356232233167266e603334323733303063)
	(_entity
		(_time 1526142956253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1428          1526143127495 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526143127496 2018.05.12 19:38:47)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1a1e1d4e4d1d0c1e4809414f1c1b1d181c1f1f4c)
	(_entity
		(_time 1526142956253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1441          1526143171279 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 14 ))
	(_version v98)
	(_time 1526143171280 2018.05.12 19:39:31)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1a1e184c4818091b4d0c444a191e181d191a1a49)
	(_entity
		(_time 1526142956253)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 1243          1526143309711 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526143309712 2018.05.12 19:41:49)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e5e1b3b6e5b2e2f3e1b0f6beb0e3e4e2e7e3e0e0b3)
	(_entity
		(_time 1526143309709)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 5031          1526143524904 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526143524905 2018.05.12 19:45:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 78767c79712e2e6e7c786b232d7e7d7f7a7e717f7b)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal MIN ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal HR ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(9)(10))(_monitor)(_read(8)))))
			(line__76(_architecture 1 0 76 (_process (_simple)(_target(14)(15))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 5292          1526144017151 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526144017152 2018.05.12 19:53:37)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5254005151040444565141090754575550545b5551)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10))(_monitor))))
			(line__75(_architecture 1 0 75 (_process (_simple)(_target(15)(16))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 808           1526144253990 ARC_00
(_unit VHDL (mod_regim 0 4 (arc_00 0 11 ))
	(_version v98)
	(_time 1526144253991 2018.05.12 19:57:33)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e292d7f7d292e6b297b6c242a78797877782a782a)
	(_entity
		(_time 1523367477784)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 5292          1526144372331 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526144372332 2018.05.12 19:59:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c6c7c093c19090d0c2c5d59d93c0c3c1c4c0cfc1c5)
	(_entity
		(_time 1525180406860)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 800))))))
			)
		)
	)
	(_instantiation C0 0 47 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 48 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 49 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 50 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 51 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_target(7))(_sensitivity(8)(9)(10))(_monitor))))
			(line__75(_architecture 1 0 75 (_process (_simple)(_target(15)(16))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 883           1526145362273 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1526145362274 2018.05.12 20:16:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7b8b4e3e3e0e2a0b2b5aeece4b1b2b2e1b0b4b0b2)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1526145362277 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 31 ))
	(_version v98)
	(_time 1526145362278 2018.05.12 20:16:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b9b7e2b2e0e6a0b5b2a7ede7b1e4b1b6b0b5b1b2)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 883           1526145415731 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 19 ))
	(_version v98)
	(_time 1526145415732 2018.05.12 20:16:55)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8484868ad3d3d19381869ddfd7828181d283878381)
	(_entity
		(_time 1525080415333)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 830           1526145415735 ARC_02
(_unit VHDL (prespalare 0 14 (arc_02 0 31 ))
	(_version v98)
	(_time 1526145415736 2018.05.12 20:16:55)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8485858b82d3d593868194ded482d7828583868281)
	(_entity
		(_time 1525080797366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_process
			(line__33(_architecture 0 0 33 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 6393          1526154105995 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154105996 2018.05.12 22:41:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code de8e8f8c8a8888c8d7dacd858bd8dbd9dcd8d7d9dd)
	(_entity
		(_time 1526154105993)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(5)(6)(7))(_sensitivity(8)(9)(10))(_monitor)(_read(14)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(16)(17))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6389          1526154209500 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154209501 2018.05.12 22:43:29)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a25292e7a7c7c3c232e39717f2c2f2d282c232d29)
	(_entity
		(_time 1526154209498)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(5)(6)(7))(_sensitivity(8)(9)(10))(_monitor)(_read(14)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(16)(17))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6393          1526154225094 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154225095 2018.05.12 22:43:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 14414313114242021d10074f4112111316121d1317)
	(_entity
		(_time 1526154225092)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(5)(6)(7))(_sensitivity(8)(9)(10))(_monitor)(_read(14)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(16)(17))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6554          1526154275914 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154275915 2018.05.12 22:44:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0afa0f7a1f6f6b6a9a4b3fbf5a6a5a7a2a6a9a7a3)
	(_entity
		(_time 1526154275912)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12))(_monitor)(_read(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526154303393 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154303394 2018.05.12 22:45:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcacaaacaeaaaaeaf5f8efa7a9faf9fbfefaf5fbff)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12))(_monitor)(_read(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526154324142 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154324143 2018.05.12 22:45:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a09090c5a5c5c1c030e19515f0c0f0d080c030d09)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12))(_monitor)(_read(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1243          1526154331370 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526154331371 2018.05.12 22:45:31)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d3c6d386c6a3a2b39682e66683b3c3a3f3b38386b)
	(_entity
		(_time 1526143309708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 6558          1526154669172 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154669173 2018.05.12 22:51:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1ded183d18787c7d8d5c28a84d7d4d6d3d7d8d6d2)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10))(_monitor)(_read(11)(12)(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6544          1526154870663 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154870664 2018.05.12 22:54:30)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code de89db8c8a8888c8d7dccd858bd8dbd9dcd8d7d9dd)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_monitor)(_read(10)(11)(12)(16)))))
			(line__122(_architecture 1 0 122 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526154875015 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526154875016 2018.05.12 22:54:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d682d284d18080c0dfd4c58d83d0d3d1d4d0dfd1d5)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12))(_monitor)(_read(16)))))
			(line__122(_architecture 1 0 122 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526155162801 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526155162802 2018.05.12 22:59:22)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0d5a0c5a5c5c1c030e19515f0c0f0d080c030d09)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12))(_monitor)(_read(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526155181022 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526155181023 2018.05.12 22:59:41)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35353530316363233c31266e6033303237333c3236)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10))(_monitor)(_read(11)(12)(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6558          1526155195799 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526155195800 2018.05.12 22:59:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2fda2a2f1a4a4e4fbf6e1a9a7f4f7f5f0f4fbf5f1)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10))(_monitor)(_read(11)(12)(16)))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6551          1526155334907 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526155334908 2018.05.12 23:02:14)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 481c184a411e1e5e414d5b131d4e4d4f4a4e414f4b)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 30))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 2))))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 800))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__121(_architecture 1 0 121 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1174          1526156205686 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526156205687 2018.05.12 23:16:45)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c5c2c690c99395d3c193849f95c2c3c3ccc2c1c3c0)
	(_entity
		(_time 1526156205684)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 1153          1526156254094 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526156254095 2018.05.12 23:17:34)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dc88d88e868a8ccad88a9d868cdbdadad5dbd8dad9)
	(_entity
		(_time 1526156254092)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 6645          1526156408482 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156408483 2018.05.12 23:20:08)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2f5a5a2f1a4a4e4fbf6e1a9a7f4f7f5f0f4fbf5f1)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6645          1526156428067 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156428068 2018.05.12 23:20:28)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c7c2e7d2e2a2a6a75786f27297a797b7e7a757b7f)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 2))))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6828          1526156694532 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156694533 2018.05.12 23:24:54)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 61603061613737776865723a346764666367686662)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((ENABLE)(ENABLE))
				((REGIM)(REGIM))
				((TEMP)(TEMP))
			)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1154          1526156738225 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526156738226 2018.05.12 23:25:38)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 080d0a0e055f081f095f1d535b0e090f0c0f0d0f0a)
	(_entity
		(_time 1526156738223)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 10 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 10 (_entity (_inout ((i 31))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(3))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 6739          1526156741435 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156741436 2018.05.12 23:25:41)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b8e8a85d8dddd9d828f98d0de8d8e8c898d828c88)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6732          1526156858474 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156858475 2018.05.12 23:27:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c2929397c19494d4cbc7d19997c4c7c5c0c4cbc5c1)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 56 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 57 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 58 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 59 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 60 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 61 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__63(_architecture 0 0 63 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__121(_architecture 1 0 121 (_process (_simple)(_target(18)(19))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6739          1526156861724 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156861725 2018.05.12 23:27:41)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74727f75712222627d71672f2172717376727d7377)
	(_entity
		(_time 1526154275911)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 56 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 57 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 58 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 59 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 60 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 61 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__63(_architecture 0 0 63 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__121(_architecture 1 0 121 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6687          1526156918335 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 14 ))
	(_version v98)
	(_time 1526156918336 2018.05.12 23:28:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 96c5909991c0c0809f9385cdc390939194909f9195)
	(_entity
		(_time 1526156918332)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 38 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 45 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 56 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 57 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 58 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 59 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 60 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 61 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 10 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 11 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 11 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 38 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 45 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__63(_architecture 0 0 63 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__121(_architecture 1 0 121 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6637          1526156925793 ARC_08
(_unit VHDL (caracteristici_spalare 0 5 (arc_08 0 13 ))
	(_version v98)
	(_time 1526156925794 2018.05.12 23:28:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3b5b2e7b1e5e5a5bab7a0e8e6b5b6b4b1b5bab4b0)
	(_entity
		(_time 1526156925790)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 37 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 44 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 55 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 56 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 57 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 58 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 59 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 60 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 17 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 37 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 44 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__62(_architecture 0 0 62 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__120(_architecture 1 0 120 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6637          1526156931660 ARC_08
(_unit VHDL (caracteristici_spalare 0 5 (arc_08 0 12 ))
	(_version v98)
	(_time 1526156931663 2018.05.12 23:28:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a1acf1a1f0f0b0afa2b5fdf3a0a3a1a4a0afa1a5)
	(_entity
		(_time 1526156925789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 54 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 55 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 56 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 57 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 58 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 59 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6637          1526156935135 ARC_08
(_unit VHDL (caracteristici_spalare 0 5 (arc_08 0 12 ))
	(_version v98)
	(_time 1526156935136 2018.05.12 23:28:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33373736316565253a3720686635363431353a3430)
	(_entity
		(_time 1526156925789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 54 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 55 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 56 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 57 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 58 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 59 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6637          1526156941265 ARC_08
(_unit VHDL (caracteristici_spalare 0 5 (arc_08 0 12 ))
	(_version v98)
	(_time 1526156941266 2018.05.12 23:29:01)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f2a7a2b78797939262b3c747a292a282d2926282c)
	(_entity
		(_time 1526156925789)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 54 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 55 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 56 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 57 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 58 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 59 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal TEMP ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_port (_internal RPM ~extSTD.STANDARD.INTEGER 0 9 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 10 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 10 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6639          1526157032303 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 12 ))
	(_version v98)
	(_time 1526157032304 2018.05.12 23:30:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c691c793c19090d0cfc1d59d93c0c3c1c4c0cfc1c5)
	(_entity
		(_time 1526157027317)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 54 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 55 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 56 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 57 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 58 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 59 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_inout ))))
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal TEMP_A ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal RPM_A ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 9 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 9 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(0)(1)(7)(8)(9))(_sensitivity(10)(11)(12)(16))(_monitor))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(18)(19))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6653          1526157366947 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 12 ))
	(_version v98)
	(_time 1526157366948 2018.05.12 23:36:06)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7a3a0a7f1a1a1e1fef0e4aca2f1f2f0f5f1fef0f4)
	(_entity
		(_time 1526157366944)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 36 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 43 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 54 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 55 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 56 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 57 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 58 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 59 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal ENABLE_TIME ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal TEMP_A ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_port (_internal RPM_A ~extSTD.STANDARD.INTEGER 0 8 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~40~to~1000~12 0 9 (_scalar (_to (i 40)(i 1000)))))
		(_port (_internal TIMP ~INTEGER~range~40~to~1000~12 0 9 (_entity (_inout ((i 40))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14 (_architecture (_uni (_string \"000"\)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 15 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 16 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 16 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 36 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 43 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__61(_architecture 0 0 61 (_process (_simple)(_target(5)(6)(7)(9)(10))(_sensitivity(8)(11)(12)(16))(_monitor))))
			(line__119(_architecture 1 0 119 (_process (_simple)(_target(18)(19))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6522          1526157766635 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526157766636 2018.05.12 23:42:46)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f6d3b3a68696929363e2c646a393a383d3936383c)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~13 0 42 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~13 0 49 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~132 0 56 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 60 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 61 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 62 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 63 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 64 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 65 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal TEMP_A ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_A ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 21 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 22 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 42 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 49 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_simple)(_target(2)(4)(12)(13)(14))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(line__125(_architecture 1 0 125 (_process (_simple)(_target(16)(17))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6724          1526157901534 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526157901535 2018.05.12 23:45:01)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396a3c3c316f6f2f30372a626c3f3c3e3b3f303e3a)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(13)(14))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(line__126(_architecture 1 0 126 (_process (_simple)(_target(16)(17))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 6724          1526204435101 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526204435102 2018.05.13 12:40:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a3f1a3f1a5a5e5fafde0a8a6f5f6f4f1f5faf4f0)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(13)(14))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(line__126(_architecture 1 0 126 (_process (_simple)(_target(16)(17))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 1154          1526204437213 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526204437214 2018.05.13 12:40:37)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 31606434356631263066246a623730363536343633)
	(_entity
		(_time 1526156738222)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 10 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~30~to~90~12 0 10 (_entity (_inout ((i 31))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(3))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1153          1526204439882 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526204439883 2018.05.13 12:40:39)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a6a3f6a9f7f1b7a5f7e0fbf1a6a7a7a8a6a5a7a4)
	(_entity
		(_time 1526156254091)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2))(_read(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 1243          1526204442100 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526204442101 2018.05.13 12:40:42)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4b4c1c491c1c4c5d4f1e58101e4d4a4c494d4e4e1d)
	(_entity
		(_time 1526143309708)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(2))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 2078          1526204606742 ARC_07
(_unit VHDL (timp 0 5 (arc_07 1 14 ))
	(_version v98)
	(_time 1526204606743 2018.05.13 12:43:26)
	(_source (\./src/Temporizare_mark_2.vhd\(\./src/Temporizare.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6c62686c363b6c7b6e397836346a386b6c6b686a65)
	(_entity
		(_time 1526025123197)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal secunde ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minute ~STD_LOGIC_VECTOR{5~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal ore ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 1 15 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 1 15 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 1 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 1 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 1 17 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 1 17 (_architecture (_uni ((i 2))))))
		(_process
			(line__22(_architecture 0 1 22 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1523          1526204888903 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 12 ))
	(_version v98)
	(_time 1526204888904 2018.05.13 12:48:08)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cbc89693cfcd8dcf9c8bc2c09dce9f9b9f9c9e99)
	(_entity
		(_time 1526204888901)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 7 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 8 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 8 (_entity (_in ))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1543          1526205305738 ARC_03
(_unit VHDL (usa_si_start 0 5 (arc_03 0 12 ))
	(_version v98)
	(_time 1526205305739 2018.05.13 12:55:05)
	(_source (\./src/Usa_si_START.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e0b0b6e3b3b1f1b3e0f7bebce1b2e3e7e3e0e2e5)
	(_entity
		(_time 1526205305736)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 7 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~30~to~90~12 0 7 (_entity (_in ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 8 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 8 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 7017          1526205332940 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526205332941 2018.05.13 12:55:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27702123217171312f22347c7221222025212e2024)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_signal (_internal TEMP ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(14)(16))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(TEMP_RPM(_architecture 1 0 126 (_process (_simple)(_target(13)(15))(_read(0)(10)(11)(12)(14)))))
			(line__137(_architecture 2 0 137 (_process (_simple)(_target(18)(19))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 7031          1526205352760 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526205352761 2018.05.13 12:55:52)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8cdc8d82dedada9a84899fd7d98a898b8e8a858b8f)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_signal (_internal TEMP ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(14)(16))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(TEMP_RPM(_architecture 1 0 126 (_process (_simple)(_target(13)(15))(_sensitivity(0))(_read(10)(11)(12)(14)))))
			(line__137(_architecture 2 0 137 (_process (_simple)(_target(18)(19))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 7031          1526205386111 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526205386112 2018.05.13 12:56:26)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdadc89888d8dcdd3dec8808edddedcd9ddd2dcd8)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_signal (_internal TEMP ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(14)(16))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(TEMP_RPM(_architecture 1 0 126 (_process (_simple)(_target(13)(15))(_sensitivity(0))(_read(10)(11)(12)(14)))))
			(line__137(_architecture 2 0 137 (_process (_simple)(_target(18)(19))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 7031          1526205572643 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526205572644 2018.05.13 12:59:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e7c297f2a282868767b6d252b787b797c7877797d)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 43 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 50 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_entity (_inout (_string \"000"\)))))
			)
		)
	)
	(_instantiation C0 0 61 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 62 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 63 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 64 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 65 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 66 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 19 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_signal (_internal TEMP ~INTEGER~range~30~to~90~13 0 19 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 20 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 20 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 21 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 21 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 22 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 23 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 43 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 50 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_simple)(_target(2)(4)(12)(14)(16))(_sensitivity(0)(3)(5)(9))(_monitor))))
			(TEMP_RPM(_architecture 1 0 126 (_process (_simple)(_target(13)(15))(_sensitivity(10)(11)(12)(14))(_read(0)))))
			(line__137(_architecture 2 0 137 (_process (_simple)(_target(18)(19))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1389          1526205874923 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 17 ))
	(_version v98)
	(_time 1526205874924 2018.05.13 13:04:34)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47151245491047504515531d1f411340474043414e)
	(_entity
		(_time 1526205874921)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 8 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 8 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 9 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 10 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 10 (_entity (_inout ((i 2))))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1389          1526205997907 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1526205997908 2018.05.13 13:06:37)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b0e4e5e4b9e7b0a7b2bfa4eae8b6e4b7b0b7b4b6b9)
	(_entity
		(_time 1526205874920)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 8 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 8 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 9 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 10 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 10 (_entity (_inout ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
V 000047 55 1529          1526206215184 ARC_03
(_unit VHDL (ready 0 5 (arc_03 0 12 ))
	(_version v98)
	(_time 1526206215185 2018.05.13 13:10:15)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61673161653634776465783a326764676067656668)
	(_entity
		(_time 1526206215182)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 7 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~30~to~90~12 0 7 (_entity (_in ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 8 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 8 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(0)(4))(_read(1)(2)(3)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 1541          1526206554018 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1526206554019 2018.05.13 13:15:54)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfff2adfcaaaaebf9feeda7a9fafffbf8f8abfafe)
	(_entity
		(_time 1526206554016)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~30~to~90~12 0 8 (_scalar (_to (i 30)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~30~to~90~12 0 8 (_entity (_in ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 8589          1526206567245 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526206567246 2018.05.13 13:16:07)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a1f2f7a1f6f6b6a8f2b3fbf5a6a5a7a2a6a9a7a3)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~30~to~90~131 0 44 (_entity (_inout ((i 31))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 51 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~30~to~90~135 0 64 (_entity (_in ((i 31))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 65 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 70 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 71 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 72 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 73 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 74 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 75 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 76 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~30~to~90~13 0 20 (_scalar (_to (i 30)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~30~to~90~13 0 20 (_architecture (_uni ((i 31))))))
		(_signal (_internal TEMP ~INTEGER~range~30~to~90~13 0 20 (_architecture (_uni ((i 31))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~131 0 44 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 51 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~30~to~90~135 0 64 (_scalar (_to (i 30)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 65 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__78(_architecture 0 0 78 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor))))
			(TEMP_RPM(_architecture 1 0 136 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__147(_architecture 2 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1150          1526207705805 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526207705806 2018.05.13 13:35:05)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 227177262575223523753779712423252625272520)
	(_entity
		(_time 1526207705803)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(3))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1150          1526207811291 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526207811292 2018.05.13 13:36:51)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2f2f2d2b7c782f382e783a747c292e282b282a282d)
	(_entity
		(_time 1526207705802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(3))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1537          1526207813943 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1526207813944 2018.05.13 13:36:53)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8186818cd8d8998b8c9fd5db888d898a8ad9888c)
	(_entity
		(_time 1526207813941)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 8575          1526207816208 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526207816209 2018.05.13 13:36:56)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 69676369613f3f7f613b7a323c6f6c6e6b6f606e6a)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 44 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 51 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 64 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 65 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 70 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 71 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 72 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 73 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 74 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 75 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 76 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 44 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 51 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 64 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 65 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__78(_architecture 0 0 78 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor))))
			(TEMP_RPM(_architecture 1 0 136 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__147(_architecture 2 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8575          1526208100594 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526208100595 2018.05.13 13:41:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1c4c4d18191959471d5c141a494a484d4946484c)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 44 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 51 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 64 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 65 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 70 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 71 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 72 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 73 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 74 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 75 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 76 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 44 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 51 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 64 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 65 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__78(_architecture 0 0 78 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor))))
			(TEMP_RPM(_architecture 1 0 136 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__147(_architecture 2 0 147 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 902           1526208568495 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 11 ))
	(_version v98)
	(_time 1526208568496 2018.05.13 13:49:28)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 020452045655521755031058560405040b04560456)
	(_entity
		(_time 1526208568493)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 8683          1526208835022 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526208835023 2018.05.13 13:53:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25222321217373337522367e7023202227232c2226)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor))))
			(TEMP_RPM(_architecture 1 0 140 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__151(_architecture 2 0 151 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8694          1526209058062 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526209058063 2018.05.13 13:57:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6d3c6c3e3a3a7a3c687f37396a696b6e6a656b6f)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(10)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8694          1526209093767 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526209093768 2018.05.13 13:58:13)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e3e5e7b0e1b5b5f5b3e7f0b8b6e5e6e4e1e5eae4e0)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(10)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1537          1526209698589 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1526209698590 2018.05.13 14:08:18)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70727b71252727667473602a247772767575267773)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 8694          1526209935960 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526209935961 2018.05.13 14:12:15)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affcadf8f8f9f9b9ffabbcf4faa9aaa8ada9a6a8ac)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 902           1526210019350 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1526210019351 2018.05.13 14:13:39)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d693e6d6f3a3d783a6c7f37396b6a6b646b396b39)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 977           1526210033724 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526210033725 2018.05.13 14:13:53)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9497c19bc3c3c18391958dcfc7929191c293979391)
	(_entity
		(_time 1526210033719)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1526210033728 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526210033729 2018.05.13 14:13:53)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9496c29a92c3c583969684cec492c7929593969291)
	(_entity
		(_time 1526210033721)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 977           1526210151046 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526210151047 2018.05.13 14:15:51)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d5d1df87838280c2d0d4cc8e86d3d0d083d2d6d2d0)
	(_entity
		(_time 1526210033719)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1526210151050 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526210151051 2018.05.13 14:15:51)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d0dc86d28284c2d7d7c58f85d386d3d4d2d7d3d0)
	(_entity
		(_time 1526210033721)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 8910          1526210171016 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210171017 2018.05.13 14:16:11)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e4e1b6e1b3b3f3b5e1f6beb0e3e0e2e7e3ece2e6)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8910          1526210383825 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210383826 2018.05.13 14:19:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2276262621747434722631797724272520242b2521)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(3)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8997          1526210808289 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210808290 2018.05.13 14:26:48)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37323532316161216460246c6231323035313e3034)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(CLAT_PRES(_architecture 2 0 152 (_process (_simple)(_target(3)(5))(_sensitivity(12)))))
			(line__176(_architecture 3 0 176 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 8997          1526210817648 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210817649 2018.05.13 14:26:57)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c5c093c19090d09591d59d93c0c3c1c4c0cfc1c5)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(CLAT_PRES(_architecture 2 0 152 (_process (_simple)(_target(3)(5))(_sensitivity(12)))))
			(line__176(_architecture 3 0 176 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 8997          1526210819568 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210819569 2018.05.13 14:26:59)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484b1f4a411e1e5e1b1f5b131d4e4d4f4a4e414f4b)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(CLAT_PRES(_architecture 2 0 152 (_process (_simple)(_target(3)(5))(_sensitivity(12)))))
			(line__176(_architecture 3 0 176 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 8997          1526210944065 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526210944066 2018.05.13 14:29:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c9e9c93cecaca8acfcb8fc7c99a999b9e9a959b9f)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(CLAT_PRES(_architecture 2 0 152 (_process (_simple)(_target(2)(5))(_sensitivity(12)))))
			(line__176(_architecture 3 0 176 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 8910          1526211116492 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211116493 2018.05.13 14:31:56)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2271242621747434722631797724272520242b2521)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8910          1526211191726 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211191727 2018.05.13 14:33:11)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04025502015252125400175f5102010306020d0307)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 8910          1526211573634 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211573635 2018.05.13 14:39:33)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7858185d18181c187d3c48c82d1d2d0d5d1ded0d4)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1237          1526211617947 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526211617948 2018.05.13 14:40:17)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code efe0b9bcbcb8eff8eeb8fab4bce9eee8ebe8eae8ed)
	(_entity
		(_time 1526211617945)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 9018          1526211751245 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211751246 2018.05.13 14:42:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0afa7f7a1f6f6b6f0a4b3fbf5a6a5a7a2a6a9a7a3)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9018          1526211754072 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211754073 2018.05.13 14:42:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aca3f9fbfefafabafca8bff7f9aaa9abaeaaa5abaf)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1240          1526211776465 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526211776466 2018.05.13 14:42:56)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 237222272975733527756279732425252a24272526)
	(_entity
		(_time 1526211776463)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 9126          1526211867936 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526211867937 2018.05.13 14:44:27)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6f6c3f6f383939793f6b7c343a696a686d6966686c)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1337          1526212031390 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526212031391 2018.05.13 14:47:11)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edbebfbebcbaeafbe9b8feb6b8ebeceaefebe8e8bb)
	(_entity
		(_time 1526212031388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 9234          1526212183847 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212183848 2018.05.13 14:49:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8185d78f81d7d797d18592dad48784868387888682)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(3)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526212246067 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212246068 2018.05.13 14:50:46)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c888e82dedada9adc889fd7d98a898b8e8a858b8f)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(4)(12))(_monitor)(_read(3)(5)(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526212567799 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212567800 2018.05.13 14:56:07)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5254005151040444025641090754575550545b5551)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526212801206 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212801207 2018.05.13 15:00:01)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 111e4316114747074115024a441714161317181612)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(3)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526212867285 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212867286 2018.05.13 15:01:07)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f207f2b787979397f2b3c747a292a282d2926282c)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526212872392 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526212872393 2018.05.13 15:01:12)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24702720217272327420377f7122212326222d2327)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526213024056 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526213024057 2018.05.13 15:03:44)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8c8a8f82dedada9adc889fd7d98a898b8e8a858b8f)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526213109803 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526213109804 2018.05.13 15:05:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8280d78c81d4d494d28691d9d784878580848b8581)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((AM)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((AM)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 977           1526213209085 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526213209086 2018.05.13 15:06:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 540654570303014351554d0f075251510253575351)
	(_entity
		(_time 1526213209080)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1526213209089 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526213209090 2018.05.13 15:06:49)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54075756520305435656440e045207525553565251)
	(_entity
		(_time 1526213209082)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 9240          1526213211523 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526213211524 2018.05.13 15:06:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98b898bd18f8fcf89ddca828cdfdcdedbdfd0deda)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1064          1526213270836 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526213270837 2018.05.13 15:07:50)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8adf8d8488dddf9d8f8b93d1d98c8f8fdc8d898d8f)
	(_entity
		(_time 1526213270831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1013          1526213270840 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526213270841 2018.05.13 15:07:50)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ade8e85d9dddb9d88889ad0da8cd98c8b8d888c8f)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1064          1526213297255 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526213297256 2018.05.13 15:08:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c0c49195939795d7c5c1d99b93c6c5c596c7c3c7c5)
	(_entity
		(_time 1526213270831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1013          1526213297259 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526213297260 2018.05.13 15:08:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c59294c29791d7c2c2d09a90c693c6c1c7c2c6c5)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 9456          1526213320466 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526213320467 2018.05.13 15:08:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 636d666361353575336770383665666461656a6460)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1064          1526213520420 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526213520421 2018.05.13 15:12:00)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 747b74752323216371756d2f277271712273777371)
	(_entity
		(_time 1526213270831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1013          1526213520424 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526213520425 2018.05.13 15:12:00)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 747a7774722325637676642e247227727573767271)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 9456          1526213531507 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526213531508 2018.05.13 15:12:11)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9e9c9f9a9c9cdc9aced9919fcccfcdc8ccc3cdc9)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1061          1526216040339 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526216040340 2018.05.13 15:54:00)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6e0e3b5b3b1b3f1e3e7ffbdb5e0e3e3b0e1e5e1e3)
	(_entity
		(_time 1526213270831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1010          1526216040351 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526216040352 2018.05.13 15:54:00)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f2f3a4f2a2a4e2f7f7e5afa5f3a6f3f4f2f7f3f0)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1061          1526216083364 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526216083365 2018.05.13 15:54:43)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code fdaaabadfaaaa8eaf8fce4a6aefbf8f8abfafefaf8)
	(_entity
		(_time 1526213270831)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1010          1526216083368 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526216083369 2018.05.13 15:54:43)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdaba8acabaaaceaffffeda7adfbaefbfcfafffbf8)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 9456          1526216085685 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526216085686 2018.05.13 15:54:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05510e03015353135501165e5003000207030c0206)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((REGIM)(REGIM))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 977           1526216292907 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526216292908 2018.05.13 15:58:12)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 782b7a79232f2d6f7d7961232b7e7d7d2e7f7b7f7d)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 1010          1526216292911 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526216292912 2018.05.13 15:58:12)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88da898782dfd99f8a8a98d2d88edb8e898f8a8e8d)
	(_entity
		(_time 1526213270833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(3))(_sensitivity(0))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 977           1526216300437 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526216300438 2018.05.13 15:58:20)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e3b3b5b0b3b4b6f4e6e2fab8b0e5e6e6b5e4e0e4e6)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1526216300441 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526216300442 2018.05.13 15:58:20)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a2a6a2f2a4a2e4f1f1e3a9a3f5a0f5f2f4f1f5f6)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 9240          1526216332779 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526216332780 2018.05.13 15:58:52)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4a1c49181d1d5d1b4f58101e4d4e4c494d424c48)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526216342228 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526216342229 2018.05.13 15:59:02)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287f292c217e7e3e782c3b737d2e2d2f2a2e212f2b)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9240          1526216429362 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526216429363 2018.05.13 16:00:29)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddd8883d8dbdb9bdd899ed6d88b888a8f8b848a8e)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 74 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 75 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 76 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 77 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 78 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 79 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 80 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_process
			(line__82(_architecture 0 0 82 (_process (_simple)(_target(2)(4)(15)(17)(19))(_sensitivity(0)(2)(3)(4)(5)(12))(_monitor)(_read(11)))))
			(TEMP_RPM(_architecture 1 0 141 (_process (_simple)(_target(16)(18))(_sensitivity(13)(14)(15)(17))(_read(0)))))
			(line__152(_architecture 2 0 152 (_process (_simple)(_target(21)(22))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1389          1526216756514 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 15 ))
	(_version v98)
	(_time 1526216756515 2018.05.13 16:05:56)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 81d0818f89d68196838e95dbd987d5868186858788)
	(_entity
		(_time 1526205874920)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 8 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 8 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 9 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 10 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 10 (_entity (_inout ((i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1396          1526216993576 ARC_07
(_unit VHDL (countdown 0 5 (arc_07 0 15 ))
	(_version v98)
	(_time 1526216993577 2018.05.13 16:09:53)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 78777979262e296e2f796c222d7e2e7f7f7e2d7e7b)
	(_entity
		(_time 1526216993574)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 9 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 10 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 11 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 11 (_entity (_inout ((i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 10268         1526217004828 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526217004829 2018.05.13 16:10:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2e2c7b2a2c2c6c2a2869212f7c7f7d787c737d79)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10279         1526217095542 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526217095543 2018.05.13 16:11:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cdca9cc19f9fdf9999da929ccfcccecbcfc0ceca)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20))(_read(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1389          1526218106178 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1526218106179 2018.05.13 16:28:26)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9996ce9699ce998e9b968dc3c19fcd9e999e9d9f90)
	(_entity
		(_time 1526205874920)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 8 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 8 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 9 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 10 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 10 (_entity (_inout ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1389          1526218148352 ARC_07
(_unit VHDL (timp 0 5 (arc_07 0 14 ))
	(_version v98)
	(_time 1526218148353 2018.05.13 16:29:08)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5551505659025542575a410f0d530152555251535c)
	(_entity
		(_time 1526205874920)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 8 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 8 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 9 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 10 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 10 (_entity (_inout ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 1396          1526218195153 ARC_07
(_unit VHDL (countdown 0 5 (arc_07 0 15 ))
	(_version v98)
	(_time 1526218195154 2018.05.13 16:29:55)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 227129267674733475233678772474252524772421)
	(_entity
		(_time 1526218195151)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 9 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 10 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 11 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 11 (_entity (_inout ((i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 10261         1526218198633 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526218198634 2018.05.13 16:29:58)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfefb9ebe8e9e9a9efedace4eab9bab8bdb9b6b8bc)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_read(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10268         1526218205341 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526218205342 2018.05.13 16:30:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eee8bbbdbab8b8f8bebcfdb5bbe8ebe9ece8e7e9ed)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10773         1526218348963 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526218348964 2018.05.13 16:32:28)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f5f4a7f1a1a1e1a7a4e4aca2f1f2f0f5f1fef0f4)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC1))
			((min)(MIN1))
			((hour)(HR1))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN1 ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal SEC1 ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_signal (_internal HR1 ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(25))(_sensitivity(20)))))
			(line__173(_architecture 3 0 173 (_assignment (_simple)(_alias((MIN1)(MIN)))(_target(23))(_sensitivity(22)))))
			(line__174(_architecture 4 0 174 (_assignment (_simple)(_alias((HR1)(HR)))(_target(26))(_sensitivity(25)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 5 -1
	)
)
I 000047 55 10545         1526218419318 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526218419319 2018.05.13 16:33:39)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cecdce9b9a9898d89e9ddd959bc8cbc9ccc8c7c9cd)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC1))
			((min)(MIN1))
			((hour)(HR1))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN1 ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal SEC1 ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_signal (_internal HR1 ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(23)(26))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10268         1526218441513 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526218441514 2018.05.13 16:34:01)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2d287b2a2c2c6c2a2869212f7c7f7d787c737d79)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10255         1526219202836 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526219202837 2018.05.13 16:46:42)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a68616a3a3c3c7c3a3879313f6c6f6d686c636d69)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10256         1526219290409 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526219290410 2018.05.13 16:48:10)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 848bd28a81d2d292d4d697dfd182818386828d8387)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(TIMP))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10268         1526219315806 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526219315807 2018.05.13 16:48:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b4b0e6b1e4e4a4e2e0a1e9e7b4b7b5b0b4bbb5b1)
	(_entity
		(_time 1526157756091)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10253         1526220197466 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 13 ))
	(_version v98)
	(_time 1526220197467 2018.05.13 17:03:17)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaaadfcf8fdfdbdfbfbb8f0feadaeaca9ada2aca8)
	(_entity
		(_time 1526220197464)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~13 0 79 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~137 0 80 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~138 0 81 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 86 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 87 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 88 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 89 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 90 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 91 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 92 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 93 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_type (_internal ~INTEGER~range~0~to~60~12 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal SEC ~INTEGER~range~0~to~60~12 0 10 (_entity (_inout ((i 0))))))
		(_port (_internal MIN ~INTEGER~range~0~to~60~12 0 10 (_entity (_inout ((i 0))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 26 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 26 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 79 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 80 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~138 0 81 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(6)(18)(20)(22))(_sensitivity(2)(4)(5)(6)(7)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 154 (_process (_simple)(_target(19)(21))(_sensitivity(16)(17)(18)(20))(_read(2)))))
			(line__165(_architecture 2 0 165 (_process (_simple)(_target(1)(23))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10249         1526220204096 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 13 ))
	(_version v98)
	(_time 1526220204097 2018.05.13 17:03:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b95ce94c8cdcd8dcbcb88c0ce9d9e9c999d929c98)
	(_entity
		(_time 1526220204093)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~13 0 79 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~137 0 80 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~138 0 81 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 86 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 87 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 88 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 89 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 90 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 91 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 92 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 93 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_type (_internal ~INTEGER~range~0~to~60~12 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal SEC ~INTEGER~range~0~to~60~12 0 10 (_entity (_out ((i 0))))))
		(_port (_internal MIN ~INTEGER~range~0~to~60~12 0 10 (_entity (_out ((i 0))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 26 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 26 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 79 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 80 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~138 0 81 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(6)(18)(20)(22))(_sensitivity(2)(4)(5)(6)(7)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 154 (_process (_simple)(_target(19)(21))(_sensitivity(16)(17)(18)(20))(_read(2)))))
			(line__165(_architecture 2 0 165 (_process (_simple)(_target(1)(23))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10249         1526220336854 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 13 ))
	(_version v98)
	(_time 1526220336855 2018.05.13 17:05:36)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 29262c2d217f7f3f79793a727c2f2c2e2b2f202e2a)
	(_entity
		(_time 1526220204092)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~13 0 79 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~137 0 80 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~138 0 81 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 86 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 87 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 88 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 89 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 90 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 91 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 92 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 93 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_type (_internal ~INTEGER~range~0~to~60~12 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal SEC ~INTEGER~range~0~to~60~12 0 10 (_entity (_out ((i 0))))))
		(_port (_internal MIN ~INTEGER~range~0~to~60~12 0 10 (_entity (_out ((i 0))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 26 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 26 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 79 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 80 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~138 0 81 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(6)(18)(20)(22))(_sensitivity(2)(4)(5)(6)(7)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 154 (_process (_simple)(_target(19)(21))(_sensitivity(16)(17)(18)(20))(_read(2)))))
			(line__165(_architecture 2 0 165 (_process (_simple)(_target(1)(23))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1396          1526220411770 ARC_07
(_unit VHDL (countdown 0 5 (arc_07 0 15 ))
	(_version v98)
	(_time 1526220411771 2018.05.13 17:06:51)
	(_source (\./src/Temporizare.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d3878181868582c584d2c78986d585d4d4d586d5d0)
	(_entity
		(_time 1526220411768)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~INTEGER~range~0~to~60~12 0 9 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal sec ~INTEGER~range~0~to~60~12 0 9 (_entity (_inout ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~60~121 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal min ~INTEGER~range~0~to~60~121 0 10 (_entity (_inout ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~4~12 0 11 (_scalar (_to (i 0)(i 4)))))
		(_port (_internal hour ~INTEGER~range~0~to~4~12 0 11 (_entity (_inout ((i 2))))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 10253         1526220419334 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 13 ))
	(_version v98)
	(_time 1526220419335 2018.05.13 17:06:59)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e0c555d0a0808480e0e4d050b585b595c5857595d)
	(_entity
		(_time 1526220419329)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~13 0 79 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~137 0 80 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~138 0 81 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 86 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 87 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 88 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 89 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 90 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 91 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 92 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 93 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_type (_internal ~INTEGER~range~0~to~60~12 0 10 (_scalar (_to (i 0)(i 60)))))
		(_port (_internal SEC ~INTEGER~range~0~to~60~12 0 10 (_entity (_inout ((i 0))))))
		(_port (_internal MIN ~INTEGER~range~0~to~60~12 0 10 (_entity (_inout ((i 0))))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 26 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 26 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 79 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 80 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~138 0 81 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__95(_architecture 0 0 95 (_process (_simple)(_target(4)(6)(18)(20)(22))(_sensitivity(2)(4)(5)(6)(7)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 154 (_process (_simple)(_target(19)(21))(_sensitivity(16)(17)(18)(20))(_read(2)))))
			(line__165(_architecture 2 0 165 (_process (_simple)(_target(1)(23))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10268         1526220446403 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526220446404 2018.05.13 17:07:26)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14161513114242024446074f4112111316121d1317)
	(_entity
		(_time 1526220446400)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10265         1526220922454 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526220922455 2018.05.13 17:15:22)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b3bdb5e7b1e5e5a5e3e0a0e8e6b5b6b4b1b5bab4b0)
	(_entity
		(_time 1526220446399)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(14)(15)(16)(18)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_sensitivity(14)(15)(16)(18)))))
			(line__164(_architecture 2 0 164 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10176         1526220932604 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526220932605 2018.05.13 17:15:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f18184d181919591f1c5c141a494a484d4946484c)
	(_entity
		(_time 1526220446399)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(17)(18)(19)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(14)(15)(16)(18)))))
			(line__164(_architecture 1 0 164 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 10268         1526220955502 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526220955503 2018.05.13 17:15:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cacccf9f9a9c9cdc9a98d9919fcccfcdc8ccc3cdc9)
	(_entity
		(_time 1526220446399)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10268         1526311055646 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526311055647 2018.05.14 18:17:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76247d77712020602624652d2370737174707f7175)
	(_entity
		(_time 1526220446399)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
		(COUNTDOWN
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal sec ~INTEGER~range~0~to~60~137 0 77 (_entity (_inout ((i 30))))))
				(_port (_internal min ~INTEGER~range~0~to~60~138 0 78 (_entity (_inout ((i 20))))))
				(_port (_internal hour ~INTEGER~range~0~to~4~139 0 79 (_entity (_inout ((i 2))))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 91 (_component COUNTDOWN )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((sec)(SEC))
			((min)(MIN))
			((hour)(HR))
		)
		(_use (_entity . COUNTDOWN)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 1337          1526311187612 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526311187613 2018.05.14 18:19:47)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7a4a6a7f5a0f0e1f3a2e4aca2f1f6f0f5f1f2f2a1)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 9584          1526312131410 ARC_08
(_unit VHDL (caracteristici_spalare 0 4 (arc_08 0 11 ))
	(_version v98)
	(_time 1526312131412 2018.05.14 18:35:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acaeadfbfefafabafcfebff7f9aaa9abaeaaa5abaf)
	(_entity
		(_time 1526220446399)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 48 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 55 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 68 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 69 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 84 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 85 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 86 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 87 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 88 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 89 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 90 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 23 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal SEC ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_signal (_internal MIN ~INTEGER~range~0~to~60~13 0 23 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 24 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal HR ~INTEGER~range~0~to~4~13 0 24 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 48 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 55 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 68 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 69 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~INTEGER~range~0~to~60~137 0 77 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~60~138 0 78 (_scalar (_to (i 0)(i 60)))))
		(_type (_internal ~INTEGER~range~0~to~4~139 0 79 (_scalar (_to (i 0)(i 4)))))
		(_process
			(line__93(_architecture 0 0 93 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 152 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__163(_architecture 2 0 163 (_process (_simple)(_target(22)(23))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2418          1526313517460 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526313517461 2018.05.14 18:58:37)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ebebe0b8efbdbafdbcb8ffb1beedbdececedbeeebd)
	(_entity
		(_time 1526313517458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{5~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 17 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2418          1526314495471 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526314495472 2018.05.14 19:14:55)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4a494c484d1c1b5c1d195e101f4c1c4d4d4c1f4f1c)
	(_entity
		(_time 1526314495469)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 17 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10004         1526314663837 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526314663838 2018.05.14 19:17:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f2a1f7a2f1a4a4e4a1f1e1a9a7f4f7f5f0f4fbf5f1)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(20))(_read(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10048         1526314749724 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526314749725 2018.05.14 19:19:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7471717571222262277a672f2172717376727d7377)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(20))(_read(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10048         1526314766133 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526314766134 2018.05.14 19:19:26)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8b8a8e85d8dddd9dd88598d0de8d8e8c898d828c88)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(20))(_read(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10069         1526315168591 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315168592 2018.05.14 19:26:08)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code afa0fdf8f8f9f9b9fca1bcf4faa9aaa8ada9a6a8ac)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(20))(_read(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10058         1526315344830 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315344831 2018.05.14 19:29:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1a184b1d4a4c4c0c491409414f1c1f1d181c131d19)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10058         1526315426442 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315426443 2018.05.14 19:30:26)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e3ede9b0e1b5b5f5b0edf0b8b6e5e6e4e1e5eae4e0)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10062         1526315638234 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315638235 2018.05.14 19:33:58)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 386d3e3d316e6e2e6b362b636d3e3d3f3a3e313f3b)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10068         1526315765858 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315765859 2018.05.14 19:36:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c195c594c19797d792cfd29a94c7c4c6c3c7c8c6c2)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10068         1526315770623 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526315770624 2018.05.14 19:36:10)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5f0a0d5c080909490c514c040a595a585d5956585c)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10112         1526316045627 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526316045628 2018.05.14 19:40:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 97c7c79891c1c181c4c284ccc291929095919e9094)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)))))
			(TEMP_RPM(_architecture 1 0 164 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__175(_architecture 2 0 175 (_process (_simple)(_target(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 9975          1526316300743 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526316300744 2018.05.14 19:45:00)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1c4f1e1b4e4a4a0a4f4e0f47491a191b1e1a151b1f)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20)(21)(23)(24))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)(20)(21)))))
			(TEMP_RPM(_architecture 1 0 174 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 2 -1
	)
)
I 000047 55 10064         1526316485829 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526316485830 2018.05.14 19:48:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2276252621747434717031797724272520242b2521)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 164 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__175(_architecture 2 0 175 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10064         1526316829471 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526316829472 2018.05.14 19:53:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7a2a7b7b2a2c2c6c292f69212f7c7f7d787c737d79)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10778         1526317219296 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526317219297 2018.05.14 20:00:19)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3e6d383b6a6868286d6b2d656b383b393c3837393d)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10778         1526317238677 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526317238678 2018.05.14 20:00:38)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ede8eebeb8bbbbfbbeb8feb6b8ebe8eaefebe4eaee)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2418          1526317249944 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526317249945 2018.05.14 20:00:49)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code efecbfbcefb9bef9b8bcfbb5bae9b9e8e8e9baeab9)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ((i 20))))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 17 (_architecture (_uni ((i 30))))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2395          1526317381675 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526317381676 2018.05.14 20:03:01)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8586d08bd6d3d493d2d691dfd083d3828283d080d3)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10778         1526317384895 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526317384896 2018.05.14 20:03:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1818481f114e4e0e4b4d0b434d1e1d1f1a1e111f1b)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{0~to~6}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{0~to~1}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10933         1526317864763 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526317864764 2018.05.14 20:11:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9bcfcd94c8cdcd8dc8ce88c0ce9d9e9c999d929c98)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10933         1526318049073 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526318049074 2018.05.14 20:14:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 949ac29b91c2c282c7c187cfc192919396929d9397)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2395          1526318053107 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526318053108 2018.05.14 20:14:13)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 535c05500605024504004709065505545455065605)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~INTEGER~range~0~to~60~13 0 16 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal sec ~INTEGER~range~0~to~60~13 0 16 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~60~131 0 17 (_scalar (_to (i 0)(i 60)))))
		(_signal (_internal min ~INTEGER~range~0~to~60~131 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~4~13 0 18 (_scalar (_to (i 0)(i 4)))))
		(_signal (_internal hour ~INTEGER~range~0~to~4~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2147          1526318709677 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526318709678 2018.05.14 20:25:09)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 05520503565354135256115f500353020203500053)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2170          1526318761166 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526318761167 2018.05.14 20:26:01)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 222272267674733475713678772474252524772774)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 30))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2170          1526318859443 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526318859444 2018.05.14 20:27:39)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0b585b0d0f5d5a1d5c581f515e0d5d0c0c0d5e0e5d)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 30))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10933         1526318862282 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526318862283 2018.05.14 20:27:42)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 27772323217171317472347c7221222025212e2024)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10933         1526318865108 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526318865109 2018.05.14 20:27:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3335323631656525606620686635363431353a3430)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10933         1526318890411 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526318890412 2018.05.14 20:28:10)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 04040202015252125751175f5102010306020d0307)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2147          1526319257432 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526319257433 2018.05.14 20:34:17)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code abfbfdfcaffdfabdfcf8bff1feadfdacacadfeaefd)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2147          1526319274668 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526319274669 2018.05.14 20:34:34)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0d0f0c0b0f5b5c1b5a5e1957580b5b0a0a0b58085b)
	(_entity
		(_time 1526314495468)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10933         1526319279379 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526319279380 2018.05.14 20:34:39)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6d6e6a6d383b3b7b3e387e36386b686a6f6b646a6e)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2603          1526320075996 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320075997 2018.05.14 20:47:55)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2e2f7e2a2d787f387f203a747b28782929287b2b78)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526320089651 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320089652 2018.05.14 20:48:09)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 86d28488d6d0d790d78892dcd380d0818180d383d0)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526320360718 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320360719 2018.05.14 20:52:40)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6c3e6b6c693a3d7a3d627836396a3a6b6b6a39693a)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526320390232 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320390233 2018.05.14 20:53:10)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b8babcece6eee9aee9b6ace2edbeeebfbfbeedbdee)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526320417139 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320417140 2018.05.14 20:53:37)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d286d180868483c483dcc68887d484d5d5d487d784)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526320434455 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526320434456 2018.05.14 20:53:54)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7323747226252265227d6729267525747475267625)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000047 55 11169         1526323225642 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526323225643 2018.05.14 21:40:25)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8688d78881d0d090d5d495ddd380838184808f8185)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 86 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 92 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 93 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 94 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 95 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 96 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 97 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 98 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 99 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__101(_architecture 0 0 101 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 164 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__175(_architecture 2 0 175 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2603          1526323237717 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526323237718 2018.05.14 21:40:37)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b4e0e6e0e6e2e5a2e5baa0eee1b2e2b3b3b2e1b1e2)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526323701767 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526323701768 2018.05.14 21:48:21)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6336366336353275326d7739366535646465366635)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2603          1526323716206 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526323716207 2018.05.14 21:48:36)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c9cfcd9c969f98df98c7dd939ccf9fcececf9ccc9f)
	(_entity
		(_time 1526320020433)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_process
			(line__22(_architecture 0 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 1 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 2 0 24 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
			(line__26(_architecture 3 0 26 (_process (_target(3)(4)(5))(_read(2)))))
			(line__52(_architecture 4 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33751810 131842 )
		(50529026 131587 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 5 -1
	)
)
I 000049 55 2147          1526323807134 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526323807135 2018.05.14 21:50:07)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f3f3a1a3a6a5a2e5a4a0e7a9a6f5a5f4f4f5a6f6a5)
	(_entity
		(_time 1526323807132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2170          1526323837208 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526323837209 2018.05.14 21:50:37)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 71227270262720672622652b247727767677247427)
	(_entity
		(_time 1526323807131)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 30))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10933         1526323887604 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526323887605 2018.05.14 21:51:27)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47104145411111511412541c1241424045414e4044)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10933         1526324019902 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526324019903 2018.05.14 21:53:39)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 10474217114646064345034b451615171216191713)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2168          1526324428424 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526324428425 2018.05.14 22:00:28)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e3b0e5b0b6b5b2f5b4b0f7b9b6e5b5e4e4e5b6e6b5)
	(_entity
		(_time 1526323807131)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10933         1526324431533 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 13 ))
	(_version v98)
	(_time 1526324431534 2018.05.14 22:00:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0959080f015f5f1f5a5c1a525c0f0c0e0b0f000e0a)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_out ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 91 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 92 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 93 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 94 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 95 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 96 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 97 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 98 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 21 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 22 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 22 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 24 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 24 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 25 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__100(_architecture 0 0 100 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 163 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__174(_architecture 2 0 174 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2174          1526324696110 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526324696111 2018.05.14 22:04:56)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8bdbda858fddda9ddcd89fd1de8ddd8c8c8dde8edd)
	(_entity
		(_time 1526324696108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_inout ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 0))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2176          1526325005842 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526325005843 2018.05.14 22:10:05)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 71257770262720672622652b247727767677247427)
	(_entity
		(_time 1526324696107)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_inout ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 20))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 30))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000047 55 10936         1526325117411 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526325117412 2018.05.14 22:11:57)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3c3c36396e6a6a2a6f692f67693a393b3e3a353b3f)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2153          1526325128648 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526325128649 2018.05.14 22:12:08)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1e1118191d484f08494d0a444b18481919184b1b48)
	(_entity
		(_time 1526324696107)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_inout ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2153          1526326142913 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526326142914 2018.05.14 22:29:02)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 181e4d1f464e490e4f4b0c424d1e4e1f1f1e4d1d4e)
	(_entity
		(_time 1526324696107)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_inout ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 2176          1526326175229 ARC_0007
(_unit VHDL (countdown_vector 0 5 (arc_0007 0 15 ))
	(_version v98)
	(_time 1526326175230 2018.05.14 22:29:35)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 505e0753060601460703440a055606575756055506)
	(_entity
		(_time 1526324696107)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_inout ))))
		(_signal (_internal sec ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 30))))))
		(_signal (_internal min ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ((i 20))))))
		(_signal (_internal hour ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ((i 2))))))
		(_process
			(line__21(_architecture 0 0 21 (_assignment (_simple)(_target(2))(_sensitivity(5)))))
			(line__22(_architecture 1 0 22 (_assignment (_simple)(_target(3))(_sensitivity(6)))))
			(line__23(_architecture 2 0 23 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
			(line__24(_architecture 3 0 24 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0))(_read(1)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARC_0007 4 -1
	)
)
I 000049 55 1746          1526367372486 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367372487 2018.05.15 09:56:12)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 222672267674733475733678772474252524772774)
	(_entity
		(_time 1526367372484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1756          1526367408889 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367408890 2018.05.15 09:56:48)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 580c0a5b060e094e0f094c020d5e0e5f5f5e0d5d0e)
	(_entity
		(_time 1526367372483)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1756          1526367425982 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367425983 2018.05.15 09:57:05)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e4e49191d484f08494f0a444b18481919184b1b48)
	(_entity
		(_time 1526367372483)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1814          1526367486976 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367486988 2018.05.15 09:58:06)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 66353766363037703137723c336030616160336330)
	(_entity
		(_time 1526367486974)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout (_string \"0010100"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout (_string \"10"\)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1814          1526367689833 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367689834 2018.05.15 10:01:29)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c2c4c297969493d49593d69897c494c5c5c497c794)
	(_entity
		(_time 1526367486973)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout (_string \"0010100"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout (_string \"10"\)))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1756          1526367695773 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367695774 2018.05.15 10:01:35)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f4a1a3a6a5a2e5a4a2e7a9a6f5a5f4f4f5a6f6a5)
	(_entity
		(_time 1526367695771)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1718          1526367701149 ARC_0007
(_unit VHDL (countdown_vector 0 7 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526367701150 2018.05.15 10:01:41)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2f6a7a2a6a4a3e4a5a3e6a8a7f4a4f5f5f4a7f7a4)
	(_entity
		(_time 1526367701147)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1717          1526367712041 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526367712042 2018.05.15 10:01:52)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7e2f7c7f2b2c6b2a2f6927287b2b7a7a7b28782b)
	(_entity
		(_time 1526367712039)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_inout ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10940         1526367814440 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526367814441 2018.05.15 10:03:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 83d0d18d81d5d595d0d190d8d685868481858a8480)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(22)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
		(50529026 131587 )
		(514 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10936         1526368177803 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526368177804 2018.05.15 10:09:37)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2e3e4b1e1b4b4f4b1b0f1b9b7e4e7e5e0e4ebe5e1)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10994         1526368288208 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526368288209 2018.05.15 10:11:28)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 292d2f2d217f7f3f7a7b3a727c2f2c2e2b2f202e2a)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{0~to~6}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10879         1526368580054 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526368580055 2018.05.15 10:16:20)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2c2326287e7a7a3a7f7e3f77792a292b2e2a252b2f)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni (_string \"0000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni (_string \"00"\)))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 1775          1526368728573 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526368728574 2018.05.15 10:18:48)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50020753060601460702440a055606575756055506)
	(_entity
		(_time 1526368728571)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout (_string \"0010100"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_inout (_string \"10"\)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10821         1526368738934 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526368738935 2018.05.15 10:18:58)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c7c1c192c19191d19495d49c92c1c2c0c5c1cec0c4)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10849         1526369061937 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526369061938 2018.05.15 10:24:21)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8fdf8f81d8d9d999dcdd9cd4da898a888d8986888c)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 1782          1526369232268 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526369232269 2018.05.15 10:27:12)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7e9b7b4b6b1b6f1b0b5f3bdb2e1b1e0e0e1b2e2b1)
	(_entity
		(_time 1526369232266)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout (_string \"0101000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_inout (_string \"00"\)))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10849         1526369263238 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526369263239 2018.05.15 10:27:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e0e6e6b3e1b6b6f6b3b2f3bbb5e6e5e7e2e6e9e7e3)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10860         1526369632011 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526369632012 2018.05.15 10:33:52)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6d3a686d383b3b7b3e3d7e36386b686a6f6b646a6e)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21))(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 1745          1526369736805 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 16 ))
	(_version v98)
	(_time 1526369736806 2018.05.15 10:35:36)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code babfefeebdecebacede8aee0efbcecbdbdbcefbfec)
	(_entity
		(_time 1526369736790)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_inout ))))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0))(_read(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10860         1526369753513 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526369753514 2018.05.15 10:35:53)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code faf4f9aaaaacaceca9aae9a1affcfffdf8fcf3fdf9)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 87 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 88 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 89 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 90 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 91 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 92 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 93 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 94 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__96(_architecture 0 0 96 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 159 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__170(_architecture 2 0 170 (_process (_simple)(_target(21)(23)(24))(_sensitivity(3)(5)(20)(21))(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(50529026 131587 )
		(514 )
		(33686018 131586 )
		(770 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 1983          1526370204060 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526370204061 2018.05.15 10:43:24)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcfcffacf9aaadeaaaffe8a6a9faaafbfbfaa9f9aa)
	(_entity
		(_time 1526370180914)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout (_string \"0011110"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 131586 )
		(514 )
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1962          1526370218031 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526370218032 2018.05.15 10:43:38)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8d8289838fdbdc9bdb8e99d7d88bdb8a8a8bd888db)
	(_entity
		(_time 1526370218029)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 131586 )
		(514 )
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1962          1526370329034 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526370329035 2018.05.15 10:45:29)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25272f21767374337327317f702373222223702073)
	(_entity
		(_time 1526370218028)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50463490 131586 )
		(33686018 131586 )
		(514 )
		(33686018 197122 )
		(50529026 197378 )
		(770 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 1962          1526370452000 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526370452001 2018.05.15 10:47:31)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e7a747f7d282f68287f6a242b78287979782b7b28)
	(_entity
		(_time 1526370218028)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
		(50463490 131586 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000049 55 2050          1526370756235 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526370756236 2018.05.15 10:52:36)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8bdbfbbb6beb9feb9eafcb2bdeebeefefeebdedbe)
	(_entity
		(_time 1526370218028)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10978         1526372540684 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526372540685 2018.05.15 11:22:20)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6d6b666d383b3b7b3e687e36386b686a6f6b646a6e)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 50 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 57 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 70 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 71 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 81 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 82 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 88 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 89 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 90 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 91 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 92 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 93 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 94 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 95 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 50 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 57 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 70 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 71 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__97(_architecture 0 0 97 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 160 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__171(_architecture 2 0 171 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10978         1526372607188 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526372607189 2018.05.15 11:23:27)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 31376134316767276237226a643734363337383632)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 47 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 54 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 67 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 68 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 85 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 86 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 87 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 88 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 89 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 90 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 91 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 92 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 47 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 54 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 67 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 68 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 157 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__168(_architecture 2 0 168 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2050          1526372618205 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526372618206 2018.05.15 11:23:38)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 393c3d3c666f682f683b2d636c3f6f3e3e3f6c3c6f)
	(_entity
		(_time 1526370218028)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13 (_entity (_inout ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(514 )
		(50529026 197378 )
		(770 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 10978         1526372643936 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526372643937 2018.05.15 11:24:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bfb0eeebe8e9e9a9ecb9ace4eab9bab8bdb9b6b8bc)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 47 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 54 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 67 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 68 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 85 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 86 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 87 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 88 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 89 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 90 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 91 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 92 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 47 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 54 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 67 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 68 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 157 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__168(_architecture 2 0 168 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 10978         1526372649435 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526372649436 2018.05.15 11:24:09)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3b6f393e686d6d2d683d28606e3d3e3c393d323c38)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 47 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 54 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 67 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 68 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 85 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 86 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 87 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 88 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 89 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 90 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 91 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 92 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 47 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 54 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 67 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 68 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_process
			(line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 157 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__168(_architecture 2 0 168 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000049 55 2032          1526373463192 ARC_0007
(_unit VHDL (countdown_vector 0 6 (arc_0007 0 17 ))
	(_version v98)
	(_time 1526373463193 2018.05.15 11:37:43)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1f6a0a1a6a7a0e7a7a2e5aba4f7a7f6f6f7a4f4a7)
	(_entity
		(_time 1526373463190)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_0007 1 -1
	)
)
I 000047 55 2028          1526373556364 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1526373556365 2018.05.15 11:39:16)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e5ebe1b6b6b3b4f3b3b6f1bfb0e3b3e2e2e3b0e0b3)
	(_entity
		(_time 1526373463189)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2028          1526373577701 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1526373577702 2018.05.15 11:39:37)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 45171447161314531316511f104313424243104013)
	(_entity
		(_time 1526373463189)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2028          1526373726906 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1526373726907 2018.05.15 11:42:06)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 181c191f464e490e4e4b0c424d1e4e1f1f1e4d1d4e)
	(_entity
		(_time 1526373726904)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 10851         1526373821087 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526373821088 2018.05.15 11:43:41)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f4fbf6a4f1a2a2e2a4a1e7afa1f2f1f3f6f2fdf3f7)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 47 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 54 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 67 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 68 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 79 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 85 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 86 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 87 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 88 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 89 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 90 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 91 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 92 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 47 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 54 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 67 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 68 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 153 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__164(_architecture 2 0 164 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 2036          1526373896365 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1526373896366 2018.05.15 11:44:56)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05510903055252135750115f500300030603530301)
	(_entity
		(_time 1525201093042)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2036          1526373961562 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1526373961563 2018.05.15 11:46:01)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8ecbaecb5efefaeeaedace2edbebdbebbbeeebebc)
	(_entity
		(_time 1526373961560)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 1306          1526373975552 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
	(_version v98)
	(_time 1526373975553 2018.05.15 11:46:15)
	(_source (\./src/Afisor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580b0d5b560f054f5a0f1e030b5e595e5e5e515f5b)
	(_entity
		(_time 1525201055921)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 131843 )
		(33751810 131586 )
		(50463491 197123 )
		(50529027 197122 )
		(33751810 197378 )
		(50528771 197378 )
		(50528771 197379 )
		(33751811 131586 )
		(50529027 197379 )
		(50529027 197378 )
		(33686018 131586 )
	)
	(_model . ARC_10 1 -1
	)
)
I 000047 55 10851         1526373979955 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526373979956 2018.05.15 11:46:19)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8fdfd981d8d9d999dfda9cd4da898a888d8986888c)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 47 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 54 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 67 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 68 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 79 (_entity (_inout ))))
			)
		)
	)
	(_instantiation C0 0 85 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 86 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 87 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 88 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 89 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 90 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 91 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 92 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 47 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 54 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 67 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 68 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__94(_architecture 0 0 94 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 153 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__164(_architecture 2 0 164 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 13438         1526374218727 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526374218728 2018.05.15 11:50:18)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3c6b3c396e6a6a2a6e3a2f67693a393b3e3a353b3f)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 49 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 56 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 69 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 70 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 78 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 81 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 88 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 93 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 94 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 99 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 100 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 101 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 102 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 103 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 104 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 105 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 106 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 107 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 108 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 109 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 110 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 111 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 112 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 49 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 56 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 69 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 70 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__114(_architecture 0 0 114 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 173 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__184(_architecture 2 0 184 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 13438         1526374248067 ARC_08
(_unit VHDL (caracteristici_spalare 0 6 (arc_08 0 9 ))
	(_version v98)
	(_time 1526374248068 2018.05.15 11:50:48)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dcdbda8e8e8a8aca8edacf8789dad9dbdedad5dbdf)
	(_entity
		(_time 1526314255734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 49 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 56 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 69 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 70 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 78 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 79 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 80 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 81 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 87 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 88 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 93 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 94 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 99 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 100 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 101 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 102 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 103 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 104 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 105 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 106 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 107 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 108 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 109 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 110 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 111 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 112 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 16 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 17 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 18 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 19 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 19 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 20 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 20 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 21 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 49 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 56 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 69 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 70 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__114(_architecture 0 0 114 (_process (_simple)(_target(2)(4)(16)(18)(20))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 173 (_process (_simple)(_target(17)(19))(_sensitivity(14)(15)(16)(18))(_read(0)))))
			(line__184(_architecture 2 0 184 (_process (_simple)(_target(21))(_sensitivity(3)(5)(20)(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 3 -1
	)
)
I 000047 55 13822         1526376255045 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376255046 2018.05.15 12:24:15)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a4f0a2f3a1f2f2b2f6a5b7fff1a2a1a3a6a2ada3a7)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13822         1526376263560 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376263561 2018.05.15 12:24:23)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e8baedbbe1bebefebae9fbb3bdeeedefeaeee1efeb)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13838         1526376445610 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376445611 2018.05.15 12:27:25)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 07085101015151115508145c5201020005010e0004)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(18))(_sensitivity(23)(17)(18))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13826         1526376587968 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376587969 2018.05.15 12:29:47)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1e4b4c194a4848084c1f0d454b181b191c1817191d)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(12)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13826         1526376593842 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376593843 2018.05.15 12:29:53)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 21722325217777377320327a742724262327282622)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(12)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13826         1526376595799 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376595800 2018.05.15 12:29:55)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e1b9e6b1e4e4a4e0b3a1e9e7b4b7b5b0b4bbb5b1)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(12)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13826         1526376736529 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376736530 2018.05.15 12:32:16)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 71772770712727672370622a247774767377787672)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(18))(_sensitivity(23))(_read(12)(17)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13838         1526376945832 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526376945833 2018.05.15 12:35:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0200010401545414505511595704070500040b0501)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(18))(_sensitivity(23)(17)(18))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13838         1526377027079 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526377027080 2018.05.15 12:37:07)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 64653364613232723633773f3162616366626d6367)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(18))(_sensitivity(23)(17)(18))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13838         1526377035406 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526377035407 2018.05.15 12:37:15)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ece3bbbfbebabafabebbffb7b9eae9ebeeeae5ebef)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(18))(_sensitivity(23)(17)(18))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13838         1526377107386 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526377107387 2018.05.15 12:38:27)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1c48181b4e4a4a0a4e4b0f47491a191b1e1a151b1f)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(18))(_sensitivity(23)(17)(18))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13871         1526378014219 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378014220 2018.05.15 12:53:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 68663f68613e3e7e3a3b7b333d6e6d6f6a6e616f6b)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(10)(18))(_sensitivity(23)(17)(18)(24)(25))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13871         1526378063662 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378063663 2018.05.15 12:54:23)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8684d08881d0d090d4d595ddd380838184808f8185)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(10)(18))(_sensitivity(23)(17)(18)(24)(25))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13871         1526378068186 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378068187 2018.05.15 12:54:28)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 39393a3c316f6f2f6b6a2a626c3f3c3e3b3f303e3a)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(10)(18))(_sensitivity(23)(17)(18)(24)(25))(_dssslsensitivity 1)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13893         1526378372835 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378372836 2018.05.15 12:59:32)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3a3c3f3f6a6c6c2c686929616f3c3f3d383c333d39)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(10)(18))(_sensitivity(23)(24)(25)(17)(18))(_dssslsensitivity 3)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13893         1526378556945 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378556946 2018.05.15 13:02:36)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 67356167613131713535743c3261626065616e6064)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(16)(19)(21))(_sensitivity(0)(2)(3)(4)(5)(13))(_monitor)(_read(12)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(17)(20))(_sensitivity(14)(15)(16)(19))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(22))(_sensitivity(3)(5)(21)(22)))))
			(line__191(_architecture 3 0 191 (_process (_target(10)(18))(_sensitivity(23)(24)(25)(17)(18))(_dssslsensitivity 3)(_read(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13990         1526378878671 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378878672 2018.05.15 13:07:58)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2d797b29787b7b3b7f7e3e76782b282a2f2b242a2e)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13990         1526378885182 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378885183 2018.05.15 13:08:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 91c3959e91c7c787c3c282cac49794969397989692)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13990         1526378891447 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378891448 2018.05.15 13:08:11)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0b5b080d585d5d1d595818505e0d0e0c090d020c08)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13990         1526378903093 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526378903094 2018.05.15 13:08:23)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9394c49c91c5c585c1c080c8c695969491959a9490)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14000         1526379366625 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526379366626 2018.05.15 13:16:06)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3f3a3c3a686969296d6f2c646a393a383d3936383c)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(13)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14000         1526379635284 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526379635285 2018.05.15 13:20:35)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code afada5f8f8f9f9b9faa8bcf4faa9aaa8ada9a6a8ac)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(13)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13996         1526379782854 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526379782855 2018.05.15 13:23:02)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 29277b2d217f7f3f7c2e3a727c2f2c2e2b2f202e2a)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14012         1526379943468 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526379943469 2018.05.15 13:25:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8adadd84dadcdc9cdf8c99d1df8c8f8d888c838d89)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(11)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(10)(13)))))
			(TEMP_RPM(_architecture 1 0 176 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__187(_architecture 2 0 187 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__192(_architecture 3 0 192 (_process (_target(11)(19))(_sensitivity(24)(25)(26)(18)(19))(_dssslsensitivity 3)(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14095         1526380054125 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380054126 2018.05.15 13:27:34)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cb9c9c9e989d9ddd9ec8d8909ecdceccc9cdc2ccc8)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 176 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__187(_architecture 2 0 187 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__192(_architecture 3 0 192 (_process (_simple)(_target(11))(_sensitivity(10)))))
			(line__197(_architecture 4 0 197 (_process (_target(11)(19))(_sensitivity(24)(25)(26)(18)(19))(_dssslsensitivity 3)(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 5 -1
	)
)
I 000047 55 13999         1526380177844 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380177845 2018.05.15 13:29:37)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 111e1316114747074416024a441714161317181612)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526380185216 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380185217 2018.05.15 13:29:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e0b7b7b3e1b6b6f6b5e7f3bbb5e6e5e7e2e6e9e7e3)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14112         1526380420383 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380420384 2018.05.15 13:33:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 75777274712323632075662e2073707277737c7276)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11))(_sensitivity(6))(_read(10)(13)))))
			(line__198(_architecture 4 0 198 (_process (_target(11)(19))(_sensitivity(6)(24)(25)(26)(18)(19))(_dssslsensitivity 4)(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 5 -1
	)
)
I 000047 55 14109         1526380441241 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380441242 2018.05.15 13:34:01)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f0fff6a0f1a6a6e6a5f0e3aba5f6f5f7f2f6f9f7f3)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11))(_sensitivity(6))(_read(10)(13)))))
			(line__198(_architecture 4 0 198 (_process (_target(11)(19))(_sensitivity(24)(25)(26)(18)(19))(_dssslsensitivity 3)(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 5 -1
	)
)
I 000047 55 14004         1526380506828 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380506829 2018.05.15 13:35:06)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2a252f2e7a7c7c3c7f2d39717f2c2f2d282c232d29)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__193(_architecture 3 0 193 (_process (_target(11)(19))(_sensitivity(24)(25)(26)(18)(19))(_dssslsensitivity 3)(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13996         1526380591889 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380591890 2018.05.15 13:36:31)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 70237171712626662577632b257675777276797773)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526380668676 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380668677 2018.05.15 13:37:48)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5d5b0b5e080b0b4b085a4e06085b585a5f5b545a5e)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526380791067 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380791068 2018.05.15 13:39:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 74272475712222622170672f2172717376727d7377)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(12)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526380944364 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526380944365 2018.05.15 13:42:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 45474547411313531041561e1043404247434c4246)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(12)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526381061417 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381061418 2018.05.15 13:44:21)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8b8ddb85d8dddd9dde8f98d0de8d8e8c898d828c88)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(12)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526381163966 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381163967 2018.05.15 13:46:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1e1149194a4848084b190d454b181b191c1817191d)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526381345038 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381345039 2018.05.15 13:49:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 65656665613333733062763e3063606267636c6266)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526381436433 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381436434 2018.05.15 13:50:36)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7326757271252565267460282675767471757a7470)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526381840827 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381840828 2018.05.15 13:57:20)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4a181d4a4c4c0c4f1e09414f1c1f1d181c131d19)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(12)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526381844686 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526381844687 2018.05.15 13:57:24)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2d2b2e29787b7b3b78293e76782b282a2f2b242a2e)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(12)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526382004370 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382004371 2018.05.15 14:00:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f5f5a0a5f1a3a3e3a0f1e6aea0f3f0f2f7f3fcf2f6)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(10)(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526382105593 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382105594 2018.05.15 14:01:45)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 57070654510101410250440c0251525055515e5054)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(10)(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526382529846 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382529847 2018.05.15 14:08:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9190969e91c7c787c49682cac49794969397989692)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(10)(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526382534449 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382534450 2018.05.15 14:08:54)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 838d868d81d5d595d68490d8d685868481858a8480)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(10)(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 13999         1526382603368 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382603369 2018.05.15 14:10:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bdb2bde9e8ebebabe8baaee6e8bbb8babfbbb4babe)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14003         1526382703265 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526382703266 2018.05.15 14:11:43)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fff8f5afa8a9a9e9aafbeca4aaf9faf8fdf9f6f8fc)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 51 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 58 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 71 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 72 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 101 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 102 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 103 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 104 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 105 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 106 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 107 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 108 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 109 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 110 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 111 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 113 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 18 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 19 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 19 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 20 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 20 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 21 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 21 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 22 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 22 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 51 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 58 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 71 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 72 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__116(_architecture 0 0 116 (_process (_simple)(_target(2)(4)(17)(20)(22))(_sensitivity(0)(2)(3)(4)(5)(14))(_monitor)(_read(13)))))
			(TEMP_RPM(_architecture 1 0 175 (_process (_simple)(_target(18)(21))(_sensitivity(15)(16)(17)(20))(_read(0)))))
			(line__186(_architecture 2 0 186 (_process (_simple)(_target(23))(_sensitivity(3)(5)(22)(23)))))
			(line__191(_architecture 3 0 191 (_process (_simple)(_target(10)(11)(19))(_sensitivity(6)(24)(25)(26))(_read(10)(13)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14107         1526384736981 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526384736982 2018.05.15 14:45:36)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 36323733316060206333256d6330333134303f3135)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 52 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 59 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 72 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 73 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 102 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 103 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 104 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 105 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 106 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 107 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 108 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 109 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 110 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 111 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 113 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 115 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 21 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 21 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 23 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 23 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 52 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 59 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 72 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__117(_architecture 0 0 117 (_process (_simple)(_target(2)(4)(18)(21)(23))(_sensitivity(0)(2)(3)(4)(5)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 176 (_process (_simple)(_target(19)(22))(_sensitivity(16)(17)(18)(21))(_read(0)))))
			(line__187(_architecture 2 0 187 (_process (_simple)(_target(24))(_sensitivity(3)(5)(23)(24)))))
			(line__192(_architecture 3 0 192 (_process (_simple)(_target(6)(12)(20))(_sensitivity(7)(25)(26)(27))(_read(6)(11)(14)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14107         1526384746522 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526384746523 2018.05.15 14:45:46)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 71737570712727672474622a247774767377787672)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 52 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 59 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 72 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 73 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 102 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 103 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 104 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 105 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 106 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 107 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 108 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 109 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 110 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 111 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 113 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 115 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 21 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 21 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 23 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 23 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 52 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 59 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 72 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__117(_architecture 0 0 117 (_process (_simple)(_target(2)(4)(18)(21)(23))(_sensitivity(0)(2)(3)(4)(5)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 176 (_process (_simple)(_target(19)(22))(_sensitivity(16)(17)(18)(21))(_read(0)))))
			(line__187(_architecture 2 0 187 (_process (_simple)(_target(24))(_sensitivity(3)(5)(23)(24)))))
			(line__192(_architecture 3 0 192 (_process (_simple)(_target(6)(12)(20))(_sensitivity(7)(25)(26)(27))(_read(6)(11)(14)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14106         1526385316907 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526385316908 2018.05.15 14:55:16)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 88d8d98681dede9edd8d9bd3dd8e8d8f8a8e818f8b)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 52 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 59 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 72 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 73 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 102 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 103 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 104 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 105 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 106 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 107 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 108 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 109 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 110 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 111 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 112 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 113 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 114 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 115 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 18 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 19 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 20 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 20 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 21 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 21 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 22 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 23 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 23 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 28 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 52 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 59 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 72 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__117(_architecture 0 0 117 (_process (_simple)(_target(2)(4)(18)(21)(23))(_sensitivity(0)(2)(3)(4)(5)(15))(_monitor)(_read(14)))))
			(TEMP_RPM(_architecture 1 0 176 (_process (_simple)(_target(19)(22))(_sensitivity(16)(17)(18)(21))(_read(0)))))
			(line__187(_architecture 2 0 187 (_process (_simple)(_target(24))(_sensitivity(3)(5)(23)(24)))))
			(line__192(_architecture 3 0 192 (_process (_simple)(_target(6)(12)(20))(_sensitivity(7)(25)(26)(27))(_read(6)(11)(14)(19)(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14511         1526387010037 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526387010038 2018.05.15 15:23:30)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4d1f4f4f181b1b5b194d5e16184b484a4f4b444a4e)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(5)(6)(13)(16)(21)(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14522         1526388340281 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388340282 2018.05.15 15:45:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9790c09891c1c1819690959183cdc39095919e90949093)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14522         1526388350235 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388350236 2018.05.15 15:45:50)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 787a7f79712e2e6e797f7b296c222c7f7a7e717f7b7f7c)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14522         1526388400705 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388400706 2018.05.15 15:46:40)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9d9b9792c8cbcb8b9c9a9ecc89c7c99a9f9b949a9e9a99)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14522         1526388477109 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388477110 2018.05.15 15:47:57)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1316141411454505121410420749471411151a14101417)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14522         1526388484016 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388484017 2018.05.15 15:48:04)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0d0f580b585b5b1b0c0a0e5c1957590a0f0b040a0e0a09)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2)))(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14514         1526388665233 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388665234 2018.05.15 15:51:05)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f0f7f1a0f1a6a6e6f1f7f3a4e4aaa4f7f2f6f9f7f3f7f4)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14514         1526388674718 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388674719 2018.05.15 15:51:14)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fcf9f8acaeaaaaeafdfbffa8e8a6a8fbfefaf5fbfffbf8)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 902           1526388737599 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1526388737600 2018.05.15 15:52:17)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 97939798c6c0c782c09685cdc39190919e91c391c3)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1337          1526388737740 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1526388737741 2018.05.15 15:52:17)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 24217220257323322071377f712225232622212172)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 977           1526388737832 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1526388737833 2018.05.15 15:52:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8286d48cd3d5d79587839bd9d1848787d485818587)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1526388737836 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1526388737837 2018.05.15 15:52:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8287d78d82d5d395808092d8d284d1848385808487)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1537          1526388737927 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1526388737928 2018.05.15 15:52:17)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfdb838ddc8888c9dbdccf858bd8ddd9dada89d8dc)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 14514         1526388738005 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388738006 2018.05.15 15:52:18)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e2a7b2a7a7878382f292d7a3a747a292c2827292d292a)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1237          1526388738115 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1526388738116 2018.05.15 15:52:18)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9b9ec994cccc9b8c9acc8ec0c89d9a9c9f9c9e9c99)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1240          1526388738177 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1526388738178 2018.05.15 15:52:18)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d9dc898bd98f89cfdd8f988389dedfdfd0dedddfdc)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 1306          1526388738240 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
	(_version v98)
	(_time 1526388738241 2018.05.15 15:52:18)
	(_source (\./src/Afisor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181d191f164f450f1a4f5e434b1e191e1e1e111f1b)
	(_entity
		(_time 1525201055921)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(50529027 131843 )
		(33751810 131586 )
		(50463491 197123 )
		(50529027 197122 )
		(33751810 197378 )
		(50528771 197378 )
		(50528771 197379 )
		(33751811 131586 )
		(50529027 197379 )
		(50529027 197378 )
		(33686018 131586 )
	)
	(_model . ARC_10 1 -1
	)
)
I 000047 55 2036          1526388738427 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1526388738428 2018.05.15 15:52:18)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d3d6d781d58484c58186c78986d5d6d5d0d585d5d7)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2028          1526388738490 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1526388738491 2018.05.15 15:52:18)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 121710154644430444410648471444151514471744)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 14514         1526388738675 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526388738676 2018.05.15 15:52:18)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cdc8cf98989b9bdbcccace99d99799cacfcbc4cacecac9)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 14514         1526389079583 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
	(_version v98)
	(_time 1526389079584 2018.05.15 15:57:59)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 78787e79712e2e6e797f7b2b6c222c7f7a7e717f7b7f7c)
	(_entity
		(_time 1526376034901)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_entity (_inout ))))
			)
		)
		(Decod
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal INTR ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_entity (_in ))))
				(_port (_internal BCD ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 104 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 106 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C3 0 107 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 108 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 110 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 112 (_component Decod )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C9 0 113 (_component Decod )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . Decod)
		)
	)
	(_instantiation C10 0 114 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_3_0)))
			((BCD)(IESIRE_MIN_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C11 0 115 (_component afisor )
		(_port
			((INTR)(MIN_VECTOR(d_7_4)))
			((BCD)(IESIRE_MIN_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C12 0 116 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_3_0)))
			((BCD)(IESIRE_HR_0))
		)
		(_use (_entity . afisor)
		)
	)
	(_instantiation C13 0 117 (_component afisor )
		(_port
			((INTR)(HR_VECTOR(d_7_4)))
			((BCD)(IESIRE_HR_1))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_architecture (_uni ))))
		(_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_architecture (_uni ))))
		(_signal (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 15 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 16 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 17 (_architecture (_uni ((i 2))))))
		(_signal (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_MIN_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_1 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal IESIRE_HR_0 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_process
			(line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_monitor)(_read(16)))))
			(TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
			(line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
			(line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 15137         1526389792507 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1526389792506 2018.05.15 16:09:52)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal INTR ~std_logic_vector{3~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~1320 0 99 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 104 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
  )
  (_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
  )
  (_instantiation C2 0 106 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
  )
  (_instantiation C3 0 107 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
  )
  (_instantiation C4 0 108 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
  )
  (_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
  )
  (_instantiation C6 0 110 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
  )
  (_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
  )
  (_instantiation C8 0 112 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
  )
  (_instantiation C9 0 113 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
  )
  (_instantiation C10 0 114 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_3_0)))
      ((BCD)(IESIRE_MIN_0))
    )
  )
  (_instantiation C11 0 115 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_7_4)))
      ((BCD)(IESIRE_MIN_1))
    )
  )
  (_instantiation C12 0 116 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_3_0)))
      ((BCD)(IESIRE_HR_0))
    )
  )
  (_instantiation C13 0 117 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_7_4)))
      ((BCD)(IESIRE_HR_1))
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_1 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_0 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_1 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_0 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1321 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1322 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 958           1526389795297 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
  (_version v33)
  (_time 1526389795296 2018.05.15 16:09:55)
  (_source (\./src/Selectare_Regim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389795197)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_00 1 -1
  )
)
I 000047 55               1526389795487 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
  (_version v33)
  (_time 1526389795486 2018.05.15 16:09:55)
  (_source (\./src/Selectare_mod_automat.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389795397)
    (_use )
  )
  (_object
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 3 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . ARC_06 1 -1
  )
)
I 000047 55 958           1526389799887 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
  (_version v33)
  (_time 1526389799886 2018.05.15 16:09:59)
  (_source (\./src/Selectare_Regim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389795197)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_00 1 -1
  )
)
I 000047 55 1459          1526389802477 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
  (_version v33)
  (_time 1526389802476 2018.05.15 16:10:02)
  (_source (\./src/Selectare_mod_automat.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389802327)
    (_use )
  )
  (_object
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 3 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . ARC_06 1 -1
  )
)
I 000047 55 1010          1526389806027 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
  (_version v33)
  (_time 1526389806026 2018.05.15 16:10:06)
  (_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389805757)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_01 1 -1
  )
)
I 000047 55 981           1526389806088 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
  (_version v33)
  (_time 1526389806086 2018.05.15 16:10:06)
  (_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389805917)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_02 1 -1
  )
)
I 000047 55               1526389808577 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
  (_version v33)
  (_time 1526389808576 2018.05.15 16:10:08)
  (_source (\./src/Ready.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389808537)
    (_use )
  )
  (_object
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
    (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(4)(3)(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_03 1 -1
  )
)
I 000047 55 1349          1526389812467 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
  (_version v33)
  (_time 1526389812466 2018.05.15 16:10:12)
  (_source (\./src/Manual_selectare_temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389812337)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(0)(4))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_04 1 -1
  )
)
I 000047 55 1680          1526389816617 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
  (_version v33)
  (_time 1526389816616 2018.05.15 16:10:16)
  (_source (\./src/Ready.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389816477)
    (_use )
  )
  (_object
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
    (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(4)(3)(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_03 1 -1
  )
)
I 000047 55 1352          1526389820367 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
  (_version v33)
  (_time 1526389820366 2018.05.15 16:10:20)
  (_source (\./src/Manual_selectare_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389820167)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_05 1 -1
  )
)
I 000047 55 1631          1526389823127 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
  (_version v33)
  (_time 1526389823126 2018.05.15 16:10:23)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389823007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal INTR ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_10 1 -1
  )
)
I 000047 55 4025          1526389826396 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
  (_version v33)
  (_time 1526389826396 2018.05.15 16:10:26)
  (_source (\./src/Decodificator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389826267)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{6~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 3 2 2 2 3 )
    (2 2 2 3 2 2 3 2 )
    (2 2 2 3 2 2 3 3 )
    (2 2 2 3 2 3 2 2 )
    (2 2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 2 3 3 3 )
    (2 2 2 3 3 2 2 2 )
    (2 2 2 3 3 2 2 3 )
    (2 2 3 2 2 2 2 2 )
    (2 2 3 2 2 2 2 3 )
    (2 2 3 2 2 2 3 2 )
    (2 2 3 2 2 2 3 3 )
    (2 2 3 2 2 3 2 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 3 3 )
    (2 2 3 2 3 2 2 2 )
    (2 2 3 2 3 2 2 3 )
    (2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 2 3 )
    (2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 3 )
    (2 2 3 3 2 3 2 2 )
    (2 2 3 3 2 3 2 3 )
    (2 2 3 3 2 3 3 2 )
    (2 2 3 3 2 3 3 3 )
    (2 2 3 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ARC_11 1 -1
  )
)
I 000047 55 2618          1526389829077 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
  (_version v33)
  (_time 1526389829076 2018.05.15 16:10:29)
  (_source (\./src/Countdown_with_vector.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389828977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2)))(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal seconds ~std_logic_vector{6~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal minutes ~std_logic_vector{6~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal hours ~std_logic_vector{6~downto~0}~126 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(2)(1)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 )
  )
  (_model . ARC_07 1 -1
  )
)
I 000047 55 15714         1526389831957 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1526389831956 2018.05.15 16:10:31)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal INTR ~std_logic_vector{3~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~1320 0 99 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 104 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 106 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 107 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 108 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 110 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 112 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 113 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 114 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_3_0)))
      ((BCD)(IESIRE_MIN_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C11 0 115 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_7_4)))
      ((BCD)(IESIRE_MIN_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C12 0 116 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_3_0)))
      ((BCD)(IESIRE_HR_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C13 0 117 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_7_4)))
      ((BCD)(IESIRE_HR_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_1 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_0 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_1 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_0 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1321 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1322 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15714         1526659657528 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1526659657527 2018.05.18 19:07:37)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal INTR ~std_logic_vector{3~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~1320 0 99 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 104 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 106 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 107 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 108 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 110 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 112 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 113 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 114 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_3_0)))
      ((BCD)(IESIRE_MIN_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C11 0 115 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_7_4)))
      ((BCD)(IESIRE_MIN_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C12 0 116 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_3_0)))
      ((BCD)(IESIRE_HR_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C13 0 117 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_7_4)))
      ((BCD)(IESIRE_HR_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_1 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_0 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_1 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_0 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1321 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1322 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 958           1527523936815 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
  (_version v33)
  (_time 1527523936815 2018.05.28 19:12:16)
  (_source (\./src/Selectare_Regim.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389795197)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_00 1 -1
  )
)
I 000047 55 1459          1527523937386 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
  (_version v33)
  (_time 1527523937385 2018.05.28 19:12:17)
  (_source (\./src/Selectare_mod_automat.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389802327)
    (_use )
  )
  (_object
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 3 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . ARC_06 1 -1
  )
)
I 000047 55 1010          1527523937586 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
  (_version v33)
  (_time 1527523937585 2018.05.28 19:12:17)
  (_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389805757)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_01 1 -1
  )
)
I 000047 55 981           1527523937695 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
  (_version v33)
  (_time 1527523937695 2018.05.28 19:12:17)
  (_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389805917)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARC_02 1 -1
  )
)
I 000047 55 1680          1527523938186 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
  (_version v33)
  (_time 1527523938185 2018.05.28 19:12:18)
  (_source (\./src/Ready.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389816477)
    (_use )
  )
  (_object
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
    (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(5)(4)(3)(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_03 1 -1
  )
)
I 000047 55 15714         1527523938426 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527523938425 2018.05.28 19:12:18)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal INTR ~std_logic_vector{3~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~1320 0 99 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 104 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 106 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 107 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 108 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 110 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 112 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 113 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 114 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_3_0)))
      ((BCD)(IESIRE_MIN_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C11 0 115 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_7_4)))
      ((BCD)(IESIRE_MIN_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C12 0 116 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_3_0)))
      ((BCD)(IESIRE_HR_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C13 0 117 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_7_4)))
      ((BCD)(IESIRE_HR_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni (_string \"0101000"\)))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_1 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_0 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_1 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_0 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1321 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1322 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 1349          1527523938626 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
  (_version v33)
  (_time 1527523938625 2018.05.28 19:12:18)
  (_source (\./src/Manual_selectare_temperatura.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389812337)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(4)(1)(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_04 1 -1
  )
)
I 000047 55 1352          1527523938865 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
  (_version v33)
  (_time 1527523938865 2018.05.28 19:12:18)
  (_source (\./src/Manual_selectare_viteza.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389820167)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(2)(1))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARC_05 1 -1
  )
)
V 000047 55 1631          1527523939465 ARC_10
(_unit VHDL (afisor 0 4 (arc_10 0 9 ))
  (_version v33)
  (_time 1527523939465 2018.05.28 19:12:19)
  (_source (\./src/Afisor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389823007)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal INTR ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal BCD ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 3 3 3 3 3 2 )
    (2 3 3 2 2 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 3 3 2 2 3 )
    (2 3 3 2 2 3 3 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 3 3 3 3 )
    (3 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_10 1 -1
  )
)
I 000047 55 4025          1527523939675 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
  (_version v33)
  (_time 1527523939685 2018.05.28 19:12:19)
  (_source (\./src/Decodificator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389826267)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Intrare ~std_logic_vector{6~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Iesire ~std_logic_vector{7~downto~0}~12 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 2 )
    (2 2 2 3 2 2 2 3 )
    (2 2 2 3 2 2 3 2 )
    (2 2 2 3 2 2 3 3 )
    (2 2 2 3 2 3 2 2 )
    (2 2 2 3 2 3 2 3 )
    (2 2 2 3 2 3 3 2 )
    (2 2 2 3 2 3 3 3 )
    (2 2 2 3 3 2 2 2 )
    (2 2 2 3 3 2 2 3 )
    (2 2 3 2 2 2 2 2 )
    (2 2 3 2 2 2 2 3 )
    (2 2 3 2 2 2 3 2 )
    (2 2 3 2 2 2 3 3 )
    (2 2 3 2 2 3 2 2 )
    (2 2 3 2 2 3 2 3 )
    (2 2 3 2 2 3 3 2 )
    (2 2 3 2 2 3 3 3 )
    (2 2 3 2 3 2 2 2 )
    (2 2 3 2 3 2 2 3 )
    (2 2 3 3 2 2 2 2 )
    (2 2 3 3 2 2 2 3 )
    (2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 3 )
    (2 2 3 3 2 3 2 2 )
    (2 2 3 3 2 3 2 3 )
    (2 2 3 3 2 3 3 2 )
    (2 2 3 3 2 3 3 3 )
    (2 2 3 3 3 2 2 2 )
    (2 2 3 3 3 2 2 3 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . ARC_11 1 -1
  )
)
I 000047 55 2618          1527523939996 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
  (_version v33)
  (_time 1527523940005 2018.05.28 19:12:20)
  (_source (\./src/Countdown_with_vector.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389828977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2)))(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal seconds ~std_logic_vector{6~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal minutes ~std_logic_vector{6~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal hours ~std_logic_vector{6~downto~0}~126 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(2)(1)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 )
  )
  (_model . ARC_07 1 -1
  )
)
I 000052 55 12100         1527524442927 arh_display
(_unit VHDL (display 0 6 (arh_display 0 16 ))
  (_version v33)
  (_time 1527524442926 2018.05.28 19:20:42)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527524442817)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal minut ~std_logic_vector{5~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcdm ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcdo ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bcdt ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem1_type 0 22 (_array ~std_logic_vector{7~downto~0}~134 ((_to (i 0)(i 255))))))
    (_signal (_internal mem_binary_to_bcd mem1_type 0 23 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(12((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(13((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(17((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(23((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(26((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(29((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(30((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(32((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(33((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(35((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(36((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(37((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(38((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(39((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(40((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(42((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(43((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(44((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(45((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(46((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(47((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(48((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(49((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(50((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(51((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(52((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(53((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(54((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(55((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(56((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(57((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(58((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(59((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(60((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(61((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(62((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(63((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(64((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(65((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(66((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(67((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(68((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(69((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(70((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(71((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(72((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(73((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(74((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(75((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(76((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(77((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(78((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(79((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(80((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(81((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(82((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(83((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(84((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(85((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(86((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(87((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(88((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(89((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(90((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(91((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(92((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(93((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(94((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(95((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(96((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(97((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(98((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(99((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal mem2_type 0 126 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal mem_cat mem2_type 0 127 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(1((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(4((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~135 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~136 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~137 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__141(_architecture 0 0 141 (_assignment (_simple)(_target(7))(_sensitivity(4)(7)))))
      (line__142(_architecture 1 0 142 (_assignment (_simple)(_target(10))(_sensitivity(2)(12)))))
      (line__143(_architecture 2 0 143 (_assignment (_simple)(_target(9))(_sensitivity(1)(12)))))
      (line__144(_architecture 3 0 144 (_assignment (_simple)(_target(11))(_sensitivity(0)(12)))))
      (line__145(_architecture 4 0 145 (_assignment (_simple)(_target(5))(_sensitivity(8)(13)))))
      (line__146(_architecture 5 0 146 (_process (_simple)(_target(6)(8))(_sensitivity(3)(7)(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . arh_display 6 -1
  )
)
I 000047 55 15693         1527578428305 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527578428304 2018.05.29 10:20:28)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal INTR ~std_logic_vector{3~downto~0}~13 0 98 (_entity (_in ))))
        (_port (_internal BCD ~std_logic_vector{6~downto~0}~1320 0 99 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 104 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 105 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 106 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 107 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 108 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 109 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 110 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 111 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 112 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 113 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 114 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_3_0)))
      ((BCD)(IESIRE_MIN_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C11 0 115 (_component AFISOR )
    (_port
      ((INTR)(MIN_VECTOR(d_7_4)))
      ((BCD)(IESIRE_MIN_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C12 0 116 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_3_0)))
      ((BCD)(IESIRE_HR_0))
    )
    (_use (_entity . afisor)
    )
  )
  (_instantiation C13 0 117 (_component AFISOR )
    (_port
      ((INTR)(HR_VECTOR(d_7_4)))
      ((BCD)(IESIRE_HR_1))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_1 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_MIN_0 ~std_logic_vector{6~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_1 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_signal (_internal IESIRE_HR_0 ~std_logic_vector{6~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~1321 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~1322 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__119(_architecture 0 0 119 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 178 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__189(_architecture 2 0 189 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__194(_architecture 3 0 194 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000052 55 12100         1527578915933 arh_display
(_unit VHDL (display 0 6 (arh_display 0 16 ))
  (_version v33)
  (_time 1527578915933 2018.05.29 10:28:35)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527524442817)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal minut ~std_logic_vector{5~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcdm ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcdo ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bcdt ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem1_type 0 22 (_array ~std_logic_vector{7~downto~0}~132 ((_to (i 0)(i 255))))))
    (_signal (_internal mem_binary_to_bcd mem1_type 0 23 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(12((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(13((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(17((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(23((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(26((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(29((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(30((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(32((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(33((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(35((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(36((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(37((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(38((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(39((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(40((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(42((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(43((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(44((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(45((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(46((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(47((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(48((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(49((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(50((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(51((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(52((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(53((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(54((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(55((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(56((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(57((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(58((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(59((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(60((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(61((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(62((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(63((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(64((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(65((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(66((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(67((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(68((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(69((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(70((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(71((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(72((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(73((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(74((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(75((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(76((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(77((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(78((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(79((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(80((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(81((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(82((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(83((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(84((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(85((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(86((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(87((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(88((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(89((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(90((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(91((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(92((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(93((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(94((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(95((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(96((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(97((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(98((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(99((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal mem2_type 0 126 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal mem_cat mem2_type 0 127 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(1((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(4((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~133 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~134 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~135 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~137 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__141(_architecture 0 0 141 (_assignment (_simple)(_target(7))(_sensitivity(4)(7)))))
      (line__142(_architecture 1 0 142 (_assignment (_simple)(_target(10))(_sensitivity(2)(12)))))
      (line__143(_architecture 2 0 143 (_assignment (_simple)(_target(9))(_sensitivity(1)(12)))))
      (line__144(_architecture 3 0 144 (_assignment (_simple)(_target(11))(_sensitivity(0)(12)))))
      (line__145(_architecture 4 0 145 (_assignment (_simple)(_target(5))(_sensitivity(8)(13)))))
      (line__146(_architecture 5 0 146 (_process (_simple)(_target(8)(6))(_sensitivity(3)(7)(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . arh_display 6 -1
  )
)
I 000052 55 12158         1527578924772 arh_display
(_unit VHDL (display 0 6 (arh_display 0 16 ))
  (_version v33)
  (_time 1527578924772 2018.05.29 10:28:44)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527578924602)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in (_string \"00110"\)))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal minut ~std_logic_vector{5~downto~0}~12 0 8 (_entity (_in (_string \"100000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in (_string \"00010"\)))))
    (_port (_internal sel ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal catod ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal counter ~std_logic_vector{15~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal digit ~std_logic_vector{3~downto~0}~13 0 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bcdm ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal bcdo ~std_logic_vector{7~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bcdt ~std_logic_vector{7~downto~0}~13 0 21 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal mem1_type 0 22 (_array ~std_logic_vector{7~downto~0}~134 ((_to (i 0)(i 255))))))
    (_signal (_internal mem_binary_to_bcd mem1_type 0 23 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(12((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(13((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(16((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(17((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(20((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(21((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(23((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(24((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(25((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(26((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(27((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(29((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(30((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(32((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(33((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(35((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(36((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(37((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(38((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(39((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(40((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(41((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(42((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(43((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(44((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(45((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(46((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(47((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(48((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(49((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(50((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(51((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(52((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(53((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(54((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(55((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(56((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(57((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(58((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(59((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(60((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(61((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3)))(62((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(63((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(64((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(65((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3)))(66((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(67((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3)))(68((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(69((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3)))(70((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(71((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3)))(72((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(73((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(74((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(75((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3)))(76((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(77((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3)))(78((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(79((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(80((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(81((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(82((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(83((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(84((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(85((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(86((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(87((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(88((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(89((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(90((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(91((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(92((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(93((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(94((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(95((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(96((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(97((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(98((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(99((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal mem2_type 0 126 (_array ~std_logic_vector{6~downto~0}~13 ((_to (i 0)(i 15))))))
    (_signal (_internal mem_cat mem2_type 0 127 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(1((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(2((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(4((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(5((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2)))(6((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(_others((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~135 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~136 0 153 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~137 0 157 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~138 0 158 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~139 0 159 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_process
      (line__141(_architecture 0 0 141 (_assignment (_simple)(_target(7))(_sensitivity(4)(7)))))
      (line__142(_architecture 1 0 142 (_assignment (_simple)(_target(10))(_sensitivity(2)(12)))))
      (line__143(_architecture 2 0 143 (_assignment (_simple)(_target(9))(_sensitivity(1)(12)))))
      (line__144(_architecture 3 0 144 (_assignment (_simple)(_target(11))(_sensitivity(0)(12)))))
      (line__145(_architecture 4 0 145 (_assignment (_simple)(_target(5))(_sensitivity(8)(13)))))
      (line__146(_architecture 5 0 146 (_process (_simple)(_target(6)(8))(_sensitivity(3)(7)(9)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 2 2 )
    (3 3 3 3 )
    (2 2 )
    (2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . arh_display 6 -1
  )
)
I 000061 55 5438          1527584104602 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584104601 2018.05.29 11:55:04)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 5438          1527584134181 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584134180 2018.05.29 11:55:34)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 5438          1527584147627 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584147627 2018.05.29 11:55:47)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 5438          1527584167112 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584167111 2018.05.29 11:56:07)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 5438          1527584178532 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584178531 2018.05.29 11:56:18)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 5238          1527584263756 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527584263755 2018.05.29 11:57:43)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 3 2 2 2 3 )
    (3 3 2 2 2 2 2 3 )
    (3 3 3 2 2 3 2 3 )
    (3 2 2 2 2 3 2 3 )
    (2 3 3 2 2 2 2 3 )
    (2 3 3 3 2 2 2 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 4838          1527585019471 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527585019471 2018.05.29 12:10:19)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 4838          1527585090576 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527585090576 2018.05.29 12:11:30)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_variable (_internal clk_div ~extSTD.STANDARD.INTEGER 0 18 (_process 0 ((i 0)))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 19 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 20 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 21 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4))(_sensitivity(2))(_read(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 4852          1527586109851 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527586109850 2018.05.29 12:28:29)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_variable (_internal digit_idx ~extSTD.STANDARD.BIT 0 21 (_process 0 ((i 0)))))
    (_variable (_internal group_idx ~extSTD.STANDARD.BIT 0 22 (_process 0 ((i 0)))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal segs ~std_logic_vector{7~downto~0}~13 0 23 (_process 0 (_string \"11111111"\))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(3)(4))(_sensitivity(2))(_read(5)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 4894          1527586313075 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527586313074 2018.05.29 12:31:53)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527584104477)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal nr ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal avg ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal digit_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal group_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000061 55 4895          1527588094261 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527588094261 2018.05.29 13:01:34)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588060343)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in (_string \"11101110"\)))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal digit_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal group_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
V 000061 55 4869          1527588601080 architecture_display
(_unit VHDL (display 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527588601081 2018.05.29 13:10:01)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588504940)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
V 000061 55 4868          1527588907132 architecture_display
(_unit VHDL (afisor 0 5 (architecture_display 0 15 ))
  (_version v33)
  (_time 1527588907132 2018.05.29 13:15:07)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588907046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . architecture_display 1 -1
  )
)
I 000047 55 4840          1527588938175 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527588938176 2018.05.29 13:15:38)
  (_source (\./src/display.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588907046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 15152         1527589270531 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527589270531 2018.05.29 13:21:10)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15152         1527589282207 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527589282207 2018.05.29 13:21:22)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 4858          1527589315132 ARH_12
(_unit VHDL (afisor 1 5 (arh_12 1 15 ))
  (_version v33)
  (_time 1527589315132 2018.05.29 13:21:55)
  (_source (\./src/display.vhd\(\./src/Afis.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588907046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 1 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 1 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 1 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 1 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 1 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 15152         1527589318435 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527589318435 2018.05.29 13:21:58)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15152         1527589782862 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527589782862 2018.05.29 13:29:42)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15152         1527590191443 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527590191444 2018.05.29 13:36:31)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 4858          1527590196223 ARH_12
(_unit VHDL (afisor 1 5 (arh_12 1 15 ))
  (_version v33)
  (_time 1527590196223 2018.05.29 13:36:36)
  (_source (\./src/display.vhd\(\./src/Afis.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527588907046)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 1 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 1 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 1 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 1 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 1 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 1 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 1 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 1 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 1 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 15152         1527590202564 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 10 ))
  (_version v33)
  (_time 1527590202564 2018.05.29 13:36:42)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389792387)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 54 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 61 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 68 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 74 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 75 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 76 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 83 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 84 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 85 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 86 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 92 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 93 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 99 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 100 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 101 (_entity (_in ))))
        (_port (_internal ANOD ~std_logic_vector{3~downto~0}~1324 0 102 (_entity (_out ))))
        (_port (_internal CATOD ~std_logic_vector{7~downto~0}~1326 0 103 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 114 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 115 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 116 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 117 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 118 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 119 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 120 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 121 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 122 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 123 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 124 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((ANOD)(ANOD))
      ((CATOD)(CATOD))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_signal (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal PRESP ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 16 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 17 (_architecture (_uni ((i 2))))))
    (_signal (_internal USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal START ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 19 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 20 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 21 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_signal (_internal TEMP ~INTEGER~range~0~to~90~13 0 21 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 22 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 22 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_signal (_internal RPM ~INTEGER~range~800~to~1200~13 0 23 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 24 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 24 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 25 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 25 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 26 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 27 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 28 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal ANOD ~std_logic_vector{3~downto~0}~13 0 29 (_architecture (_uni ))))
    (_signal (_internal CATOD ~std_logic_vector{7~downto~0}~13 0 30 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 54 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 61 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 74 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 75 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1326 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__126(_architecture 0 0 126 (_process (_simple)(_target(2)(4)(20)(23)(26))(_sensitivity(0)(2)(3)(4)(5)(17))(_read(16)))))
      (TEMP_RPM(_architecture 1 0 185 (_process (_simple)(_target(21)(24))(_sensitivity(18)(19)(20)(23))(_read(0)))))
      (line__196(_architecture 2 0 196 (_process (_simple)(_target(27))(_sensitivity(3)(5)(26)(27)))))
      (line__201(_architecture 3 0 201 (_process (_simple)(_target(6)(7)(8)(14)(22)(25))(_sensitivity(9)(28)(29)(30))(_read(3)(5)(6)(13)(16)(21)(22)(24)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15296         1527590694718 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527590694718 2018.05.29 13:44:54)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15296         1527590705279 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527590705280 2018.05.29 13:45:05)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ((i 40))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15288         1527591956250 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527591956250 2018.05.29 14:05:56)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15293         1527592108789 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527592108789 2018.05.29 14:08:28)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK_TIME))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15293         1527592115354 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527592115354 2018.05.29 14:08:35)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK_TIME))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 4665          1527592528452 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527592528452 2018.05.29 14:15:28)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592528362)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_inout )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4662          1527592546408 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527592546409 2018.05.29 14:15:46)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4662          1527592587341 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527592587341 2018.05.29 14:16:27)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 15293         1527592598398 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527592598399 2018.05.29 14:16:38)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK_TIME))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15283         1527593028593 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 27 ))
  (_version v33)
  (_time 1527593028594 2018.05.29 14:23:48)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527590507050)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 47 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 67 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 74 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 81 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 87 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 88 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 96 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 97 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 98 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 99 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 105 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 106 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 112 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 113 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 114 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 115 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 116 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 127 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 128 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 129 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 130 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 131 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 132 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 133 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 134 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 135 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 136 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 137 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 19 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 22 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 22 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 23 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 23 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 32 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 33 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 34 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 35 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 35 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 36 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 36 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 37 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 37 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 38 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 39 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 67 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 74 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 87 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 88 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__139(_architecture 0 0 139 (_process (_simple)(_target(24)(26)(28)(2)(1))(_sensitivity(15)(21)(2)(1)(12)(11))(_read(20)))))
      (TEMP_RPM(_architecture 1 0 198 (_process (_simple)(_target(13)(14))(_sensitivity(22)(23)(24)(26))(_read(15)))))
      (line__209(_architecture 2 0 209 (_process (_simple)(_target(29))(_sensitivity(28)(29)(12)(11)))))
      (line__214(_architecture 3 0 214 (_process (_simple)(_target(16)(17)(18)(19)(25)(27))(_sensitivity(30)(31)(32)(3))(_read(16)(20)(25)(7)(12)(11)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15193         1527593039049 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527593039050 2018.05.29 14:23:59)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593038875)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 126 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 127 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 128 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 129 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 130 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 131 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 132 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 133 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 134 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 135 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 136 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__138(_architecture 0 0 138 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 197 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__208(_architecture 2 0 208 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__213(_architecture 3 0 213 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15193         1527593043112 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527593043112 2018.05.29 14:24:03)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593038875)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 126 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 127 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 128 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 129 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 130 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 131 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 132 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 133 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 134 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 135 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 136 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__138(_architecture 0 0 138 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 197 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__208(_architecture 2 0 208 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__213(_architecture 3 0 213 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15193         1527593076519 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527593076520 2018.05.29 14:24:36)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593038875)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 126 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 127 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 128 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C3 0 129 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 130 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 131 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 132 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 133 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 134 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 135 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 136 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__138(_architecture 0 0 138 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 197 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__208(_architecture 2 0 208 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__213(_architecture 3 0 213 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 4662          1527593120303 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527593120303 2018.05.29 14:25:20)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4662          1527593131074 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527593131074 2018.05.29 14:25:31)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6)(7)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
V 000048 55 876           1527593550857 fct_div
(_unit VHDL (div 0 7 (fct_div 0 14 ))
  (_version v33)
  (_time 1527593550857 2018.05.29 14:32:30)
  (_source (\./src/Divdefrec.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593550660)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal clk1 ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_variable (_internal a ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal b ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . fct_div 1 -1
  )
)
I 000047 55 874           1527593648043 ARH_13
(_unit VHDL (div 0 7 (arh_13 0 14 ))
  (_version v33)
  (_time 1527593648042 2018.05.29 14:34:08)
  (_source (\./src/Divdefrec.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593550660)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal clk1 ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_variable (_internal a ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal b ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_13 1 -1
  )
)
I 000047 55 874           1527594011686 ARH_13
(_unit VHDL (div 0 7 (arh_13 0 14 ))
  (_version v33)
  (_time 1527594011685 2018.05.29 14:40:11)
  (_source (\./src/Divdefrec.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527593550660)
    (_use )
  )
  (_object
    (_port (_internal clk ~extSTD.STANDARD.BIT 0 9 (_entity (_in )(_event))))
    (_port (_internal clk1 ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_variable (_internal a ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal b ~extSTD.STANDARD.BIT 0 18 (_process 0 ((i 0)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_13 1 -1
  )
)
I 000047 55 1109          1527594723584 ARH_13
(_unit VHDL (div 0 7 (arh_13 0 14 ))
  (_version v33)
  (_time 1527594723583 2018.05.29 14:52:03)
  (_source (\./src/Divdefrec.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527594710106)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal clk1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal a ~extSTD.STANDARD.INTEGER 0 17 (_process 0 ((i 0)))))
    (_variable (_internal b ~extieee.std_logic_1164.std_logic 0 18 (_process 0 ((i 2)))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_13 1 -1
  )
)
I 000047 55 15672         1527594782458 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527594782458 2018.05.29 14:53:02)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527594782288)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (DIV
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal clk1 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 128 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 130 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C22 0 131 (_component DIV )
    (_port
      ((CLK)(CLK))
      ((clk1)(CLK_TIME))
    )
    (_use (_entity . div)
    )
  )
  (_instantiation C3 0 132 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 133 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 135 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 137 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 138 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 139 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 15672         1527594788648 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527594788648 2018.05.29 14:53:08)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527594782288)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (DIV
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal clk1 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 128 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 130 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C22 0 131 (_component DIV )
    (_port
      ((CLK)(CLK))
      ((clk1)(CLK_TIME))
    )
    (_use (_entity . div)
    )
  )
  (_instantiation C3 0 132 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 133 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 135 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 137 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 138 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 139 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 4830          1527594871099 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527594871099 2018.05.29 14:54:31)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7)(8)(3)(4))(_sensitivity(2))(_read(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4836          1527594953865 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527594953865 2018.05.29 14:55:53)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4836          1527595000613 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527595000613 2018.05.29 14:56:40)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 4836          1527595023516 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527595023516 2018.05.29 14:57:03)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 15672         1527595033485 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
  (_version v33)
  (_time 1527595033485 2018.05.29 14:57:13)
  (_source (\./src/Modul_principal_de_lucru.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527594782288)
    (_use )
  )
  (_component
    (MOD_REGIM
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (CLATIRE_SUPLIMENTARA
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (PRESPALARE
      (_object
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal YN ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (DIV
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 121 (_entity (_in ))))
        (_port (_internal clk1 ~extieee.std_logic_1164.std_logic 0 122 (_entity (_out ))))
      )
    )
    (TEMPERATURA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
      )
    )
    (VITEZA
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal REGIM ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
      )
    )
    (SELECTARE_MOD_AUTOMAT
      (_object
        (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
      )
    )
    (INCEPERE_SPALARE
      (_object
        (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal START ~extieee.std_logic_1164.std_logic 0 84 (_entity (_in ))))
        (_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal PRESPALARE ~extieee.std_logic_1164.std_logic 0 85 (_entity (_in ))))
        (_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
        (_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
        (_port (_internal READY ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
      )
    )
    (COUNTDOWN_VECTOR
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 93 (_entity (_in ((i 2))))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 94 (_entity (_in ((i 2))))))
        (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~138 0 95 (_entity (_in ))))
        (_port (_internal seconds ~std_logic_vector{6~downto~0}~1310 0 96 (_entity (_inout ))))
        (_port (_internal minutes ~std_logic_vector{6~downto~0}~1312 0 97 (_entity (_inout ))))
        (_port (_internal hours ~std_logic_vector{6~downto~0}~1314 0 98 (_entity (_inout ))))
      )
    )
    (DECOD
      (_object
        (_port (_internal Intrare ~std_logic_vector{6~downto~0}~1316 0 104 (_entity (_in ))))
        (_port (_internal Iesire ~std_logic_vector{7~downto~0}~1318 0 105 (_entity (_out ))))
      )
    )
    (AFISOR
      (_object
        (_port (_internal minu ~std_logic_vector{7~downto~0}~1320 0 111 (_entity (_in ))))
        (_port (_internal HR ~std_logic_vector{7~downto~0}~1322 0 112 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 113 (_entity (_in ))))
        (_port (_internal anod ~std_logic_vector{3~downto~0}~13 0 114 (_entity (_out ))))
        (_port (_internal catod ~std_logic_vector{7~downto~0}~1324 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 128 (_component MOD_REGIM )
    (_port
      ((S)(SEL_REGIM))
      ((START)(START))
      ((AM)(REGIM))
    )
    (_use (_entity . mod_regim)
    )
  )
  (_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
    (_port
      ((S)(CLATIRE))
      ((START)(START))
      ((YN)(CLATIRE_SELECTATA))
    )
    (_use (_entity . clatire_suplimentara)
    )
  )
  (_instantiation C2 0 130 (_component PRESPALARE )
    (_port
      ((S)(PRESP))
      ((START)(START))
      ((YN)(PRESPALARE_SELECTATA))
    )
    (_use (_entity . prespalare)
    )
  )
  (_instantiation C22 0 131 (_component DIV )
    (_port
      ((CLK)(CLK))
      ((clk1)(CLK_TIME))
    )
    (_use (_entity . div)
    )
  )
  (_instantiation C3 0 132 (_component TEMPERATURA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE0))
      ((REGIM)(REGIM))
      ((START)(START))
      ((TEMP)(TEMP_M))
    )
    (_use (_entity . temperatura)
    )
  )
  (_instantiation C4 0 133 (_component VITEZA )
    (_port
      ((CLK)(CLK))
      ((ENABLE)(ENABLE1))
      ((REGIM)(REGIM))
      ((START)(START))
      ((RPM)(RPM_M))
    )
    (_use (_entity . viteza)
    )
  )
  (_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
    (_port
      ((AM)(REGIM))
      ((START)(START))
      ((CLK)(CLK))
      ((MOD_SPALARE)(MOD_SPALARE))
    )
    (_use (_entity . selectare_mod_automat)
    )
  )
  (_instantiation C6 0 135 (_component INCEPERE_SPALARE )
    (_port
      ((USA)(STARE_USA))
      ((START)(START))
      ((REGIM_SELECTAT)(REGIM))
      ((CLATIRE)(CLATIRE_SELECTATA))
      ((PRESPALARE)(PRESPALARE_SELECTATA))
      ((TEMPERATURA)(TEMP))
      ((VITEZA)(RPM))
      ((READY)(READY))
    )
    (_use (_entity . incepere_spalare)
    )
  )
  (_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
    (_port
      ((CLK)(CLK_TIME))
      ((ENABLE)(READY))
      ((TIMP2)(TIMP2))
      ((seconds)(SEC))
      ((minutes)(MIN))
      ((hours)(HR))
    )
    (_use (_entity . countdown_vector)
    )
  )
  (_instantiation C8 0 137 (_component DECOD )
    (_port
      ((Intrare)(MIN))
      ((Iesire)(MIN_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C9 0 138 (_component DECOD )
    (_port
      ((Intrare)(HR))
      ((Iesire)(HR_VECTOR))
    )
    (_use (_entity . decod)
    )
  )
  (_instantiation C10 0 139 (_component AFISOR )
    (_port
      ((minu)(MIN_VECTOR))
      ((HR)(HR_VECTOR))
      ((CLK)(CLK))
      ((anod)(anod))
      ((catod)(catod))
    )
    (_use (_entity . afisor)
    )
  )
  (_object
    (_port (_internal SEL_REGIM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal CLATIRE ~extieee.std_logic_1164.std_logic 0 10 (_entity (_inout ))))
    (_port (_internal PRESP ~extieee.std_logic_1164.std_logic 0 11 (_entity (_inout ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal ENABLE0 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal ENABLE1 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal USA ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal START ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOD ~std_logic_vector{3~downto~0}~12 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CATOD ~std_logic_vector{7~downto~0}~12 0 18 (_entity (_out ))))
    (_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.std_logic 0 19 (_entity (_inout ))))
    (_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.std_logic 0 20 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
    (_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
    (_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
    (_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
    (_signal (_internal REGIM ~extieee.std_logic_1164.std_logic 0 28 (_architecture (_uni ))))
    (_signal (_internal FINISH ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_AL ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal APA_EVC ~extieee.std_logic_1164.std_logic 0 30 (_architecture (_uni ((i 2))))))
    (_signal (_internal STARE_USA ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_signal (_internal READY ~extieee.std_logic_1164.std_logic 0 31 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal MOD_SPALARE ~std_logic_vector{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
    (_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
    (_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
    (_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
    (_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
    (_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
    (_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
    (_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
    (_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal TIMP2 ~std_logic_vector{6~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal SEC ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal MIN ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_signal (_internal HR ~std_logic_vector{6~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal HR_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal MIN_VECTOR ~std_logic_vector{7~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal CLK_TIME ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
    (_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
    (_type (_internal ~std_logic_vector{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(2)(1))(_sensitivity(14)(20)(2)(1)(11)(10))(_read(19)))))
      (TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
      (line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(11)(10)))))
      (line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(11)(10)(12)(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 77 65 78 85 65 76 )
    (77 111 100 117 108 32 100 101 32 102 117 110 99 116 105 111 110 97 114 101 32 101 115 116 101 32 65 85 84 79 77 65 84 )
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
  )
  (_model . ARC_08 4 -1
  )
)
I 000047 55 2618          1527595961657 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
  (_version v33)
  (_time 1527595961656 2018.05.29 15:12:41)
  (_source (\./src/Countdown_with_vector.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1526389828977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2)))(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal TIMP2 ~std_logic_vector{6~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal seconds ~std_logic_vector{6~downto~0}~122 0 11 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal minutes ~std_logic_vector{6~downto~0}~124 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal hours ~std_logic_vector{6~downto~0}~126 0 13 (_entity (_inout ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 3 3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 )
  )
  (_model . ARC_07 1 -1
  )
)
I 000047 55 1109          1527595967687 ARH_13
(_unit VHDL (div 0 7 (arh_13 0 12 ))
  (_version v33)
  (_time 1527595967686 2018.05.29 15:12:47)
  (_source (\./src/Divdefrec.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527594710106)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal clk1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_variable (_internal a ~extSTD.STANDARD.INTEGER 0 15 (_process 0 ((i 0)))))
    (_variable (_internal b ~extieee.std_logic_1164.std_logic 0 16 (_process 0 ((i 2)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH_13 1 -1
  )
)
I 000047 55 4836          1527596095652 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
  (_version v33)
  (_time 1527596095651 2018.05.29 15:14:55)
  (_source (\./src/Afis.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters )
  (_entity
    (_time 1527592546289)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal minu ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal hr ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anod ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal catod ~std_logic_vector{7~downto~0}~124 0 11 (_entity (_out ))))
    (_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
    (_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal segs ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7{7~downto~4}~135 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 4))))))
    (_type (_internal ~std_logic_vector{7{3~downto~0}~136 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_static
    (2 3 3 3 )
    (3 2 3 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (2 3 3 3 2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 3 3 )
  )
  (_model . ARH_12 1 -1
  )
)
I 000047 55 1083          1527597686683 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527597686684 2018.05.29 15:41:26)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 030454050955511506561a58540507050a04050507)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 15095         1527598057406 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527598057407 2018.05.29 15:47:37)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2277252621747434232523263678762520242b25212526)
	(_entity
		(_time 1527598057375)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_implicit)
			(_port
				((minu)(minu))
				((hr)(hr))
				((clk)(clk))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(1)(2))(_sensitivity(14)(20)(1)(2)(10)(11))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(10)(11)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 15095         1527598077550 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527598077551 2018.05.29 15:47:57)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfc8ce9a989999d9cec8cecbdb959bc8cdc9c6c8ccc8cb)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_implicit)
			(_port
				((minu)(minu))
				((hr)(hr))
				((clk)(clk))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(1)(2))(_sensitivity(14)(20)(1)(2)(10)(11))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(10)(11)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 902           1527598082658 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1527598082659 2018.05.29 15:48:02)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c09691969394d193c5d69e90c2c3c2cdc290c290)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1337          1527598082783 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1527598082784 2018.05.29 15:48:02)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 41444543451646574514521a144740464347444417)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 977           1527598082894 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1527598082895 2018.05.29 15:48:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aeaaaaf9a8f9fbb9abafb7f5fda8ababf8a9ada9ab)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1527598082906 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1527598082907 2018.05.29 15:48:02)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bebbb9ebe9e9efa9bcbcaee4eeb8edb8bfb9bcb8bb)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1537          1527598082970 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1527598082971 2018.05.29 15:48:02)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcf8f2acfaababeaf8ffeca6a8fbfefaf9f9aafbff)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 15095         1527598083156 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527598083157 2018.05.29 15:48:03)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b8bcb3ecb1eeeeaeb9bfb9bcace2ecbfbabeb1bfbbbfbc)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_implicit)
			(_port
				((minu)(minu))
				((hr)(hr))
				((clk)(clk))
				((anod)(anod))
				((catod)(catod))
			)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(1)(2)(23)(25)(27))(_sensitivity(1)(2)(10)(11)(14)(20))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(10)(11)(27)(28)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(3)(29)(30)(31))(_read(6)(10)(11)(12)(13)(15)(19)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1237          1527598083251 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1527598083252 2018.05.29 15:48:03)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 16131b11154116011741034d451017111211131114)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1240          1527598083330 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1527598083331 2018.05.29 15:48:03)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 64616b64693234726032253e346362626d63606261)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2036          1527598083408 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1527598083409 2018.05.29 15:48:03)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b6bfe6b5e5e5a4e0e7a6e8e7b4b7b4b1b4e4b4b6)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2028          1527598083517 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1527598083518 2018.05.29 15:48:03)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1b4d181f494e09494c0b454a19491818194a1a49)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2778          1527598083611 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
	(_version v98)
	(_time 1527598083612 2018.05.29 15:48:03)
	(_source (\./src/Afis.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7d792d7c2f2a206a797d3b262e7b7c7b7b7b747a7e)
	(_entity
		(_time 1527598083609)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal segs ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529026 )
		(50528771 )
		(50463491 )
		(33751811 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50529026 50463234 )
	)
	(_model . ARH_12 1 -1
	)
)
I 000047 55 1083          1527598083705 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527598083706 2018.05.29 15:48:03)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dbdf8e89808d89cdde8ec2808cdddfddd2dcdddddf)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 14989         1527598090875 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527598090876 2018.05.29 15:48:10)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dfddda8d888989c9ded8dedbcb858bd8ddd9d6d8dcd8db)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(1)(2))(_sensitivity(14)(20)(1)(2)(10)(11))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(10)(11)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 902           1527598692647 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1527598692648 2018.05.29 15:58:12)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9495c59bc6c3c481c39586cec09293929d92c092c0)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1337          1527598692725 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1527598692726 2018.05.29 15:58:12)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e2e2e4b1e5b5e5f4e6b7f1b9b7e4e3e5e0e4e7e7b4)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 977           1527598692773 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1527598692774 2018.05.29 15:58:12)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 11101416434644061410084a421714144716121614)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1527598692777 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1527598692778 2018.05.29 15:58:12)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11111717124640061313014b411742171016131714)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1537          1527598692834 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1527598692835 2018.05.29 15:58:12)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4e404d4c1818594b4c5f151b484d494a4a19484c)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 14989         1527598692881 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527598692882 2018.05.29 15:58:12)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7e7f7b7f2a2828687f797f7a6a242a797c7877797d797a)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(1)(2)(23)(25)(27))(_sensitivity(1)(2)(10)(11)(14)(20))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(10)(11)(27)(28)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(3)(29)(30)(31))(_read(6)(10)(11)(12)(13)(15)(19)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1237          1527598692943 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1527598692944 2018.05.29 15:58:12)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bdbdbfe9eceabdaabceaa8e6eebbbcbab9bab8babf)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1240          1527598692990 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1527598692991 2018.05.29 15:58:12)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ecececbfb6babcfae8baadb6bcebeaeae5ebe8eae9)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2036          1527598693037 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1527598693038 2018.05.29 15:58:13)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b1a181c4c4c4c0d494e0f414e1d1e1d181d4d1d1f)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2028          1527598693084 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1527598693085 2018.05.29 15:58:13)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 49484d4b161f185f1f1a5d131c4f1f4e4e4f1c4c1f)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2778          1527598693178 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
	(_version v98)
	(_time 1527598693179 2018.05.29 15:58:13)
	(_source (\./src/Afis.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a6a1f0a6f0fab0a3a7e1fcf4a1a6a1a1a1aea0a4)
	(_entity
		(_time 1527598083608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal segs ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529026 )
		(50528771 )
		(50463491 )
		(33751811 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50529026 50463234 )
	)
	(_model . ARH_12 1 -1
	)
)
I 000047 55 1083          1527598693256 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527598693257 2018.05.29 15:58:13)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f4f6a5f9a3a7e3f0a0ecaea2f3f1f3fcf2f3f3f1)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 1083          1527608588142 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527608588143 2018.05.29 18:43:08)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d1d782d98682c6d585c98b87d6d4d6d9d7d6d6d4)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 902           1527671020944 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1527671020945 2018.05.30 12:03:40)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfaa0adffaaade8aafcefa7a9fbfafbf4fba9fba9)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1337          1527671021742 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1527671021743 2018.05.30 12:03:41)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a1c4d1d4e4d1d0c1e4f09414f1c1b1d181c1f1f4c)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 977           1527671021820 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1527671021821 2018.05.30 12:03:41)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 686f3f68333f3d7f6d6971333b6e6d6d3e6f6b6f6d)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1527671021824 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1527671021825 2018.05.30 12:03:41)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686e3c69623f397f6a6a7832386e3b6e696f6a6e6d)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1537          1527671021910 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1527671021911 2018.05.30 12:03:41)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b1ebe2e5e1e1a0b2b5a6ece2b1b4b0b3b3e0b1b5)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 14989         1527671022091 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527671022092 2018.05.30 12:03:42)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 717627707127276770767075652b257673777876727675)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(1)(2)(23)(25)(27))(_sensitivity(1)(2)(10)(11)(14)(20))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(10)(11)(27)(28)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(3)(29)(30)(31))(_read(6)(10)(11)(12)(13)(15)(19)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1237          1527671022254 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1527671022255 2018.05.30 12:03:42)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1b4f1a4c4a1d0a1c4a08464e1b1c1a191a181a1f)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1240          1527671022389 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1527671022390 2018.05.30 12:03:42)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9a9cca95c2ccca8c9eccdbc0ca9d9c9c939d9e9c9f)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2036          1527671022542 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1527671022543 2018.05.30 12:03:42)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 37333332356060216562236d623132313431613133)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2028          1527671022685 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1527671022686 2018.05.30 12:03:42)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c3c7c096969592d59590d79996c595c4c4c596c695)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2778          1527671022808 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
	(_version v98)
	(_time 1527671022809 2018.05.30 12:03:42)
	(_source (\./src/Afis.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4044404246171d574440061b134641464646494743)
	(_entity
		(_time 1527598083608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal segs ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529026 )
		(50528771 )
		(50463491 )
		(33751811 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50529026 50463234 )
	)
	(_model . ARH_12 1 -1
	)
)
I 000047 55 1083          1527671022944 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527671022945 2018.05.30 12:03:42)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cdc9c898909b9fdbc898d4969acbc9cbc4cacbcbc9)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 902           1527671208333 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1527671208334 2018.05.30 12:06:48)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbabaaabffacabeeacfae9a1affdfcfdf2fdaffdaf)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
I 000047 55 1337          1527671208490 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1527671208491 2018.05.30 12:06:48)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98c99d9795cf9f8e9ccd8bc3cd9e999f9a9e9d9dce)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
I 000047 55 977           1527671208671 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1527671208672 2018.05.30 12:06:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 441440461313115341455d1f174241411243474341)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
I 000047 55 925           1527671208677 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1527671208678 2018.05.30 12:06:48)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 530254515204024451514309035500555254515556)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
I 000047 55 1537          1527671208920 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1527671208921 2018.05.30 12:06:48)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6e3f3b3e6969283a3d2e646a393c383b3b68393d)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 14989         1527671209141 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527671209142 2018.05.30 12:06:49)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1848121f114e4e0e191f191c0c424c1f1a1e111f1b1f1c)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(1)(2)(23)(25)(27))(_sensitivity(1)(2)(10)(11)(14)(20))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(10)(11)(27)(28)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(3)(29)(30)(31))(_read(6)(10)(11)(12)(13)(15)(19)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1237          1527671209306 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1527671209307 2018.05.30 12:06:49)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c495c991c593c4d3c593d19f97c2c5c3c0c3c1c3c6)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
I 000047 55 1240          1527671209421 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1527671209422 2018.05.30 12:06:49)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 326365373964622436647368623534343b35363437)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
I 000047 55 2036          1527671209577 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1527671209578 2018.05.30 12:06:49)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ce9e9b9b9e9999d89c9bda949bc8cbc8cdc898c8ca)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
I 000047 55 2028          1527671209732 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1527671209733 2018.05.30 12:06:49)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6a3a3b6a6d3c3b7c3c397e303f6c3c6d6d6c3f6f3c)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
I 000047 55 2778          1527671209898 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
	(_version v98)
	(_time 1527671209899 2018.05.30 12:06:49)
	(_source (\./src/Afis.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 1646441116414b011216504d4510171010101f1115)
	(_entity
		(_time 1527598083608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal segs ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529026 )
		(50528771 )
		(50463491 )
		(33751811 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50529026 50463234 )
	)
	(_model . ARH_12 1 -1
	)
)
I 000047 55 1083          1527671209974 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527671209975 2018.05.30 12:06:49)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 540403575902064251014d0f035250525d53525250)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
V 000047 55 902           1527671356885 ARC_00
(_unit VHDL (mod_regim 0 6 (arc_00 0 12 ))
	(_version v98)
	(_time 1527671356886 2018.05.30 12:09:16)
	(_source (\./src/Selectare_Regim.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e3b3b3b3d696e2b693f2c646a38393837386a386a)
	(_entity
		(_time 1526208568492)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_00 1 -1
	)
)
V 000047 55 1337          1527671356972 ARC_06
(_unit VHDL (selectare_mod_automat 0 6 (arc_06 0 13 ))
	(_version v98)
	(_time 1527671356973 2018.05.30 12:09:16)
	(_source (\./src/Selectare_mod_automat.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9c98ce93cacb9b8a98c98fc7c99a9d9b9e9a9999ca)
	(_entity
		(_time 1526212031387)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_inout (_string \"000"\)))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(2)(3))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131587 )
		(197122 )
		(131586 )
		(197379 )
	)
	(_model . ARC_06 1 -1
	)
)
V 000047 55 977           1527671357104 ARC_01
(_unit VHDL (clatire_suplimentara 0 6 (arc_01 0 21 ))
	(_version v98)
	(_time 1527671357105 2018.05.30 12:09:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 191c481e434e4c0e1c1800424a1f1c1c4f1e1a1e1c)
	(_entity
		(_time 1526216292902)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_01 1 -1
	)
)
V 000047 55 925           1527671357113 ARC_02
(_unit VHDL (prespalare 0 15 (arc_02 0 35 ))
	(_version v98)
	(_time 1527671357114 2018.05.30 12:09:17)
	(_source (\./src/Comenzi_de_selectare_regim_manual.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 292d7b2c227e783e2b2b3973792f7a2f282e2b2f2c)
	(_entity
		(_time 1526216300434)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_02 1 -1
	)
)
V 000047 55 1537          1527671357275 ARC_03
(_unit VHDL (incepere_spalare 0 5 (arc_03 0 13 ))
	(_version v98)
	(_time 1527671357276 2018.05.30 12:09:17)
	(_source (\./src/Ready.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5c09e90959292d3c1c6d59f91c2c7c3c0c093c2c6)
	(_entity
		(_time 1526207813940)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 8 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~12 0 8 (_entity (_in ((i 0))))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 9 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal VITEZA ~INTEGER~range~800~to~1200~12 0 9 (_entity (_in ((i 801))))))
		(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_03 1 -1
	)
)
I 000047 55 14989         1527671357442 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527671357443 2018.05.30 12:09:17)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 717421707127276770767075652b257673777876727675)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(1)(2)(23)(25)(27))(_sensitivity(1)(2)(10)(11)(14)(20))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(10)(11)(27)(28)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(3)(29)(30)(31))(_read(6)(10)(11)(12)(13)(15)(19)(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
V 000047 55 1237          1527671357576 ARC_04
(_unit VHDL (temperatura 0 6 (arc_04 0 13 ))
	(_version v98)
	(_time 1527671357577 2018.05.30 12:09:17)
	(_source (\./src/Manual_selectare_temperatura.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code eeeab9bdbeb9eef9efb9fbb5bde8efe9eae9ebe9ec)
	(_entity
		(_time 1526211617944)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 10 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 10 (_entity (_inout ((i 0))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(4))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_04 1 -1
	)
)
V 000047 55 1240          1527671357664 ARC_05
(_unit VHDL (viteza 0 6 (arc_05 0 13 ))
	(_version v98)
	(_time 1527671357665 2018.05.30 12:09:17)
	(_source (\./src/Manual_selectare_viteza.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 4c481e4e161a1c5a481a0d161c4b4a4a454b484a49)
	(_entity
		(_time 1526211776462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 10 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 10 (_entity (_inout ((i 801))))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . ARC_05 1 -1
	)
)
V 000047 55 2036          1527671357763 ARC_11
(_unit VHDL (decod 0 4 (arc_11 0 9 ))
	(_version v98)
	(_time 1527671357764 2018.05.30 12:09:17)
	(_source (\./src/Decodificator.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9acf9fea5fefebffbfcbdf3fcafacafaaafffafad)
	(_entity
		(_time 1526373961559)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~12 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33751554 )
		(33686018 50528770 )
		(33686018 33686274 )
		(33686018 50463490 )
		(33686018 33751810 )
		(33686018 50529026 )
		(33686018 33686019 )
		(33686018 50463235 )
		(50463234 33686018 )
		(50463234 50463234 )
		(50463234 33751554 )
		(50463234 50528770 )
		(50463234 33686274 )
		(50463234 50463490 )
		(50463234 33751810 )
		(50463234 50529026 )
		(50463234 33686019 )
		(50463234 50463235 )
		(33751554 33686018 )
		(33751554 50463234 )
		(33751554 33751554 )
		(33751554 50528770 )
		(33751554 33686274 )
		(33751554 50463490 )
		(33751554 33751810 )
		(33751554 50529026 )
		(33751554 33686019 )
		(33751554 50463235 )
		(50528770 33686018 )
		(50528770 50463234 )
		(50528770 33751554 )
		(50528770 50528770 )
		(50528770 33686274 )
		(50528770 50463490 )
		(50528770 33751810 )
		(50528770 50529026 )
		(50528770 33686019 )
		(50528770 50463235 )
	)
	(_model . ARC_11 1 -1
	)
)
V 000047 55 2028          1527671357891 ARC_07
(_unit VHDL (countdown_vector 0 6 (arc_07 0 17 ))
	(_version v98)
	(_time 1527671357892 2018.05.30 12:09:17)
	(_source (\./src/Countdown_with_vector.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26237022767077307075327c732070212120732370)
	(_entity
		(_time 1526373726903)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ((i 2)))(_event))))
		(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~122 0 11 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~124 0 12 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~126 0 13 (_entity (_inout ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 131586 )
		(33686018 197122 )
		(50529026 197378 )
		(50463490 131586 )
		(33751810 131842 )
		(50529026 131587 )
		(33686019 131843 )
		(50463234 131842 )
	)
	(_model . ARC_07 1 -1
	)
)
V 000047 55 2778          1527671358089 ARH_12
(_unit VHDL (afisor 0 5 (arh_12 0 15 ))
	(_version v98)
	(_time 1527671358090 2018.05.30 12:09:18)
	(_source (\./src/Afis.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f1f4a5a1f6a6ace6f5f1b7aaa2f7f0f7f7f7f8f6f2)
	(_entity
		(_time 1527598083608)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_signal (_internal clk_div ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
		(_signal (_internal minu_idx ~extSTD.STANDARD.BIT 0 17 (_architecture (_uni ((i 0))))))
		(_signal (_internal hr_idx ~extSTD.STANDARD.BIT 0 18 (_architecture (_uni ((i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal segs ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_architecture (_uni (_string \"11111111"\)))))
		(_process
			(line__22(_architecture 0 0 22 (_process (_simple)(_target(5)(6)(7)(8)(3)(4))(_sensitivity(2))(_read(5)(6)(7)(8)(0(d_3_0))(0(d_7_4))(1(d_3_0))(1(d_7_4))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(50529026 )
		(50528771 )
		(50463491 )
		(33751811 )
		(33686018 50528770 )
		(50463235 50529027 )
		(33751554 50463490 )
		(33686018 50463491 )
		(50463235 50463235 )
		(33686274 50463235 )
		(33686274 50463234 )
		(50463234 50529027 )
		(33686018 50463234 )
		(33686018 50463235 )
		(50529027 50529027 )
		(50529026 50463234 )
	)
	(_model . ARH_12 1 -1
	)
)
I 000047 55 1083          1527671358187 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527671358188 2018.05.30 12:09:18)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4a1d4d10191d594a1a561418494b49464849494b)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(2)(3)(1))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 1083          1527671380358 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527671380359 2018.05.30 12:09:40)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe4eab8b0bdb9fdeebef2b0bcedefede2ecededef)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
V 000047 55 14989         1527671391484 ARC_08
(_unit VHDL (caracteristici_spalare 0 7 (arc_08 0 26 ))
	(_version v98)
	(_time 1527671391485 2018.05.30 12:09:51)
	(_source (\./src/Modul_principal_de_lucru.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 603562606136367661676164743a346762666967636764)
	(_entity
		(_time 1527598057374)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(MOD_REGIM
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(CLATIRE_SUPLIMENTARA
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(PRESPALARE
			(_object
				(_port (_internal S ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal YN ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
			)
		)
		(div
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_in ))))
				(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
			)
		)
		(TEMPERATURA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal TEMP ~INTEGER~range~0~to~90~131 0 66 (_entity (_inout ((i 0))))))
			)
		)
		(VITEZA
			(_object
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal RPM ~INTEGER~range~800~to~1200~132 0 73 (_entity (_inout ((i 801))))))
			)
		)
		(SELECTARE_MOD_AUTOMAT
			(_object
				(_port (_internal AM ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_entity (_inout (_string \"000"\)))))
			)
		)
		(INCEPERE_SPALARE
			(_object
				(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal REGIM_SELECTAT ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal PRESPALARE ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_port (_internal TEMPERATURA ~INTEGER~range~0~to~90~135 0 86 (_entity (_in ((i 0))))))
				(_port (_internal VITEZA ~INTEGER~range~800~to~1200~136 0 87 (_entity (_in ((i 801))))))
				(_port (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_out ))))
			)
		)
		(COUNTDOWN_VECTOR
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 2))))))
				(_port (_internal ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 2))))))
				(_port (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_entity (_in ))))
				(_port (_internal seconds ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_entity (_inout ))))
				(_port (_internal minutes ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_entity (_inout ))))
				(_port (_internal hours ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_entity (_inout ))))
			)
		)
		(DECOD
			(_object
				(_port (_internal Intrare ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_entity (_in ))))
				(_port (_internal Iesire ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_entity (_out ))))
			)
		)
		(afisor
			(_object
				(_port (_internal minu ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_entity (_in ))))
				(_port (_internal hr ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ))))
				(_port (_internal anod ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_entity (_out ))))
				(_port (_internal catod ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation C0 0 128 (_component MOD_REGIM )
		(_port
			((S)(SEL_REGIM))
			((START)(START))
			((AM)(REGIM))
		)
		(_use (_entity . MOD_REGIM)
		)
	)
	(_instantiation C1 0 129 (_component CLATIRE_SUPLIMENTARA )
		(_port
			((S)(CLATIRE))
			((START)(START))
			((YN)(CLATIRE_SELECTATA))
		)
		(_use (_entity . CLATIRE_SUPLIMENTARA)
		)
	)
	(_instantiation C2 0 130 (_component PRESPALARE )
		(_port
			((S)(PRESP))
			((START)(START))
			((YN)(PRESPALARE_SELECTATA))
		)
		(_use (_entity . PRESPALARE)
		)
	)
	(_instantiation C22 0 131 (_component div )
		(_port
			((clk)(CLK))
			((clk1)(CLK_TIME))
		)
		(_use (_entity . div)
		)
	)
	(_instantiation C3 0 132 (_component TEMPERATURA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE0))
			((REGIM)(REGIM))
			((START)(START))
			((TEMP)(TEMP_M))
		)
		(_use (_entity . TEMPERATURA)
		)
	)
	(_instantiation C4 0 133 (_component VITEZA )
		(_port
			((CLK)(CLK))
			((ENABLE)(ENABLE1))
			((REGIM)(REGIM))
			((START)(START))
			((RPM)(RPM_M))
		)
		(_use (_entity . VITEZA)
		)
	)
	(_instantiation C5 0 134 (_component SELECTARE_MOD_AUTOMAT )
		(_port
			((AM)(REGIM))
			((START)(START))
			((CLK)(CLK))
			((MOD_SPALARE)(MOD_SPALARE))
		)
		(_use (_entity . SELECTARE_MOD_AUTOMAT)
		)
	)
	(_instantiation C6 0 135 (_component INCEPERE_SPALARE )
		(_port
			((USA)(STARE_USA))
			((START)(START))
			((REGIM_SELECTAT)(REGIM))
			((CLATIRE)(CLATIRE_SELECTATA))
			((PRESPALARE)(PRESPALARE_SELECTATA))
			((TEMPERATURA)(TEMP))
			((VITEZA)(RPM))
			((READY)(READY))
		)
		(_use (_entity . INCEPERE_SPALARE)
		)
	)
	(_instantiation C7 0 136 (_component COUNTDOWN_VECTOR )
		(_port
			((clk)(CLK_TIME))
			((ENABLE)(READY))
			((TIMP2)(TIMP2))
			((seconds)(SEC))
			((minutes)(MIN))
			((hours)(HR))
		)
		(_use (_entity . COUNTDOWN_VECTOR)
		)
	)
	(_instantiation C8 0 137 (_component DECOD )
		(_port
			((Intrare)(MIN))
			((Iesire)(MIN_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C9 0 138 (_component DECOD )
		(_port
			((Intrare)(HR))
			((Iesire)(HR_VECTOR))
		)
		(_use (_entity . DECOD)
		)
	)
	(_instantiation C10 0 139 (_component afisor )
		(_port
			((minu)(MIN_VECTOR))
			((hr)(HR_VECTOR))
			((clk)(CLK))
			((anod)(ANOD))
			((catod)(CATOD))
		)
		(_use (_entity . afisor)
		)
	)
	(_object
		(_port (_internal SEL_REGIM ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal CLATIRE ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_inout ))))
		(_port (_internal PRESP ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_inout ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ENABLE0 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ENABLE1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal USA ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal START ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal ANOD ~STD_LOGIC_VECTOR{3~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal CATOD ~STD_LOGIC_VECTOR{7~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal CLATIRE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_inout ))))
		(_port (_internal PRESPALARE_SELECTATA ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~0~to~90~12 0 21 (_scalar (_to (i 0)(i 90)))))
		(_port (_internal TEMP ~INTEGER~range~0~to~90~12 0 21 (_entity (_inout ))))
		(_type (_internal ~INTEGER~range~800~to~1200~12 0 22 (_scalar (_to (i 800)(i 1200)))))
		(_port (_internal RPM ~INTEGER~range~800~to~1200~12 0 22 (_entity (_inout ))))
		(_signal (_internal REGIM ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal FINISH ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_AL ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal APA_EVC ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 2))))))
		(_signal (_internal STARE_USA ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_signal (_internal READY ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal MOD_SPALARE ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal TEMP_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_signal (_internal RPM_M ~extSTD.STANDARD.INTEGER 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~13 0 34 (_scalar (_to (i 0)(i 90)))))
		(_signal (_internal TEMP_A ~INTEGER~range~0~to~90~13 0 34 (_architecture (_uni ((i 0))))))
		(_type (_internal ~INTEGER~range~15~to~90~13 0 35 (_scalar (_to (i 15)(i 90)))))
		(_signal (_internal TEMP_CURENTA ~INTEGER~range~15~to~90~13 0 35 (_architecture (_uni ((i 15))))))
		(_type (_internal ~INTEGER~range~800~to~1200~13 0 36 (_scalar (_to (i 800)(i 1200)))))
		(_signal (_internal RPM_A ~INTEGER~range~800~to~1200~13 0 36 (_architecture (_uni ((i 801))))))
		(_type (_internal ~INTEGER~range~0~to~1200~13 0 37 (_scalar (_to (i 0)(i 1200)))))
		(_signal (_internal RPM_CURENT ~INTEGER~range~0~to~1200~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~40~to~1000~13 0 38 (_scalar (_to (i 40)(i 1000)))))
		(_signal (_internal TIMP ~INTEGER~range~40~to~1000~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal TIMP2 ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal SEC ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal MIN ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal HR ~STD_LOGIC_VECTOR{6~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal HR_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal MIN_VECTOR ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal CLK_TIME ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~90~131 0 66 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~132 0 73 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~134 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~INTEGER~range~0~to~90~135 0 86 (_scalar (_to (i 0)(i 90)))))
		(_type (_internal ~INTEGER~range~800~to~1200~136 0 87 (_scalar (_to (i 800)(i 1200)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 97 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1316 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 105 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__141(_architecture 0 0 141 (_process (_simple)(_target(23)(25)(27)(1)(2))(_sensitivity(14)(20)(1)(2)(10)(11))(_monitor)(_read(19)))))
			(TEMP_RPM(_architecture 1 0 200 (_process (_simple)(_target(12)(13))(_sensitivity(21)(22)(23)(25))(_read(14)))))
			(line__211(_architecture 2 0 211 (_process (_simple)(_target(28))(_sensitivity(27)(28)(10)(11)))))
			(line__216(_architecture 3 0 216 (_process (_simple)(_target(15)(16)(17)(18)(24)(26))(_sensitivity(29)(30)(31)(3))(_read(15)(19)(24)(6)(10)(11)(12)(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1095573605 1279350094 )
		(1969516365 1701060716 1853187616 1869182051 1701994862 1953719584 1430331493 1095585620 84 )
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(33686018 131586 )
	)
	(_model . ARC_08 4 -1
	)
)
I 000047 55 1083          1527672855502 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527672855503 2018.05.30 12:34:15)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30373c35396662263565296b673634363937363634)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 1083          1527673917243 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527673917244 2018.05.30 12:51:57)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a4f0f1a9f0f4b0a3f3bffdf1a0a2a0afa1a0a0a2)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
I 000047 55 1083          1527673977719 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527673977720 2018.05.30 12:52:57)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadfd988828c88ccdf8fc3818ddcdedcd3dddcdcde)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
V 000047 55 1083          1527674128919 ARH_13
(_unit VHDL (div 0 5 (arh_13 0 12 ))
	(_version v98)
	(_time 1527674128920 2018.05.30 12:55:28)
	(_source (\./src/Divdefrec.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7e707c7f22282c687b2b672529787a78777978787a)
	(_entity
		(_time 1527597668747)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clk1 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_signal (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ((i 2))))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_simple)(_target(1)(2)(3))(_sensitivity(0))(_read(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . ARH_13 1 -1
	)
)
