Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /media/shared/share/ISE/P6/mips_txt_isim_beh.exe -prj /media/shared/share/ISE/P6/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/media/shared/share/ISE/P6/v/splitter.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/Reg_M.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/Reg_F.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/Reg_E.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/Reg_D.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/PC.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/MD.v" into library work
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/MD.v" Line 86: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/MD.v" Line 87: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/media/shared/share/ISE/P6/v/GRF.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/Extender.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/CU.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/v/ALU.v" into library work
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/ALU.v" Line 58: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/media/shared/share/ISE/P6/v/mips.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P6/mips_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/ALU.v" Line 58: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/MD.v" Line 86: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/shared/share/ISE/P6/v/MD.v" Line 87: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 83300 KB
Fuse CPU Usage: 1660 ms
Compiling module PC
Compiling module Reg_F
Compiling module splitter
Compiling module CU
Compiling module GRF
Compiling module Extender
Compiling module Reg_D
Compiling module ALU
Compiling module MD
Compiling module Reg_E
Compiling module Reg_M
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable /media/shared/share/ISE/P6/mips_txt_isim_beh.exe
Fuse Memory Usage: 90328 KB
Fuse CPU Usage: 1850 ms
GCC CPU Usage: 3870 ms
