DMA_LOOP_DATA_GEN_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_DATA_GEN_0_0/sim/DMA_LOOP_DATA_GEN_0_0.v,
DMA_LOOP_M_AXI_LITE_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_M_AXI_LITE_0_0/sim/DMA_LOOP_M_AXI_LITE_0_0.v,
DMA_LOOP_PL_BRAM_WR_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_PL_BRAM_WR_0_0/sim/DMA_LOOP_PL_BRAM_WR_0_0.v,
DMA_LOOP_RGB565_888_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_RGB565_888_0_0/sim/DMA_LOOP_RGB565_888_0_0.v,
DMA_LOOP_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_axi_bram_ctrl_0_0/sim/DMA_LOOP_axi_bram_ctrl_0_0.vhd,
DMA_LOOP_axi_dma_0_1.vhd,vhdl,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_axi_dma_0_1/sim/DMA_LOOP_axi_dma_0_1.vhd,
DMA_LOOP_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_blk_mem_gen_0_0/sim/DMA_LOOP_blk_mem_gen_0_0.v,
DMA_LOOP_c_shift_ram_0_0.vhd,vhdl,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_c_shift_ram_0_0/sim/DMA_LOOP_c_shift_ram_0_0.vhd,
DMA_LOOP_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_util_vector_logic_0_0/sim/DMA_LOOP_util_vector_logic_0_0.v,
DMA_LOOP_vio_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_vio_0_0/sim/DMA_LOOP_vio_0_0.v,
DMA_LOOP_VID_AXIS_0_0.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/ip/DMA_LOOP_VID_AXIS_0_0/sim/DMA_LOOP_VID_AXIS_0_0.v,
DMA_LOOP.v,verilog,xil_defaultlib,../../../bd/DMA_LOOP/sim/DMA_LOOP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
