<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>TTBR1_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">TTBR1_EL2, Translation Table Base Register 1 (EL2)</h1><p>The TTBR1_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the EL2&amp;0 translation regime, and other information for this translation regime.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 0, the contents of this register are ignored by the PE, except for a direct read or write of the register.</p>
          </div>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Virtual memory control registers functional group.</li></ul><h2>Configuration</h2>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><p>This register is introduced in ARMv8.1.</p><h2>Attributes</h2>
          <p>TTBR1_EL2 is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The TTBR1_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#ASID">ASID</a></td><td class="lr" colspan="16"><a href="#BADDR">BADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="31"><a href="#BADDR">BADDR</a></td><td class="lr">0</td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>Any of the fields in this register are permitted to be cached in a TLB.</p>
          </div><h4 id="ASID">ASID, bits [63:48]
                  </h4>
              <p>An ASID for the translation table base address. The <a href="AArch64-tcr_el2.html">TCR_EL2</a>.A1 field selects either TTBR0_EL2.ASID or TTBR1_EL2.ASID.</p>
            
              <p>If the implementation has only 8 bits of ASID, then the upper 8 bits of this field are <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BADDR">BADDR, bits [47:1]
                  </h4>
              <p>Translation table base address, A[47:x] or A[51:x], bits[47:1]. </p>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    Translation table base addresses of 52 bits, A[51:x], are supported only in an implementation that includes <span class="xref">ARMv8.2-LPA</span> and is using the 64KB translation granule.
                  </li>
                  <li>
                    A translation table must be aligned to the size of the table, except that when using a translation table base address larger than 48 bits the minimum alignment of a table containing fewer than eight entries is 64 bytes.
                  </li>
                </ul>
              </div>
            
              <p>In an implementation that includes <span class="xref">ARMv8.2-LPA</span>, if the value of <a href="AArch64-tcr_el2.html">TCR_EL2</a>.{I}PS is <span class="binarynumber">110</span>, then:</p>
            
              <ul>
                <li>
                  Register bits[47:z] hold bits[47:z] of the stage 1 translation table base address, where z is determined as follows: <ul><li>If x &gt;= 6 then z=x.</li><li>Otherwise, z=6.</li></ul>
                </li>
                <li>
                  Register bits[5:2] hold bits[51:48] of the stage 1 translation table base address.
                </li>
                <li>
                  When z&gt;x register bits[(z-1):x] are <span class="arm-defined-word">RES0</span>, and bits[(z-1):x] of the translation table base address are zero.
                </li>
                <li>
                  When x&gt;6  register bits[(x-1):6] are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  Register bit[1] is <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  Bits[5:2] of the stage 1 translation table base address are zero.
                </li>
                <li>
                  In an implementation that includes <span class="xref">ARMv8.2-TTCNP</span> bit[0] of the stage 1 translation table base address is zero.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>In an implementation that includes <span class="xref">ARMv8.2-LPA</span> a <a href="AArch64-tcr_el2.html">TCR_EL2</a>.IPS value of <span class="binarynumber">110</span>, that selects an OA size of 52 bits, is permitted only when using the 64KB translation granule.</p>
              </div>
            
              <p>When the value of <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.PARange indicates that the implementation does not support a 52 bit PA size, if a translation table lookup uses this register with the 64KB translation granule when the value of <a href="AArch64-tcr_el2.html">TCR_EL2</a>.IPS  is <span class="binarynumber">110</span> and the value of register bits[5:2] is nonzero it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether an Address size fault is generated, but ARM deprecates not generating an Address size fault.</p>
            
              <p>If the <span class="xref">Effective value</span> of <a href="AArch64-tcr_el2.html">TCR_EL2</a>.IPS is not <span class="binarynumber">110</span> then: </p>
            
              <ul>
                <li>
                  Register bits[47:x] hold bits[47:x] of the stage 1 translation table base address.
                </li>
                <li>
                  Register bits[(x-1):1] are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  If the implementation supports 52-bit PAs and IPAs then bits[51:49] of the translation table base addresses used in this stage of translation are <span class="binarynumber">0b0000</span>.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This definition applies:</p>
                <ul>
                  <li>
                    To an implementation that includes <span class="xref">ARMv8.2-LPA</span> and is using a translation granule smaller than 64KB.
                  </li>
                  <li>
                    To any implementation that does not include <span class="xref">ARMv8.2-LPA</span>.
                  </li>
                </ul>
              </div>
            
              <p>If any TTBR1_EL2[47:0] bit that is defined as <span class="arm-defined-word">RES0</span> has the value 1 when a translation table walk is performed using  TTBR1_EL2, then the translation table base address might be misaligned, with effects that are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and must be one of the following:</p>
            
              <ul>
                <li>
                  Bits[x-1:0] of the translation table base address are treated as if all the bits are zero. The value read back from the corresponding register bits is either the value written to the register or zero.
                </li>
                <li>
                  The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.
                </li>
              </ul>
            
              <p>The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of <a href="AArch64-tcr_el2.html">TCR_EL2</a>.T1SZ, the stage of translation, and the translation granule size.</p>
            <h4 id="0">
                Bit [0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the TTBR1_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>TTBR1_EL2</td><td>11</td><td>100</td><td>0010</td><td>0000</td><td>001</td></tr><tr><td>TTBR1_EL1</td><td>11</td><td>000</td><td>0010</td><td>0000</td><td>001</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;systemreg&gt;
      </th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>TTBR1_EL2</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td>TTBR1_EL2</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>TTBR1_EL2</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>TTBR1_EL2</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>TTBR1_EL2</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>TTBR1_EL1</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td><td>
        n/a
      </td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td></tr><tr><td>TTBR1_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td></tr><tr><td>TTBR1_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td></tr><tr><td>TTBR1_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td><td>RW</td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td></tr><tr><td>TTBR1_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td><a href="AArch64-ttbr1_el1.html">
                              TTBR1_EL1
                              </a></td></tr></table>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic TTBR1_EL2 or TTBR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.</p>
          </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
