var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[31.6538, 20.2719, 13.259, 21.6366, 1.18577], "total":[167963, 226569, 587, 18, 262], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[9588, 10682, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:51 (_xLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":51}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:52 (_yLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":52}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:54 (_yFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_aLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:58 (_uZ_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.725628, 0.413858, 0.342872, 0.626613, 0.131752], "total_kernel_resources":[2976, 5859, 17, 1.5, 28], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:231)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (a.cl:236)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":236}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:234)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 98, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:231", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]]}, {"name":"a.cl:234", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:231", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:234", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:258", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":258}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:231", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:231", "type":"resource", "data":[220, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:243", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":243}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 68, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 68, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 48, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:231", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]]}, {"name":"a.cl:234", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]]}, {"name":"a.cl:243", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":243}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:234", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 360, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 360, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[59, 107, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 36, 0, 0, 0]}, {"name":"a.cl:231", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]]}, {"name":"a.cl:234", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]]}, {"name":"a.cl:236", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":236}]]}, {"name":"a.cl:243", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":243}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:234", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:236", "type":"resource", "data":[44.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":236}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:247", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":247}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:249", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":249}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:253", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":253}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_uZ", "compute_units":1, "type":"function", "total_percent":[0.67747, 0.53839, 0.203769, 0.552893, 1.05402], "total_kernel_resources":[2580, 3482, 15, 16, 101], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_uX_s0_i\' (a.cl:274)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_ii\' (a.cl:279)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_j\' (a.cl:277)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_uZ.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:274", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}, {"name":"a.cl:277", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:274", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:327", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]]}]}]}, {"name":"kernel_uZ.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:274", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:274", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 3, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 3, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:274", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}, {"name":"a.cl:277", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:277", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_uZ.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[615, 770, 2, 0, 88], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[615, 770, 2, 0, 88]}]}, {"name":"Feedback", "type":"resource", "data":[41, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:274", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":274}]]}, {"name":"a.cl:277", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 13, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:277", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[12.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:317", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"a.cl", "line":317}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":16, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"a.cl:322", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[1.1312, 0.663273, 0.520658, 0.589753, 0], "total_kernel_resources":[5227, 8897, 16, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:336)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:339)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:344)", "type":"resource", "data":[7, 9, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:342)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:339", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}, {"name":"a.cl:342", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:339", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:342", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:361", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":361}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:336", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]]}, {"name":"a.cl:339", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:336", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:339", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:336", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]]}, {"name":"a.cl:339", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}, {"name":"a.cl:342", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:336", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:342", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 166, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 166, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:336", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]]}, {"name":"a.cl:339", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}, {"name":"a.cl:342", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]]}, {"name":"a.cl:344", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]]}, {"name":"a.cl:355", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":355}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:342", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":342}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[12.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":344}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:346", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":346}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:349", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":349}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:353", "type":"resource", "data":[3130, 5894, 16, 0, 0], "debug":[[{"filename":"a.cl", "line":353}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[3130, 5894, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[1.02642, 0.656718, 0.430419, 1.58496, 0], "total_kernel_resources":[5171, 7355, 43, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:68)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_ii\' (a.cl:73)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_j\' (a.cl:71)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:68", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]]}, {"name":"a.cl:71", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:68", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:71", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:83", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:68", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:68", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 35, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[24, 48, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:68", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]]}, {"name":"a.cl:71", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"a.cl:75", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:71", "type":"resource", "data":[72, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[48, 171, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 171, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[50, 68, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:68", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":68}]]}, {"name":"a.cl:71", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]]}, {"name":"a.cl:73", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:75", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:71", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:73", "type":"resource", "data":[44.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:75", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:76", "type":"resource", "data":[3040, 4299, 42, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_yFeeder", "compute_units":1, "type":"function", "total_percent":[0.452827, 0.293305, 0.187149, 0.479174, 0], "total_kernel_resources":[1286, 3198, 13, 0, 61], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_yFeeder_cycle_temp\' (a.cl:140)\\n - \'_81\' (a.cl:218)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}], [{"filename":"a.cl", "line":218}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:141 (_yFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 0, 0, 32], "debug":[[{"filename":"a.cl", "line":141}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"16 (banked on bits 2, 3, 4, 5)", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 16 reads and 16 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"kernel_yFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:141", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":141}]]}, {"name":"a.cl:144", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]]}]}]}, {"name":"kernel_yFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[197, 2079, 0, 0, 28], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[197, 2079, 0, 0, 28]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:140", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 13, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:146", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":146}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:183", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":183}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:193", "type":"resource", "data":[544, 384, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":193}]], "children":[{"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"141"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[416, 656, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]], "children":[{"name":"Load", "type":"resource", "count":16, "data":[416, 656, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"141"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:210", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":210}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:213", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":213}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_yLoader", "compute_units":1, "type":"function", "total_percent":[1.02431, 0.655665, 0.429307, 1.58496, 0], "total_kernel_resources":[5242, 7336, 43, 0, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_i\' (a.cl:94)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_j\' (a.cl:97)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_jj\' (a.cl:99)", "type":"resource", "data":[14, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_yLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[34, 163, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 63, 0, 0, 0]}, {"name":"a.cl:92", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":92}]]}, {"name":"a.cl:94", "type":"resource", "data":[0, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}, {"name":"a.cl:97", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:94", "type":"resource", "data":[201, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[71, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:128", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":128}]]}]}]}, {"name":"kernel_yLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:94", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:94", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:103", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:94", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}, {"name":"a.cl:97", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:97", "type":"resource", "data":[104.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[37, 117, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[37, 117, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[75, 86, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:103", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:104", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]]}, {"name":"a.cl:112", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]]}, {"name":"a.cl:94", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":94}]]}, {"name":"a.cl:97", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]]}, {"name":"a.cl:99", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:97", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:99", "type":"resource", "data":[44.6667, 1.66667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":99}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.666667, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:112", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[3066.83, 4299.33, 42, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:122", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":122}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":51}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:51 (_xLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":52}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:52 (_yLoader_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_yFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_aLoader_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_uZ_channel)","type":"resource"}],"data":[55,4830,41,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[124,184,0,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:231)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_ii\' (a.cl:236)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (a.cl:234)","type":"resource"},{"children":[{"count":4,"data":[156,561,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[188,561,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"33-bit Select","type":"resource"}],"data":[373,37,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"a.cl:231","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"1-bit Or","type":"resource"}],"data":[115.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"a.cl:234","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":243}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":243}]],"name":"a.cl:243","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":236}]],"name":"a.cl:236","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"a.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"a.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":253}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":253}]],"name":"a.cl:253","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2976,5859,17,1.5,28],"debug":[[{"filename":"a.cl","line":231}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[2976,5859,17,1.5,28],"total_percent":[0.725628,0.413858,0.342872,0.626613,0.131752],"type":"function"},{"children":[{"data":[104,79,13,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_i\' (a.cl:274)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_ii\' (a.cl:279)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_j\' (a.cl:277)","type":"resource"},{"children":[{"count":3,"data":[647,835,2,0,88],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[647,835,2,0,88],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"33-bit Select","type":"resource"}],"data":[341,70,0,0,0],"debug":[[{"filename":"a.cl","line":274}]],"name":"a.cl:274","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[12.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"a.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"a.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":317}]],"name":"a.cl:317","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"a.cl:322","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2580,3482,15,16,101],"debug":[[{"filename":"a.cl","line":274}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_uZ","total_kernel_resources":[2580,3482,15,16,101],"total_percent":[0.67747,0.53839,0.203769,0.552893,1.05402],"type":"function"},{"children":[{"data":[143,132,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:336)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:339)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:344)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:342)","type":"resource"},{"children":[{"count":3,"data":[50,233,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[52,233,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"a.cl:339","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":342}]],"name":"a.cl:342","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":336}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":336}]],"name":"a.cl:336","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":344}]],"name":"a.cl:344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":346}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":346}]],"name":"a.cl:346","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":349}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":349}]],"name":"a.cl:349","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3130,5894,16,0,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"Store","type":"resource"}],"data":[3130,5894,16,0,0],"debug":[[{"filename":"a.cl","line":353}]],"name":"a.cl:353","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5227,8897,16,0,22],"debug":[[{"filename":"a.cl","line":336}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[5227,8897,16,0,22],"total_percent":[1.1312,0.663273,0.520658,0.589753,0],"type":"function"},{"children":[{"data":[114,145,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:68)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_ii\' (a.cl:73)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_j\' (a.cl:71)","type":"resource"},{"children":[{"count":4,"data":[80,270,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[80,270,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"33-bit Select","type":"resource"}],"data":[373,70,0,0,0],"debug":[[{"filename":"a.cl","line":68}]],"name":"a.cl:68","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"name":"a.cl:71","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"a.cl:73","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"Load","type":"resource"}],"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"a.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"a.cl:78","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5171,7355,43,0,22],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[5171,7355,43,0,22],"total_percent":[1.02642,0.656718,0.430419,1.58496,0],"type":"function"},{"children":[{"data":[35,24,13,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_yFeeder_cycle_temp\' (a.cl:140)\\n - \'_81\' (a.cl:218)","type":"resource"},{"data":[0,0,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 16 reads and 16 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"32 bits","Implemented size":"128 bytes","Number of banks":"16 (banked on bits 2, 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"a.cl:141 (_yFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[197,2079,0,0,28],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[197,2079,0,0,28],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":146}]],"name":"a.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,16,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"a.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"Store","type":"resource"}],"data":[544,384,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"a.cl:193","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,656,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"Load","type":"resource"}],"data":[416,656,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":210}]],"name":"a.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":213}]],"name":"a.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"a.cl:218","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1286,3198,13,0,61],"debug":[[{"filename":"a.cl","line":140}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_yFeeder","total_kernel_resources":[1286,3198,13,0,61],"total_percent":[0.452827,0.293305,0.187149,0.479174,0],"type":"function"},{"children":[{"data":[148,137,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_i\' (a.cl:94)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_j\' (a.cl:97)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_jj\' (a.cl:99)","type":"resource"},{"children":[{"count":4,"data":[69,188,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[69,188,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","type":"resource"},{"children":[{"count":1,"data":[0,66,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[71,3,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"33-bit Select","type":"resource"}],"data":[305,69,0,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"a.cl:94","type":"resource"},{"children":[{"count":1,"data":[0,2,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"State","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"33-bit Select","type":"resource"}],"data":[142.666667,3.666667,0,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.6667,1.66667,0,0,0],"debug":[[{"filename":"a.cl","line":99}]],"name":"a.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"a.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"Load","type":"resource"}],"data":[3066.83,4299.33,42,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"a.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":122}]],"name":"a.cl:122","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5241.9967,7335.99667,43,0,18],"debug":[[{"filename":"a.cl","line":94}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader","total_kernel_resources":[5242,7336,43,0,18],"total_percent":[1.02431,0.655665,0.429307,1.58496,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[33462.9967,54116.99667,190,17.5,262],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[167963,226569,587,18,262],"total_percent":[31.6538,20.2719,13.259,21.6366,1.18577],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_yFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_yFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_yFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":146}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"9", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"10", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"11", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"31", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"32", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"33", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"34", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"35", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"36", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"37", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_yFeeder_DB_0_ibuffer", "Start Cycle":"38", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_yFeeder_DB_0_ibuffer", "Start Cycle":"39", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":213}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"46", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":41, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":144}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"42"}]}, {"type":"inst", "id":42, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"46", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"46", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":43, "name":"Local Memory", "children":[{"type":"memsys", "id":44, "name":"_yFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":141}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"16", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":93, "name":"kernel_uZ", "children":[{"type":"bb", "id":94, "name":"kernel_uZ.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":95, "name":"kernel_uZ.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":96, "name":"kernel_uZ.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"98"}]}, {"type":"bb", "id":97, "name":"kernel_uZ.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"99"}]}, {"type":"bb", "id":98, "name":"kernel_uZ.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":99, "name":"kernel_uZ.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":100, "name":"kernel_uZ.B6", "children":[{"type":"inst", "id":101, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":281}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":103, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":284}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":104, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":287}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":106, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":322}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"45", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":108, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"109"}]}, {"type":"inst", "id":109, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"45", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"45", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":110, "name":"kernel_xLoader", "children":[{"type":"bb", "id":111, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":112, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":113, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"115"}]}, {"type":"bb", "id":114, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"116"}]}, {"type":"bb", "id":115, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":116, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":117, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":120, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":73}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"121"}]}, {"type":"inst", "id":121, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":123, "name":"kernel_yLoader", "children":[{"type":"bb", "id":124, "name":"kernel_yLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":125, "name":"kernel_yLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":126, "name":"kernel_yLoader.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"128"}]}, {"type":"bb", "id":127, "name":"kernel_yLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"129"}]}, {"type":"bb", "id":128, "name":"kernel_yLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":129, "name":"kernel_yLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":130, "name":"kernel_yLoader.B6", "children":[{"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"a.cl", "line":113}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":122}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":133, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":99}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"134"}]}, {"type":"inst", "id":134, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":135, "name":"kernel_aLoader", "children":[{"type":"bb", "id":136, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":137, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":138, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"140"}]}, {"type":"bb", "id":139, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"142"}]}, {"type":"bb", "id":140, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":141, "name":"kernel_aLoader.B5", "children":[{"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"a.cl", "line":249}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":253}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":145, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":236}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"146"}]}, {"type":"inst", "id":146, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":142, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":147, "name":"kernel_unloader", "children":[{"type":"bb", "id":148, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":149, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":150, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"152"}]}, {"type":"bb", "id":151, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"153"}]}, {"type":"bb", "id":152, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":153, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":154, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":155, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":346}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":156, "name":"Store", "debug":[[{"filename":"a.cl", "line":353}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":157, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"158"}]}, {"type":"inst", "id":158, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":159, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":160, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":122, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":102, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":261}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":107, "name":"_uZ_channel", "debug":[[{"filename":"a.cl", "line":261}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":105, "name":"_xLoader_channel", "debug":[[{"filename":"a.cl", "line":261}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":40, "name":"_yFeeder_channel", "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_yLoader_channel", "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":39, "to":40}, {"from":44, "to":8}, {"from":44, "to":10}, {"from":44, "to":12}, {"from":44, "to":14}, {"from":44, "to":16}, {"from":44, "to":18}, {"from":44, "to":20}, {"from":44, "to":22}, {"from":44, "to":24}, {"from":44, "to":26}, {"from":44, "to":28}, {"from":44, "to":30}, {"from":44, "to":32}, {"from":44, "to":34}, {"from":44, "to":36}, {"from":44, "to":38}, {"from":7, "to":44}, {"from":9, "to":44}, {"from":11, "to":44}, {"from":13, "to":44}, {"from":15, "to":44}, {"from":17, "to":44}, {"from":19, "to":44}, {"from":21, "to":44}, {"from":23, "to":44}, {"from":25, "to":44}, {"from":27, "to":44}, {"from":29, "to":44}, {"from":31, "to":44}, {"from":33, "to":44}, {"from":35, "to":44}, {"from":37, "to":44}, {"from":42, "to":41}, {"from":3, "to":41}, {"from":5, "to":42}, {"from":7, "to":42}, {"from":8, "to":42}, {"from":9, "to":42}, {"from":10, "to":42}, {"from":11, "to":42}, {"from":12, "to":42}, {"from":13, "to":42}, {"from":14, "to":42}, {"from":15, "to":42}, {"from":16, "to":42}, {"from":17, "to":42}, {"from":18, "to":42}, {"from":19, "to":42}, {"from":20, "to":42}, {"from":21, "to":42}, {"from":22, "to":42}, {"from":23, "to":42}, {"from":24, "to":42}, {"from":25, "to":42}, {"from":26, "to":42}, {"from":27, "to":42}, {"from":28, "to":42}, {"from":29, "to":42}, {"from":30, "to":42}, {"from":31, "to":42}, {"from":32, "to":42}, {"from":33, "to":42}, {"from":34, "to":42}, {"from":35, "to":42}, {"from":36, "to":42}, {"from":37, "to":42}, {"from":38, "to":42}, {"from":39, "to":42}, {"from":5, "to":7}, {"from":41, "to":7}, {"from":5, "to":8}, {"from":41, "to":8}, {"from":5, "to":9}, {"from":41, "to":9}, {"from":5, "to":10}, {"from":41, "to":10}, {"from":5, "to":11}, {"from":41, "to":11}, {"from":5, "to":12}, {"from":41, "to":12}, {"from":5, "to":13}, {"from":41, "to":13}, {"from":5, "to":14}, {"from":41, "to":14}, {"from":5, "to":15}, {"from":41, "to":15}, {"from":5, "to":16}, {"from":41, "to":16}, {"from":5, "to":17}, {"from":41, "to":17}, {"from":5, "to":18}, {"from":41, "to":18}, {"from":5, "to":19}, {"from":41, "to":19}, {"from":5, "to":20}, {"from":41, "to":20}, {"from":5, "to":21}, {"from":41, "to":21}, {"from":5, "to":22}, {"from":41, "to":22}, {"from":5, "to":23}, {"from":41, "to":23}, {"from":5, "to":24}, {"from":41, "to":24}, {"from":5, "to":25}, {"from":41, "to":25}, {"from":5, "to":26}, {"from":41, "to":26}, {"from":5, "to":27}, {"from":41, "to":27}, {"from":5, "to":28}, {"from":41, "to":28}, {"from":5, "to":29}, {"from":41, "to":29}, {"from":5, "to":30}, {"from":41, "to":30}, {"from":5, "to":31}, {"from":41, "to":31}, {"from":5, "to":32}, {"from":41, "to":32}, {"from":5, "to":33}, {"from":41, "to":33}, {"from":5, "to":34}, {"from":41, "to":34}, {"from":5, "to":35}, {"from":41, "to":35}, {"from":5, "to":36}, {"from":41, "to":36}, {"from":5, "to":37}, {"from":41, "to":37}, {"from":5, "to":38}, {"from":41, "to":38}, {"from":7, "to":39}, {"from":8, "to":39}, {"from":9, "to":39}, {"from":10, "to":39}, {"from":11, "to":39}, {"from":12, "to":39}, {"from":13, "to":39}, {"from":14, "to":39}, {"from":15, "to":39}, {"from":16, "to":39}, {"from":17, "to":39}, {"from":18, "to":39}, {"from":19, "to":39}, {"from":20, "to":39}, {"from":21, "to":39}, {"from":22, "to":39}, {"from":23, "to":39}, {"from":24, "to":39}, {"from":25, "to":39}, {"from":26, "to":39}, {"from":27, "to":39}, {"from":28, "to":39}, {"from":29, "to":39}, {"from":30, "to":39}, {"from":31, "to":39}, {"from":32, "to":39}, {"from":33, "to":39}, {"from":34, "to":39}, {"from":35, "to":39}, {"from":36, "to":39}, {"from":37, "to":39}, {"from":38, "to":39}, {"from":102, "to":101}, {"from":40, "to":103}, {"from":105, "to":104}, {"from":106, "to":107}, {"from":98, "to":95}, {"from":98, "to":96}, {"from":94, "to":96}, {"from":99, "to":97}, {"from":96, "to":97}, {"from":99, "to":98}, {"from":109, "to":99}, {"from":109, "to":108}, {"from":97, "to":108}, {"from":101, "to":109}, {"from":103, "to":109}, {"from":104, "to":109}, {"from":106, "to":109}, {"from":108, "to":101}, {"from":108, "to":103}, {"from":108, "to":104}, {"from":101, "to":106}, {"from":103, "to":106}, {"from":104, "to":106}, {"from":119, "to":105}, {"from":115, "to":112}, {"from":115, "to":113}, {"from":111, "to":113}, {"from":116, "to":114}, {"from":113, "to":114}, {"from":116, "to":115}, {"from":121, "to":116}, {"from":121, "to":120}, {"from":114, "to":120}, {"from":118, "to":121}, {"from":119, "to":121}, {"from":120, "to":118}, {"from":118, "to":119}, {"from":122, "to":118}, {"from":132, "to":6}, {"from":128, "to":125}, {"from":128, "to":126}, {"from":124, "to":126}, {"from":129, "to":127}, {"from":126, "to":127}, {"from":129, "to":128}, {"from":134, "to":129}, {"from":134, "to":133}, {"from":127, "to":133}, {"from":131, "to":134}, {"from":132, "to":134}, {"from":133, "to":131}, {"from":131, "to":132}, {"from":122, "to":131}, {"from":144, "to":102}, {"from":140, "to":137}, {"from":140, "to":138}, {"from":136, "to":138}, {"from":142, "to":139}, {"from":138, "to":139}, {"from":142, "to":140}, {"from":146, "to":145}, {"from":139, "to":145}, {"from":143, "to":146}, {"from":144, "to":146}, {"from":146, "to":142}, {"from":145, "to":143}, {"from":143, "to":144}, {"from":122, "to":143}, {"from":107, "to":155}, {"from":152, "to":149}, {"from":152, "to":150}, {"from":148, "to":150}, {"from":153, "to":151}, {"from":150, "to":151}, {"from":153, "to":152}, {"from":158, "to":153}, {"from":158, "to":157}, {"from":151, "to":157}, {"from":155, "to":158}, {"from":156, "to":158}, {"from":157, "to":155}, {"from":155, "to":156}, {"from":156, "to":122}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_yFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_yFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":144}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"146"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"213"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":149}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_uZ", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":261}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_uZ.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":274}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_uZ.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":277}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_uZ.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":279}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"281"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"284"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"287"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"322"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":291}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":68}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":73}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"76"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"78"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_yLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":87}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_yLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":94}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_yLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":97}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_yLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":99}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"113"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"122"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":231}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":234}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":236}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"249"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"253"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":239}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":330}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":339}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":342}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"346"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"353"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":349}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_yFeeder.B0":{"name":"kernel_yFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yFeeder.B1":{"name":"kernel_yFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":46, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"144"}]}]}}, "kernel_uZ.B0":{"name":"kernel_uZ.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_uZ.B1":{"name":"kernel_uZ.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_uZ.B2":{"name":"kernel_uZ.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"274"}]}]}}, "kernel_uZ.B3":{"name":"kernel_uZ.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"277"}]}]}}, "kernel_uZ.B4":{"name":"kernel_uZ.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_uZ.B5":{"name":"kernel_uZ.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_uZ.B6":{"name":"kernel_uZ.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":45, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"279"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"68"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"71"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"73"}]}]}}, "kernel_yLoader.B0":{"name":"kernel_yLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B1":{"name":"kernel_yLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B2":{"name":"kernel_yLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"94"}]}]}}, "kernel_yLoader.B3":{"name":"kernel_yLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"97"}]}]}}, "kernel_yLoader.B4":{"name":"kernel_yLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_yLoader.B5":{"name":"kernel_yLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_yLoader.B6":{"name":"kernel_yLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"99"}]}]}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"231"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"234"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"236"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"339"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"342"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_yFeeder":{"debug":[{"filename":"a.cl", "line":133}], "loop_hierachy":{"kernel_yFeeder__no_loop":["kernel_yFeeder.B0"], "kernel_yFeeder.B1":["kernel_yFeeder.B1"]}}, "kernel_uZ":{"debug":[{"filename":"a.cl", "line":261}], "loop_hierachy":{"kernel_uZ__no_loop":["kernel_uZ.B0", "kernel_uZ.B1"], "kernel_uZ.B2":["kernel_uZ.B2", "kernel_uZ.B3", "kernel_uZ.B4"], "kernel_uZ.B3":["kernel_uZ.B3", "kernel_uZ.B6", "kernel_uZ.B5"], "kernel_uZ.B6":["kernel_uZ.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"a.cl", "line":61}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_yLoader":{"debug":[{"filename":"a.cl", "line":87}], "loop_hierachy":{"kernel_yLoader__no_loop":["kernel_yLoader.B0", "kernel_yLoader.B1"], "kernel_yLoader.B2":["kernel_yLoader.B2", "kernel_yLoader.B3", "kernel_yLoader.B4"], "kernel_yLoader.B3":["kernel_yLoader.B3", "kernel_yLoader.B6", "kernel_yLoader.B5"], "kernel_yLoader.B6":["kernel_yLoader.B6"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":224}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":330}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":224}]]}, {"name":"kernel_uZ", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":261}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":330}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":61}]]}, {"name":"kernel_yFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":133}]]}, {"name":"kernel_yLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":87}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_aLoader", "data":[2976, 5859, 17, 1.5, 28], "debug":[[{"filename":"a.cl", "line":224}]]}, {"name":"kernel_uZ", "data":[2580, 3482, 15, 16, 101], "debug":[[{"filename":"a.cl", "line":261}]]}, {"name":"kernel_unloader", "data":[5227, 8897, 16, 0, 22], "debug":[[{"filename":"a.cl", "line":330}]]}, {"name":"kernel_xLoader", "data":[5171, 7355, 43, 0, 22], "debug":[[{"filename":"a.cl", "line":61}]]}, {"name":"kernel_yFeeder", "data":[1286, 3198, 13, 0, 61], "debug":[[{"filename":"a.cl", "line":133}]]}, {"name":"kernel_yLoader", "data":[5242, 7336, 43, 0, 18], "debug":[[{"filename":"a.cl", "line":87}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[23820, 38538, 147, 17, 262]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[9588, 10682, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 4830, 41, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[167963, 226569, 587, 17, 262], "data_percent":[19.6586, 13.259, 21.6366, 1.18577]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"a.cl", "line":353}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=DDR ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Thu Sep 15 08:13:46 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/ger_lab/a10/a.cl","line":141}]],"details":["/home/u146242/ger_lab/a10/a.cl:141:57: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[259.00 ,518.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[15521.6 ,31708 ,164 ,18 ,183  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[64.8 ,151 ,0 ,0 ,0]  },  {"name":"kernel_aLoader","data":[1590.7 ,3307 ,16 ,2 ,15]  },  {"name":"kernel_uZ","data":[2814.4 ,4920 ,15 ,16 ,91]  },  {"name":"kernel_unloader","data":[2739.1 ,5201 ,18 ,0 ,38]  },  {"name":"kernel_xLoader","data":[1781.1 ,2885 ,43 ,0 ,6]  },  {"name":"kernel_yFeeder","data":[4774.3 ,12361 ,29 ,0 ,28]  },  {"name":"kernel_yLoader","data":[1757.2 ,2883 ,43 ,0 ,5]  }]}}';
var fileJSON=[{"path":"/home/u146242/ger_lab/a10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/ger_lab/a10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s; } _xLoader_channel_array_t;\012channel _xLoader_channel_array_t _xLoader_channel __attribute__((depth(256))) ;\012channel float _yLoader_channel __attribute__((depth(256))) ;\012typedef struct { float s[16]; } _yFeeder_channel_array_t;\012channel _yFeeder_channel_array_t _yFeeder_channel __attribute__((depth(256))) ;\012typedef struct { float s[16]; } _aLoader_channel_array_t;\012channel _aLoader_channel_array_t _aLoader_channel __attribute__((depth(256))) ;\012typedef struct { float s[16]; } _uZ_channel_array_t;\012channel _uZ_channel_array_t _uZ_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const float *restrict _X_serializer_mem_channel)\012{\012 _xLoader_channel_array_t _xLoader_channel_array;\012 int _0 = _A_extent_1 >> 4;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _0; _xLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 4;\012  for (int _xLoader_s0_j = 0; _xLoader_s0_j < 0 + _1; _xLoader_s0_j++)\012  {\012   for (int _xLoader_s0_ii = 0; _xLoader_s0_ii < 0 + 16; _xLoader_s0_ii++)\012   {\012      int _3 = _xLoader_s0_ii + 16*_xLoader_s0_i;\012      float _10 = _X_serializer_mem_channel[_3];\012      _xLoader_channel_array.s = _10;\012      write_channel_intel(_xLoader_channel, _xLoader_channel_array);\012      (void)_xLoader_channel_array;\012   } // for _xLoader_s0_ii\012  } // for _xLoader_s0_j\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_yLoader\012#define __address_space__Y_serializer_mem_channel __global\012__kernel void kernel_yLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__Y_serializer_mem_channel const float *restrict _Y_serializer_mem_channel)\012{\012 int _12 = _A_extent_1 >> 4;\012 int _13 = _12 + 1;\012 for (int _yLoader_s0_i = 0; _yLoader_s0_i < 0 + _13; _yLoader_s0_i++)\012 {\012  int _14 = _A_extent_0 >> 4;\012  for (int _yLoader_s0_j = 0; _yLoader_s0_j < 0 + _14; _yLoader_s0_j++)\012  {\012   for (int _yLoader_s0_jj = 0; _yLoader_s0_jj < 0 + 16; _yLoader_s0_jj++)\012   {\012    bool _15 = _yLoader_s0_j == 0;\012    int _18 = _A_extent_1 >> 4;\012    bool _19 = _yLoader_s0_i < _18;\012    bool _20 = _15 || _19;\012    if (_20)\012    {\012     float _21;\012     int _22 = _A_extent_1 >> 4;\012     bool _23 = _yLoader_s0_i < _22;\012     if (_23)\012     {\012      int _27 = _yLoader_s0_jj + 16*_yLoader_s0_j;\012      float _28 = _Y_serializer_mem_channel[_27];\012      _21 = _28;\012     } // if _23\012     else\012     {\012      float _29 = float_from_bits(0 /* 0 */);\012      _21 = _29;\012     } // if _23 else\012     float _30 = _21;\012     write_channel_intel(_yLoader_channel, _30);\012     (void)_30;\012    } // if _20\012   } // for _yLoader_s0_jj\012  } // for _yLoader_s0_j\012 } // for _yLoader_s0_i\012} // kernel kernel_yLoader\012#undef __address_space__Y_serializer_mem_channel\012// Address spaces for kernel_yFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_yFeeder(\012)\012{\012 _yFeeder_channel_array_t _yFeeder_channel_array;\012 float _yFeeder_value_shreg;\012 uint _yFeeder_time_stamp_shreg;\012 float _yFeeder_in_v_temp;\012 uint _yFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(16), singlepump, numwriteports(1), numreadports(1))) _yFeeder_DB_0_ibuffer[2][16];\012 uint _33 = (uint)(ADD_UINT64_T_SUFFIX(0));\012 _yFeeder_cycle_temp = _33;\012 while(1)\012 {\012  float __34 = read_channel_intel(_yLoader_channel);\012  _yFeeder_in_v_temp = __34;\012  #pragma unroll\012  for (int _yFeeder_s0_buf = 0; _yFeeder_s0_buf < 0 + 16; _yFeeder_s0_buf++)\012  {\012   bool _35 = _yFeeder_s0_buf == 0;\012   if (_35)\012   {\012    float _36 = _yFeeder_in_v_temp;\012    _yFeeder_value_shreg = _36;\012    (void)_36;\012    uint _37 = _yFeeder_cycle_temp;\012    _yFeeder_time_stamp_shreg = _37;\012    (void)_37;\012   } // if _35\012   else\012   {\012    float _39 = _yFeeder_value_shreg;\012    _yFeeder_value_shreg = _39;\012    (void)_39;\012    uint _41 = _yFeeder_time_stamp_shreg;\012    _yFeeder_time_stamp_shreg = _41;\012    (void)_41;\012   } // if _35 else\012   float _43 = _yFeeder_value_shreg;\012   float _44 = __fpga_reg(__fpga_reg(_43));\012   _yFeeder_value_shreg = _44;\012   (void)_44;\012   uint _46 = _yFeeder_time_stamp_shreg;\012   uint _47 = __fpga_reg(__fpga_reg(_46));\012   _yFeeder_time_stamp_shreg = _47;\012   (void)_47;\012   uint _49 = _yFeeder_time_stamp_shreg;\012   uint _50 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _51 = _49 & _50;\012   uint _52 = _51 & _50;\012   int _53 = (int)(_52);\012   bool _54 = _yFeeder_s0_buf == _53;\012   if (_54)\012   {\012    float _56 = _yFeeder_value_shreg;\012    uint _58 = _yFeeder_time_stamp_shreg;\012    uint _59 = (uint)(ADD_UINT64_T_SUFFIX(4));\012    uint _60 = _58 >> _59;\012    uint _61 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _62 = _60 & _61;\012    bool _63 = (bool)(_62);\012    _yFeeder_DB_0_ibuffer[_63][_yFeeder_s0_buf] = _56;\012   } // if _54\012   uint _65 = _yFeeder_time_stamp_shreg;\012   uint _66 = (uint)(ADD_UINT64_T_SUFFIX(4));\012   uint _67 = _65 >> _66;\012   uint _68 = (uint)(ADD_UINT64_T_SUFFIX(1));\012   uint _69 = _67 & _68;\012   bool _70 = (bool)(_69);\012   bool _71 = !(_70);\012   float _72 = _yFeeder_DB_0_ibuffer[_71][_yFeeder_s0_buf];\012   _yFeeder_channel_array.s[_yFeeder_s0_buf] = _72;\012   (void)_yFeeder_s0_buf;\012  } // for _yFeeder_s0_buf\012  uint _73 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _75 = _yFeeder_time_stamp_shreg;\012  uint _76 = (uint)(ADD_UINT64_T_SUFFIX(4));\012  uint _77 = _75 >> _76;\012  bool _78 = _73 < _77;\012  if (_78)\012  {\012   write_channel_intel(_yFeeder_channel, _yFeeder_channel_array);\012   (void)_yFeeder_channel_array;\012  } // if _78\012  uint _79 = _yFeeder_cycle_temp;\012  uint _80 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _81 = _79 + _80;\012  _yFeeder_cycle_temp = _81;\012 } // while _yFeeder_s0_outermost_loop_infinite\012} // kernel kernel_yFeeder\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer const float *restrict _A_serializer)\012{\012 _aLoader_channel_array_t _aLoader_channel_array;\012 int _82 = _A_extent_1 >> 4;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _82; _aLoader_s0_i++)\012 {\012  int _83 = _A_extent_0 >> 4;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _83; _aLoader_s0_j++)\012  {\012   for (int _aLoader_s0_ii = 0; _aLoader_s0_ii < 0 + 16; _aLoader_s0_ii++)\012   {\012    #pragma unroll\012    for (int _aLoader_s0_jj = 0; _aLoader_s0_jj < 0 + 16; _aLoader_s0_jj++)\012    {\012     int _84 = _A_extent_0 >> 4;\012     int _85 = _84 * _aLoader_s0_i;\012     int _86 = _85 * 256;\012     int _87 = _aLoader_s0_j * 256;\012     int _88 = _aLoader_s0_ii * 16;\012     int _89 = _88 + _aLoader_s0_jj;\012     int _90 = _87 + _89;\012     int _91 = _86 + _90;\012     float _92 = _A_serializer[_91];\012     _aLoader_channel_array.s[_aLoader_s0_jj] = _92;\012     (void)_aLoader_s0_jj;\012    } // for _aLoader_s0_jj\012    write_channel_intel(_aLoader_channel, _aLoader_channel_array);\012    (void)_aLoader_channel_array;\012   } // for _aLoader_s0_ii\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer\012// Address spaces for kernel_uZ\012__kernel void kernel_uZ(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _aLoader_channel_array_t _aLoader_channel_array;\012 _yFeeder_channel_array_t _yFeeder_channel_array;\012 _xLoader_channel_array_t _xLoader_channel_array;\012 _uZ_channel_array_t _uZ_channel_array;\012 // produce uY\012 float _uY_shreg[16];\012 // produce uX\012 float _uX_shreg;\012 int _93 = _A_extent_1 >> 4;\012 for (int _uX_s0_i = 0; _uX_s0_i < 0 + _93; _uX_s0_i++)\012 {\012  int _94 = _A_extent_0 >> 4;\012  for (int _uX_s0_j = 0; _uX_s0_j < 0 + _94; _uX_s0_j++)\012  {\012   for (int _uX_s0_ii = 0; _uX_s0_ii < 0 + 16; _uX_s0_ii++)\012   {\012    _aLoader_channel_array_t __95 = read_channel_intel(_aLoader_channel);\012    _aLoader_channel_array = __95;\012    (void)__95;\012    _yFeeder_channel_array_t __96 = read_channel_intel(_yFeeder_channel);\012    _yFeeder_channel_array = __96;\012    (void)__96;\012    _xLoader_channel_array_t __97 = read_channel_intel(_xLoader_channel);\012    _xLoader_channel_array = __97;\012    (void)__97;\012    #pragma unroll\012    for (int _uX_s0_jj = 0; _uX_s0_jj < 0 + 16; _uX_s0_jj++)\012    {\012     float _98;\012     bool _99 = _uX_s0_jj == 0;\012     if (_99)\012     {\012      _98 = _xLoader_channel_array.s;\012     } // if _99\012     else\012     {\012      float _101 = _uX_shreg;\012      _98 = _101;\012     } // if _99 else\012     float _102 = _98;\012     _uX_shreg = _102;\012     (void)_102;\012     float _104 = _uX_shreg;\012     float _105 = __fpga_reg(__fpga_reg(_104));\012     _uX_shreg = _105;\012     (void)_105;\012     float __106 = _yFeeder_channel_array.s[_uX_s0_jj];\012     _uY_shreg[_uX_s0_jj] = __106;\012     (void)__106;\012     float __107 = _aLoader_channel_array.s[_uX_s0_jj];\012     float _109 = _uX_shreg;\012     float _111 = _uY_shreg[_uX_s0_jj];\012     float _112 = _109 * _111;\012     float _113 = __107 + _112;\012     _uZ_channel_array.s[_uX_s0_jj] = _113;\012     (void)_uX_s0_jj;\012    } // for _uX_s0_jj\012    write_channel_intel(_uZ_channel, _uZ_channel_array);\012    (void)_uZ_channel_array;\012   } // for _uX_s0_ii\012  } // for _uX_s0_j\012 } // for _uX_s0_i\012} // kernel kernel_uZ\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _uZ_channel_array_t _uZ_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _114 = _A_extent_1 >> 4;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _114; _unloader_s0_i++)\012 {\012  int _115 = _A_extent_0 >> 4;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _115; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 16; _unloader_s0_ii++)\012   {\012    _uZ_channel_array_t __116 = read_channel_intel(_uZ_channel);\012    _uZ_channel_array = __116;\012    #pragma unroll\012    for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 16; _unloader_s0_jj++)\012    {\012     float __117 = _uZ_channel_array.s[_unloader_s0_jj];\012     int _118 = _addr_temp;\012     _unloader_mem_channel[_118] = __117;\012     int _119 = _addr_temp;\012     int _120 = _119 + 1;\012     _addr_temp = _120;\012    } // for _unloader_s0_jj\012   } // for _unloader_s0_ii\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
