<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: StdDriver/src/qspi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M480 BSP
   &#160;<span id="projectnumber">V3.04.000b</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">qspi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="qspi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nu_micro_8h.html">NuMicro.h</a>&quot;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga699ab88769d95ba03a3e79ebc2ff8f3e">   42</a></span>&#160;uint32_t <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga699ab88769d95ba03a3e79ebc2ff8f3e">QSPI_Open</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                   uint32_t u32MasterSlave,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                   uint32_t u32QSPIMode,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                   uint32_t u32DataWidth,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                   uint32_t u32BusClock)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    uint32_t u32ClkSrc = 0U, u32Div, u32HCLKFreq, u32RetValue=0U;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">if</span>(u32DataWidth == 32U)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        u32DataWidth = 0U;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    }</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">/* Get system clock frequency */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    u32HCLKFreq = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span>(u32MasterSlave == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52f81c9e0151e6f3b666c65c990eaefa">QSPI_MASTER</a>)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="comment">/* Default setting: slave selection signal is active low; disable automatic slave selection function. */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> = <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41fbe9fd86d3e5de2c257fd0b2fd5416">QSPI_SS_ACTIVE_LOW</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="comment">/* Default setting: MSB first, disable unit transfer interrupt, SP_CYCLE = 0. */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#aa3df02fe632d49d7ad63d7aea15d6680">CTL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5b3b21859fdc0d2654a1f5fe061594ad">QSPI_CTL_DWIDTH_Pos</a>) | (u32QSPIMode) | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga57d17ded34d5d08b74582e22d925e557">QSPI_CTL_QSPIEN_Msk</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <span class="comment">/* Select PCLK as the clock source of QSPI */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="comment">/* Check clock source of QSPI */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fa5f15027719d66f1373f0590b8638">CLK_CLKSEL2_QSPI0SEL_HXT</a>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            u32ClkSrc = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27e5e3e74d109c7de804fe441f69535f">CLK_CLKSEL2_QSPI0SEL_PLL</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            u32ClkSrc = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = 0U;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            u32RetValue = u32ClkSrc;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock &gt;= u32ClkSrc)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = 0U;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            u32RetValue = u32ClkSrc;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock == 0U)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <span class="comment">/* Set DIVIDER to the maximum value 0xFF. f_qspi = f_qspi_clk_src / (DIVIDER + 1) */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            u32RetValue = (u32ClkSrc / (0xFFU + 1U));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            u32Div = (((u32ClkSrc * 10U) / u32BusClock + 5U) / 10U) - 1U; <span class="comment">/* Round to the nearest integer */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">if</span>(u32Div &gt; 0xFFU)</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                u32Div = 0xFFU;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                u32RetValue = (u32ClkSrc / (0xFFU + 1U));</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = (qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>)) | (u32Div &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaec132b8d249198158f5c83214752d879">QSPI_CLKDIV_DIVIDER_Pos</a>);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                u32RetValue = (u32ClkSrc / (u32Div + 1U));</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            }</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">else</span>     <span class="comment">/* For slave mode, force the QSPI peripheral clock rate to equal APB clock rate. */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="comment">/* Default setting: slave selection signal is low level active. */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> = <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41fbe9fd86d3e5de2c257fd0b2fd5416">QSPI_SS_ACTIVE_LOW</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="comment">/* Default setting: MSB first, disable unit transfer interrupt, SP_CYCLE = 0. */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#aa3df02fe632d49d7ad63d7aea15d6680">CTL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5b3b21859fdc0d2654a1f5fe061594ad">QSPI_CTL_DWIDTH_Pos</a>) | (u32QSPIMode) | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga57d17ded34d5d08b74582e22d925e557">QSPI_CTL_QSPIEN_Msk</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = 0U;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="comment">/* Select PCLK as the clock source of QSPI */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="comment">/* Return slave peripheral clock rate */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        u32RetValue = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>();</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> u32RetValue;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga00704775dca12b6078285de825121773">  156</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga00704775dca12b6078285de825121773">QSPI_Close</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* Reset QSPI */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gae241fad0d8e4c6bc1dc37b8b8d436cd7">SYS_IPRST1_QSPI0RST_Msk</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gae241fad0d8e4c6bc1dc37b8b8d436cd7">SYS_IPRST1_QSPI0RST_Msk</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2855089404926dd4a3a957143f696f4f">  169</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2855089404926dd4a3a957143f696f4f">QSPI_ClearRxFIFO</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga051f7e0d9df5f81fe983ce5d89d7fa75">QSPI_FIFOCTL_RXFBCLR_Msk</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e33d3f67b0d059c7967a94534a6e887">  181</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e33d3f67b0d059c7967a94534a6e887">QSPI_ClearTxFIFO</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga9df6fb0a1e92c3218b40a89a9faa2bd3">QSPI_FIFOCTL_TXFBCLR_Msk</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafb6a8f223419e7e7fb29ddbaf7c5b33">  192</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafb6a8f223419e7e7fb29ddbaf7c5b33">QSPI_DisableAutoSS</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp;= ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga14bbbaecc3fadda10ac001f058e9025e">QSPI_SSCTL_AUTOSS_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga18f6b0ab82877b466622a85d4d9ee2b2">QSPI_SSCTL_SS_Msk</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga90827e12a0de5570c4c64b298783fee0">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga90827e12a0de5570c4c64b298783fee0">QSPI_EnableAutoSS</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> = (qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp; (~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga14bbbaecc3fadda10ac001f058e9025e">QSPI_SSCTL_AUTOSS_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga9fed464f850913303b89efa9d3b1d3d2">QSPI_SSCTL_SSACTPOL_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga18f6b0ab82877b466622a85d4d9ee2b2">QSPI_SSCTL_SS_Msk</a>))) | (u32SSPinMask | u32ActiveLevel | <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga14bbbaecc3fadda10ac001f058e9025e">QSPI_SSCTL_AUTOSS_Msk</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga42c21c6a14009c2ac1d2904dc948f369">  223</a></span>&#160;uint32_t <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga42c21c6a14009c2ac1d2904dc948f369">QSPI_SetBusClock</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32BusClock)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    uint32_t u32ClkSrc, u32HCLKFreq;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    uint32_t u32Div, u32RetValue;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">/* Get system clock frequency */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    u32HCLKFreq = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="comment">/* Select PCLK as the clock source of QSPI */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Check clock source of SPI */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fa5f15027719d66f1373f0590b8638">CLK_CLKSEL2_QSPI0SEL_HXT</a>)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        u32ClkSrc = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27e5e3e74d109c7de804fe441f69535f">CLK_CLKSEL2_QSPI0SEL_PLL</a>)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        u32ClkSrc = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = 0U;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        u32RetValue = u32ClkSrc;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock &gt;= u32ClkSrc)</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = 0U;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        u32RetValue = u32ClkSrc;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock == 0U)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="comment">/* Set DIVIDER to the maximum value 0xFF. f_qspi = f_qspi_clk_src / (DIVIDER + 1) */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        u32RetValue = (u32ClkSrc / (0xFFU + 1U));</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        u32Div = (((u32ClkSrc * 10U) / u32BusClock + 5U) / 10U) - 1U; <span class="comment">/* Round to the nearest integer */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordflow">if</span>(u32Div &gt; 0x1FFU)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;            u32Div = 0x1FFU;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            u32RetValue = (u32ClkSrc / (0xFFU + 1U));</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> = (qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> &amp; (~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>)) | (u32Div &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaec132b8d249198158f5c83214752d879">QSPI_CLKDIV_DIVIDER_Pos</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            u32RetValue = (u32ClkSrc / (u32Div + 1U));</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">return</span> u32RetValue;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;}</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7107b05ef4f998a9b9b4da8893e1979a">  306</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7107b05ef4f998a9b9b4da8893e1979a">QSPI_SetFIFO</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> = (qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp; ~(<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga569b9d8524989b6b413619e1d48cf270">QSPI_FIFOCTL_TXTH_Msk</a> | <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaab7e72ce94da0ea66b0e58a02ee2bcf3">QSPI_FIFOCTL_RXTH_Msk</a>)) |</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                    (u32TxThreshold &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga481d9637cd587342cfbe1024894fba18">QSPI_FIFOCTL_TXTH_Pos</a>) |</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                    (u32RxThreshold &lt;&lt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga455f9ecedad0e76a3dbe15717ab10cee">QSPI_FIFOCTL_RXTH_Pos</a>);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga836cad160a201e7699e95410621db25f">  319</a></span>&#160;uint32_t <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga836cad160a201e7699e95410621db25f">QSPI_GetBusClock</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    uint32_t u32ClkSrc;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* Get DIVIDER setting */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    u32Div = (qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">CLKDIV</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a>) &gt;&gt; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaec132b8d249198158f5c83214752d879">QSPI_CLKDIV_DIVIDER_Pos</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">/* Check clock source of QSPI */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fa5f15027719d66f1373f0590b8638">CLK_CLKSEL2_QSPI0SEL_HXT</a>)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        u32ClkSrc = <a class="code" href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    }</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27e5e3e74d109c7de804fe441f69535f">CLK_CLKSEL2_QSPI0SEL_PLL</a>)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>();</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        u32ClkSrc = <a class="code" href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">/* Return QSPI bus clock rate */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> (u32ClkSrc / (u32Div + 1U));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5318aadbca7adb122b6847429747962f">  370</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5318aadbca7adb122b6847429747962f">QSPI_EnableInt</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32Mask)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="comment">/* Enable unit transfer interrupt flag */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#aa3df02fe632d49d7ad63d7aea15d6680">CTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8014cecea73bc32cf8eaf8c1d72a5243">QSPI_CTL_UNITIEN_Msk</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    }</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">/* Enable slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga4cb27556b935e0a2b61cb32fbc37a7ff">QSPI_SSCTL_SSACTIEN_Msk</a>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="comment">/* Enable slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gada389d6c49d572eb8a57066a771b4f68">QSPI_SSCTL_SSINAIEN_Msk</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    }</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">/* Enable slave TX under run interrupt flag */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gabf2b44107c677a6ad15e38a941c8d7fd">QSPI_SSCTL_SLVURIEN_Msk</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">/* Enable slave bit count error interrupt flag */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga32b2b540e5378429add69af9f9d88d14">QSPI_SSCTL_SLVBEIEN_Msk</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">/* Enable slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga65977063af278df3399e9907d4fca2ff">QSPI_FIFOCTL_TXUFIEN_Msk</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">/* Enable TX threshold interrupt flag */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gae482dcd6e2a3ebfe88f986d8a492c4be">QSPI_FIFOCTL_TXTHIEN_Msk</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">/* Enable RX threshold interrupt flag */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa48fc9b28c7d724f0a2dfa380a73c5d0">QSPI_FIFOCTL_RXTHIEN_Msk</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">/* Enable RX overrun interrupt flag */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa79c03ab2adcd8940cac1f4bc2a70f49">QSPI_FIFOCTL_RXOVIEN_Msk</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">/* Enable RX time-out interrupt flag */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> |= <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7f0c9a29d95ac23ff8b5ddc940eab340">QSPI_FIFOCTL_RXTOIEN_Msk</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaada81c3726011ed4da4614055448942e">  453</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaada81c3726011ed4da4614055448942e">QSPI_DisableInt</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32Mask)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="comment">/* Disable unit transfer interrupt flag */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#aa3df02fe632d49d7ad63d7aea15d6680">CTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8014cecea73bc32cf8eaf8c1d72a5243">QSPI_CTL_UNITIEN_Msk</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">/* Disable slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga4cb27556b935e0a2b61cb32fbc37a7ff">QSPI_SSCTL_SSACTIEN_Msk</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">/* Disable slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gada389d6c49d572eb8a57066a771b4f68">QSPI_SSCTL_SSINAIEN_Msk</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="comment">/* Disable slave TX under run interrupt flag */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gabf2b44107c677a6ad15e38a941c8d7fd">QSPI_SSCTL_SLVURIEN_Msk</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">/* Disable slave bit count error interrupt flag */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">SSCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga32b2b540e5378429add69af9f9d88d14">QSPI_SSCTL_SLVBEIEN_Msk</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    }</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">/* Disable slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga65977063af278df3399e9907d4fca2ff">QSPI_FIFOCTL_TXUFIEN_Msk</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="comment">/* Disable TX threshold interrupt flag */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>)</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gae482dcd6e2a3ebfe88f986d8a492c4be">QSPI_FIFOCTL_TXTHIEN_Msk</a>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">/* Disable RX threshold interrupt flag */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>)</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa48fc9b28c7d724f0a2dfa380a73c5d0">QSPI_FIFOCTL_RXTHIEN_Msk</a>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">/* Disable RX overrun interrupt flag */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa79c03ab2adcd8940cac1f4bc2a70f49">QSPI_FIFOCTL_RXOVIEN_Msk</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    }</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">/* Disable RX time-out interrupt flag */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>) == <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">FIFOCTL</a> &amp;= ~<a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7f0c9a29d95ac23ff8b5ddc940eab340">QSPI_FIFOCTL_RXTOIEN_Msk</a>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f542f3d1673238775f8eee51c1705e4">  536</a></span>&#160;uint32_t <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f542f3d1673238775f8eee51c1705e4">QSPI_GetIntFlag</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32Mask)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    uint32_t u32IntFlag = 0U, u32TmpVal;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga6321682dc10d0a5eae15db05ead7781a">QSPI_STATUS_UNITIF_Msk</a>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">/* Check unit transfer interrupt flag */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    }</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3acf9ad31f832bd00ef8425d0250f1d2">QSPI_STATUS_SSACTIF_Msk</a>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">/* Check slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaacd173d0ad64980b06761f19582478dd">QSPI_STATUS_SSINAIF_Msk</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">/* Check slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga4349fff8592a7248175dd89dc85c9ddd">QSPI_STATUS_SLVURIF_Msk</a>;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">/* Check slave TX under run interrupt flag */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa454fd9ac2556b01115533d83b88461a">QSPI_STATUS_SLVBEIF_Msk</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">/* Check slave bit count error interrupt flag */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    }</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7ecc1e8ad94110a125011e6a4d6ae3fe">QSPI_STATUS_TXUFIF_Msk</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="comment">/* Check slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    {</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7e29b7e70d5f18b2065b7b2ddf4ceb3e">QSPI_STATUS_TXTHIF_Msk</a>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="comment">/* Check TX threshold interrupt flag */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7af5aa9e7cdb0bc76916bc529c6a4e41">QSPI_STATUS_RXTHIF_Msk</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">/* Check RX threshold interrupt flag */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2ca309905ef1e141b4f18365ba03edbe">QSPI_STATUS_RXOVIF_Msk</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="comment">/* Check RX overrun interrupt flag */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    u32TmpVal = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2a9c55e61eec352b9d00332ec3c68715">QSPI_STATUS_RXTOIF_Msk</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">/* Check RX time-out interrupt flag */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>) &amp;&amp; (u32TmpVal))</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        u32IntFlag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">return</span> u32IntFlag;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6030708e64689650902507720f1c709b">  631</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6030708e64689650902507720f1c709b">QSPI_ClearIntFlag</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32Mask)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;{</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga6321682dc10d0a5eae15db05ead7781a">QSPI_STATUS_UNITIF_Msk</a>; <span class="comment">/* Clear unit transfer interrupt flag */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    }</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3acf9ad31f832bd00ef8425d0250f1d2">QSPI_STATUS_SSACTIF_Msk</a>; <span class="comment">/* Clear slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaacd173d0ad64980b06761f19582478dd">QSPI_STATUS_SSINAIF_Msk</a>; <span class="comment">/* Clear slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    }</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga4349fff8592a7248175dd89dc85c9ddd">QSPI_STATUS_SLVURIF_Msk</a>; <span class="comment">/* Clear slave TX under run interrupt flag */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaa454fd9ac2556b01115533d83b88461a">QSPI_STATUS_SLVBEIF_Msk</a>; <span class="comment">/* Clear slave bit count error interrupt flag */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    {</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga7ecc1e8ad94110a125011e6a4d6ae3fe">QSPI_STATUS_TXUFIF_Msk</a>; <span class="comment">/* Clear slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2ca309905ef1e141b4f18365ba03edbe">QSPI_STATUS_RXOVIF_Msk</a>; <span class="comment">/* Clear RX overrun interrupt flag */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    }</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> = <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga2a9c55e61eec352b9d00332ec3c68715">QSPI_STATUS_RXTOIF_Msk</a>; <span class="comment">/* Clear RX time-out interrupt flag */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    }</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadf08518b64399b0a0a945aebd21a54cd">  692</a></span>&#160;uint32_t <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadf08518b64399b0a0a945aebd21a54cd">QSPI_GetStatus</a>(<a class="code" href="struct_q_s_p_i___t.html">QSPI_T</a> *qspi, uint32_t u32Mask)</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;{</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    uint32_t u32Flag = 0U, u32TmpValue;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga256b3c73d04c7ac6f88fff457b99e747">QSPI_STATUS_BUSY_Msk</a>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">/* Check busy status */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f81010af752ff45affacdae13ee4437">QSPI_BUSY_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f81010af752ff45affacdae13ee4437">QSPI_BUSY_MASK</a>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gacaf67252a15ab567e2111e9a991cb702">QSPI_STATUS_RXEMPTY_Msk</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">/* Check RX empty flag */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ef569fb70f9b06bc6fbd788d0c21abf">QSPI_RX_EMPTY_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ef569fb70f9b06bc6fbd788d0c21abf">QSPI_RX_EMPTY_MASK</a>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    }</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gaf92f5e78684ddc9bc16cb358f32b953e">QSPI_STATUS_RXFULL_Msk</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">/* Check RX full flag */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4aebb1dc95b06722bb89f1da6049e618">QSPI_RX_FULL_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4aebb1dc95b06722bb89f1da6049e618">QSPI_RX_FULL_MASK</a>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    }</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga5a280c369548c26ff80966b2b687e2f6">QSPI_STATUS_TXEMPTY_Msk</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">/* Check TX empty flag */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23bc4ee90d58d5cd487081ae15416317">QSPI_TX_EMPTY_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23bc4ee90d58d5cd487081ae15416317">QSPI_TX_EMPTY_MASK</a>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    }</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga3fab83d4ddfe95dd34a56d10767d0ad4">QSPI_STATUS_TXFULL_Msk</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <span class="comment">/* Check TX full flag */</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga989b13357609c57d36dc63fb935c5c29">QSPI_TX_FULL_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga989b13357609c57d36dc63fb935c5c29">QSPI_TX_FULL_MASK</a>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga0e9ae48c252bb9bfb4adf1a5b5b54255">QSPI_STATUS_TXRXRST_Msk</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">/* Check TX/RX reset flag */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b52770a0e69e23d216efa0ad3abc00b">QSPI_TXRX_RESET_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b52770a0e69e23d216efa0ad3abc00b">QSPI_TXRX_RESET_MASK</a>;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    }</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#gac620092d33db9b5baeba9e579e282a93">QSPI_STATUS_QSPIENSTS_Msk</a>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="comment">/* Check QSPIEN flag */</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e7c68e35b8de0182c7c0bd858469619">QSPI_QSPIEN_STS_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    {</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e7c68e35b8de0182c7c0bd858469619">QSPI_QSPIEN_STS_MASK</a>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    }</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    u32TmpValue = qspi-&gt;<a class="code" href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">STATUS</a> &amp; <a class="code" href="group___r_e_g_i_s_t_e_r.html#ga8f855299d10a6f9685030abddfd876f7">QSPI_STATUS_SSLINE_Msk</a>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="comment">/* Check QSPIx_SS line status */</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga729eba58d37022682d8e3c5b5f82d1e1">QSPI_SSLINE_STS_MASK</a>) &amp;&amp; (u32TmpValue))</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        u32Flag |= <a class="code" href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga729eba58d37022682d8e3c5b5f82d1e1">QSPI_SSLINE_STS_MASK</a>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">return</span> u32Flag;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160; <span class="comment">/* end of group QSPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; <span class="comment">/* end of group QSPI_Driver */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2016 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5318aadbca7adb122b6847429747962f"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5318aadbca7adb122b6847429747962f">QSPI_EnableInt</a></div><div class="ttdeci">void QSPI_EnableInt(QSPI_T *qspi, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00370">qspi.c:370</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga9f542f3d1673238775f8eee51c1705e4"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga9f542f3d1673238775f8eee51c1705e4">QSPI_GetIntFlag</a></div><div class="ttdeci">uint32_t QSPI_GetIntFlag(QSPI_T *qspi, uint32_t u32Mask)</div><div class="ttdoc">Get interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00536">qspi.c:536</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga3acf9ad31f832bd00ef8425d0250f1d2"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga3acf9ad31f832bd00ef8425d0250f1d2">QSPI_STATUS_SSACTIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_SSACTIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00942">qspi_reg.h:942</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0fd4caab25e309c51a0b2feec626be03"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fd4caab25e309c51a0b2feec626be03">QSPI_FIFO_RXOV_INT_MASK</a></div><div class="ttdeci">#define QSPI_FIFO_RXOV_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00050">qspi.h:50</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga23bc4ee90d58d5cd487081ae15416317"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23bc4ee90d58d5cd487081ae15416317">QSPI_TX_EMPTY_MASK</a></div><div class="ttdeci">#define QSPI_TX_EMPTY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00057">qspi.h:57</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga5a280c369548c26ff80966b2b687e2f6"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga5a280c369548c26ff80966b2b687e2f6">QSPI_STATUS_TXEMPTY_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_TXEMPTY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00978">qspi_reg.h:978</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00365">M480.h:365</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html_a3745ed1d0e7c07c96c1c15c67b2a0b54"><div class="ttname"><a href="struct_q_s_p_i___t.html#a3745ed1d0e7c07c96c1c15c67b2a0b54">QSPI_T::SSCTL</a></div><div class="ttdeci">__IO uint32_t SSCTL</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00786">qspi_reg.h:786</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html_a662c09bc20b3a5cf3997b0c1a6e71f54"><div class="ttname"><a href="struct_q_s_p_i___t.html#a662c09bc20b3a5cf3997b0c1a6e71f54">QSPI_T::FIFOCTL</a></div><div class="ttdeci">__IO uint32_t FIFOCTL</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00788">qspi_reg.h:788</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8048ea6a22cd40fb17643c8551309d7c"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8048ea6a22cd40fb17643c8551309d7c">QSPI_SSINACT_INT_MASK</a></div><div class="ttdeci">#define QSPI_SSINACT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00044">qspi.h:44</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html_af2c8590d63db07780d3f4e075f0ad2fd"><div class="ttname"><a href="struct_q_s_p_i___t.html#af2c8590d63db07780d3f4e075f0ad2fd">QSPI_T::CLKDIV</a></div><div class="ttdeci">__IO uint32_t CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00785">qspi_reg.h:785</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga455f9ecedad0e76a3dbe15717ab10cee"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga455f9ecedad0e76a3dbe15717ab10cee">QSPI_FIFOCTL_RXTH_Pos</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00929">qspi_reg.h:929</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga256b3c73d04c7ac6f88fff457b99e747"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga256b3c73d04c7ac6f88fff457b99e747">QSPI_STATUS_BUSY_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_BUSY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00936">qspi_reg.h:936</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4d785bd75760c2e6b5172cc3d4c834ae"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4d785bd75760c2e6b5172cc3d4c834ae">CLK_CLKSEL2_QSPI0SEL_PCLK0</a></div><div class="ttdeci">#define CLK_CLKSEL2_QSPI0SEL_PCLK0</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00148">clk.h:148</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7107b05ef4f998a9b9b4da8893e1979a"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7107b05ef4f998a9b9b4da8893e1979a">QSPI_SetFIFO</a></div><div class="ttdeci">void QSPI_SetFIFO(QSPI_T *qspi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00306">qspi.c:306</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2855089404926dd4a3a957143f696f4f"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2855089404926dd4a3a957143f696f4f">QSPI_ClearRxFIFO</a></div><div class="ttdeci">void QSPI_ClearRxFIFO(QSPI_T *qspi)</div><div class="ttdoc">Clear RX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00169">qspi.c:169</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga8f855299d10a6f9685030abddfd876f7"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga8f855299d10a6f9685030abddfd876f7">QSPI_STATUS_SSLINE_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_SSLINE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00948">qspi_reg.h:948</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaada81c3726011ed4da4614055448942e"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaada81c3726011ed4da4614055448942e">QSPI_DisableInt</a></div><div class="ttdeci">void QSPI_DisableInt(QSPI_T *qspi, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00453">qspi.c:453</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadf08518b64399b0a0a945aebd21a54cd"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadf08518b64399b0a0a945aebd21a54cd">QSPI_GetStatus</a></div><div class="ttdeci">uint32_t QSPI_GetStatus(QSPI_T *qspi, uint32_t u32Mask)</div><div class="ttdoc">Get QSPI status.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00692">qspi.c:692</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html_a206e172729396fcc348743a70ceaa393"><div class="ttname"><a href="struct_q_s_p_i___t.html#a206e172729396fcc348743a70ceaa393">QSPI_T::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00789">qspi_reg.h:789</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga6030708e64689650902507720f1c709b"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga6030708e64689650902507720f1c709b">QSPI_ClearIntFlag</a></div><div class="ttdeci">void QSPI_ClearIntFlag(QSPI_T *qspi, uint32_t u32Mask)</div><div class="ttdoc">Clear interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00631">qspi.c:631</a></div></div>
<div class="ttc" id="_nu_micro_8h_html"><div class="ttname"><a href="_nu_micro_8h.html">NuMicro.h</a></div><div class="ttdoc">NuMicro peripheral access layer header file.</div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga5b3b21859fdc0d2654a1f5fe061594ad"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga5b3b21859fdc0d2654a1f5fe061594ad">QSPI_CTL_DWIDTH_Pos</a></div><div class="ttdeci">#define QSPI_CTL_DWIDTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00821">qspi_reg.h:821</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___p_e_r_i_p_h_e_r_a_l___d_e_c_l_a_r_a_t_i_o_n.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdef"><b>Definition:</b> <a href="_m480_8h_source.html#l00364">M480.h:364</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4aebb1dc95b06722bb89f1da6049e618"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4aebb1dc95b06722bb89f1da6049e618">QSPI_RX_FULL_MASK</a></div><div class="ttdeci">#define QSPI_RX_FULL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00056">qspi.h:56</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaa454fd9ac2556b01115533d83b88461a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaa454fd9ac2556b01115533d83b88461a">QSPI_STATUS_SLVBEIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_SLVBEIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00954">qspi_reg.h:954</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga6b52770a0e69e23d216efa0ad3abc00b"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b52770a0e69e23d216efa0ad3abc00b">QSPI_TXRX_RESET_MASK</a></div><div class="ttdeci">#define QSPI_TXRX_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00059">qspi.h:59</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html"><div class="ttname"><a href="struct_q_s_p_i___t.html">QSPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00025">qspi_reg.h:25</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga699ab88769d95ba03a3e79ebc2ff8f3e"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga699ab88769d95ba03a3e79ebc2ff8f3e">QSPI_Open</a></div><div class="ttdeci">uint32_t QSPI_Open(QSPI_T *qspi, uint32_t u32MasterSlave, uint32_t u32QSPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make QSPI module be ready to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00042">qspi.c:42</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga00704775dca12b6078285de825121773"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga00704775dca12b6078285de825121773">QSPI_Close</a></div><div class="ttdeci">void QSPI_Close(QSPI_T *qspi)</div><div class="ttdoc">Disable QSPI controller.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00156">qspi.c:156</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gad3e1f556279594fe05905ff3e7f71724"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad3e1f556279594fe05905ff3e7f71724">QSPI_SLVUR_INT_MASK</a></div><div class="ttdeci">#define QSPI_SLVUR_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00045">qspi.h:45</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga2c76347ae913596beec0c6bf1e009d18"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga2c76347ae913596beec0c6bf1e009d18">CLK_CLKSEL2_QSPI0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_QSPI0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="clk__reg_8h_source.html#l02558">clk_reg.h:2558</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaab7e72ce94da0ea66b0e58a02ee2bcf3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaab7e72ce94da0ea66b0e58a02ee2bcf3">QSPI_FIFOCTL_RXTH_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXTH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00930">qspi_reg.h:930</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4a7eed4a12290cce6df14ff4e65c73cf"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4a7eed4a12290cce6df14ff4e65c73cf">QSPI_FIFO_RXTH_INT_MASK</a></div><div class="ttdeci">#define QSPI_FIFO_RXTH_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00049">qspi.h:49</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaf92f5e78684ddc9bc16cb358f32b953e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaf92f5e78684ddc9bc16cb358f32b953e">QSPI_STATUS_RXFULL_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_RXFULL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00963">qspi_reg.h:963</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga57d17ded34d5d08b74582e22d925e557"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga57d17ded34d5d08b74582e22d925e557">QSPI_CTL_QSPIEN_Msk</a></div><div class="ttdeci">#define QSPI_CTL_QSPIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00807">qspi_reg.h:807</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaed153870b67c9f5d3d88229af823651"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaed153870b67c9f5d3d88229af823651">QSPI_TXUF_INT_MASK</a></div><div class="ttdeci">#define QSPI_TXUF_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00047">qspi.h:47</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7af5aa9e7cdb0bc76916bc529c6a4e41"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7af5aa9e7cdb0bc76916bc529c6a4e41">QSPI_STATUS_RXTHIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_RXTHIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00966">qspi_reg.h:966</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0e33d3f67b0d059c7967a94534a6e887"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0e33d3f67b0d059c7967a94534a6e887">QSPI_ClearTxFIFO</a></div><div class="ttdeci">void QSPI_ClearTxFIFO(QSPI_T *qspi)</div><div class="ttdoc">Clear TX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00181">qspi.c:181</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga051f7e0d9df5f81fe983ce5d89d7fa75"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga051f7e0d9df5f81fe983ce5d89d7fa75">QSPI_FIFOCTL_RXFBCLR_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXFBCLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00924">qspi_reg.h:924</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8e549d4e546643b1b3cf250e2e90647a"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK0Freq(void)</div><div class="ttdoc">Get PCLK0 frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00163">clk.c:163</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga18f6b0ab82877b466622a85d4d9ee2b2"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga18f6b0ab82877b466622a85d4d9ee2b2">QSPI_SSCTL_SS_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00858">qspi_reg.h:858</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga729eba58d37022682d8e3c5b5f82d1e1"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga729eba58d37022682d8e3c5b5f82d1e1">QSPI_SSLINE_STS_MASK</a></div><div class="ttdeci">#define QSPI_SSLINE_STS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00061">qspi.h:61</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga7ea36d199b2ae50b3cad32cf2e4c7752"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7ea36d199b2ae50b3cad32cf2e4c7752">QSPI_SLVBE_INT_MASK</a></div><div class="ttdeci">#define QSPI_SLVBE_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00046">qspi.h:46</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga989b13357609c57d36dc63fb935c5c29"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga989b13357609c57d36dc63fb935c5c29">QSPI_TX_FULL_MASK</a></div><div class="ttdeci">#define QSPI_TX_FULL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00058">qspi.h:58</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga27e5e3e74d109c7de804fe441f69535f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27e5e3e74d109c7de804fe441f69535f">CLK_CLKSEL2_QSPI0SEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL2_QSPI0SEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00146">clk.h:146</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gae241fad0d8e4c6bc1dc37b8b8d436cd7"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gae241fad0d8e4c6bc1dc37b8b8d436cd7">SYS_IPRST1_QSPI0RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST1_QSPI0RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="sys__reg_8h_source.html#l04920">sys_reg.h:4920</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga6321682dc10d0a5eae15db05ead7781a"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga6321682dc10d0a5eae15db05ead7781a">QSPI_STATUS_UNITIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_UNITIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00939">qspi_reg.h:939</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga90827e12a0de5570c4c64b298783fee0"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga90827e12a0de5570c4c64b298783fee0">QSPI_EnableAutoSS</a></div><div class="ttdeci">void QSPI_EnableAutoSS(QSPI_T *qspi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00206">qspi.c:206</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga42c21c6a14009c2ac1d2904dc948f369"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga42c21c6a14009c2ac1d2904dc948f369">QSPI_SetBusClock</a></div><div class="ttdeci">uint32_t QSPI_SetBusClock(QSPI_T *qspi, uint32_t u32BusClock)</div><div class="ttdoc">Set the QSPI bus clock.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00223">qspi.c:223</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga4cb27556b935e0a2b61cb32fbc37a7ff"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga4cb27556b935e0a2b61cb32fbc37a7ff">QSPI_SSCTL_SSACTIEN_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SSACTIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00882">qspi_reg.h:882</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0924102a7fc068c5bb7548f00e625c27"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0924102a7fc068c5bb7548f00e625c27">QSPI_UNIT_INT_MASK</a></div><div class="ttdeci">#define QSPI_UNIT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00042">qspi.h:42</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7f0c9a29d95ac23ff8b5ddc940eab340"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7f0c9a29d95ac23ff8b5ddc940eab340">QSPI_FIFOCTL_RXTOIEN_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXTOIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00912">qspi_reg.h:912</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac56f414cec06e8fcd8edf22824f16927"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac56f414cec06e8fcd8edf22824f16927">QSPI_FIFO_TXTH_INT_MASK</a></div><div class="ttdeci">#define QSPI_FIFO_TXTH_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00048">qspi.h:48</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga2ca309905ef1e141b4f18365ba03edbe"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga2ca309905ef1e141b4f18365ba03edbe">QSPI_STATUS_RXOVIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_RXOVIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00969">qspi_reg.h:969</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8ef569fb70f9b06bc6fbd788d0c21abf"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ef569fb70f9b06bc6fbd788d0c21abf">QSPI_RX_EMPTY_MASK</a></div><div class="ttdeci">#define QSPI_RX_EMPTY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00055">qspi.h:55</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">Get PLL clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l01221">clk.c:1221</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga68fa5f15027719d66f1373f0590b8638"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fa5f15027719d66f1373f0590b8638">CLK_CLKSEL2_QSPI0SEL_HXT</a></div><div class="ttdeci">#define CLK_CLKSEL2_QSPI0SEL_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00145">clk.h:145</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga41fbe9fd86d3e5de2c257fd0b2fd5416"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41fbe9fd86d3e5de2c257fd0b2fd5416">QSPI_SS_ACTIVE_LOW</a></div><div class="ttdeci">#define QSPI_SS_ACTIVE_LOW</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00039">qspi.h:39</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga9fed464f850913303b89efa9d3b1d3d2"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga9fed464f850913303b89efa9d3b1d3d2">QSPI_SSCTL_SSACTPOL_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SSACTPOL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00861">qspi_reg.h:861</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gac620092d33db9b5baeba9e579e282a93"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gac620092d33db9b5baeba9e579e282a93">QSPI_STATUS_QSPIENSTS_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_QSPIENSTS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00975">qspi_reg.h:975</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaec132b8d249198158f5c83214752d879"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaec132b8d249198158f5c83214752d879">QSPI_CLKDIV_DIVIDER_Pos</a></div><div class="ttdeci">#define QSPI_CLKDIV_DIVIDER_Pos</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00854">qspi_reg.h:854</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga4349fff8592a7248175dd89dc85c9ddd"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga4349fff8592a7248175dd89dc85c9ddd">QSPI_STATUS_SLVURIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_SLVURIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00957">qspi_reg.h:957</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga9df6fb0a1e92c3218b40a89a9faa2bd3"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga9df6fb0a1e92c3218b40a89a9faa2bd3">QSPI_FIFOCTL_TXFBCLR_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_TXFBCLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00927">qspi_reg.h:927</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga2a9c55e61eec352b9d00332ec3c68715"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga2a9c55e61eec352b9d00332ec3c68715">QSPI_STATUS_RXTOIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_RXTOIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00972">qspi_reg.h:972</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga32b2b540e5378429add69af9f9d88d14"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga32b2b540e5378429add69af9f9d88d14">QSPI_SSCTL_SLVBEIEN_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SLVBEIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00876">qspi_reg.h:876</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gabf2b44107c677a6ad15e38a941c8d7fd"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gabf2b44107c677a6ad15e38a941c8d7fd">QSPI_SSCTL_SLVURIEN_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SLVURIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00879">qspi_reg.h:879</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga3fab83d4ddfe95dd34a56d10767d0ad4"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga3fab83d4ddfe95dd34a56d10767d0ad4">QSPI_STATUS_TXFULL_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_TXFULL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00981">qspi_reg.h:981</a></div></div>
<div class="ttc" id="struct_q_s_p_i___t_html_aa3df02fe632d49d7ad63d7aea15d6680"><div class="ttname"><a href="struct_q_s_p_i___t.html#aa3df02fe632d49d7ad63d7aea15d6680">QSPI_T::CTL</a></div><div class="ttdeci">__IO uint32_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00784">qspi_reg.h:784</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga8014cecea73bc32cf8eaf8c1d72a5243"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga8014cecea73bc32cf8eaf8c1d72a5243">QSPI_CTL_UNITIEN_Msk</a></div><div class="ttdeci">#define QSPI_CTL_UNITIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00837">qspi_reg.h:837</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gacaf67252a15ab567e2111e9a991cb702"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gacaf67252a15ab567e2111e9a991cb702">QSPI_STATUS_RXEMPTY_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_RXEMPTY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00960">qspi_reg.h:960</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaa79c03ab2adcd8940cac1f4bc2a70f49"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaa79c03ab2adcd8940cac1f4bc2a70f49">QSPI_FIFOCTL_RXOVIEN_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXOVIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00915">qspi_reg.h:915</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gac3b7eaca1244844f8f26e0626f004bb6"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b7eaca1244844f8f26e0626f004bb6">QSPI_SSACT_INT_MASK</a></div><div class="ttdeci">#define QSPI_SSACT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00043">qspi.h:43</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaa7e8f0e3e37829c94ac3da95cc7abdb8"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaa7e8f0e3e37829c94ac3da95cc7abdb8">QSPI_CLKDIV_DIVIDER_Msk</a></div><div class="ttdeci">#define QSPI_CLKDIV_DIVIDER_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00855">qspi_reg.h:855</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaacd173d0ad64980b06761f19582478dd"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaacd173d0ad64980b06761f19582478dd">QSPI_STATUS_SSINAIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_SSINAIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00945">qspi_reg.h:945</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga481d9637cd587342cfbe1024894fba18"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga481d9637cd587342cfbe1024894fba18">QSPI_FIFOCTL_TXTH_Pos</a></div><div class="ttdeci">#define QSPI_FIFOCTL_TXTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00932">qspi_reg.h:932</a></div></div>
<div class="ttc" id="system___m480_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___m480_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00026">system_M480.h:26</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00277">clk.c:277</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga767df48d2aa0ab9db1f28d87c1975be9"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga767df48d2aa0ab9db1f28d87c1975be9">QSPI_FIFO_RXTO_INT_MASK</a></div><div class="ttdeci">#define QSPI_FIFO_RXTO_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00051">qspi.h:51</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga52f81c9e0151e6f3b666c65c990eaefa"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52f81c9e0151e6f3b666c65c990eaefa">QSPI_MASTER</a></div><div class="ttdeci">#define QSPI_MASTER</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00035">qspi.h:35</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gaa48fc9b28c7d724f0a2dfa380a73c5d0"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gaa48fc9b28c7d724f0a2dfa380a73c5d0">QSPI_FIFOCTL_RXTHIEN_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_RXTHIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00906">qspi_reg.h:906</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga14bbbaecc3fadda10ac001f058e9025e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga14bbbaecc3fadda10ac001f058e9025e">QSPI_SSCTL_AUTOSS_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_AUTOSS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00864">qspi_reg.h:864</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gada389d6c49d572eb8a57066a771b4f68"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gada389d6c49d572eb8a57066a771b4f68">QSPI_SSCTL_SSINAIEN_Msk</a></div><div class="ttdeci">#define QSPI_SSCTL_SSINAIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00885">qspi_reg.h:885</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga0e9ae48c252bb9bfb4adf1a5b5b54255"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga0e9ae48c252bb9bfb4adf1a5b5b54255">QSPI_STATUS_TXRXRST_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_TXRXRST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00990">qspi_reg.h:990</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga569b9d8524989b6b413619e1d48cf270"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga569b9d8524989b6b413619e1d48cf270">QSPI_FIFOCTL_TXTH_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_TXTH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00933">qspi_reg.h:933</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7e29b7e70d5f18b2065b7b2ddf4ceb3e"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7e29b7e70d5f18b2065b7b2ddf4ceb3e">QSPI_STATUS_TXTHIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_TXTHIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00984">qspi_reg.h:984</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga65977063af278df3399e9907d4fca2ff"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga65977063af278df3399e9907d4fca2ff">QSPI_FIFOCTL_TXUFIEN_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_TXUFIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00921">qspi_reg.h:921</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1f81010af752ff45affacdae13ee4437"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f81010af752ff45affacdae13ee4437">QSPI_BUSY_MASK</a></div><div class="ttdeci">#define QSPI_BUSY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00054">qspi.h:54</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga6e7c68e35b8de0182c7c0bd858469619"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e7c68e35b8de0182c7c0bd858469619">QSPI_QSPIEN_STS_MASK</a></div><div class="ttdeci">#define QSPI_QSPIEN_STS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8h_source.html#l00060">qspi.h:60</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_gae482dcd6e2a3ebfe88f986d8a492c4be"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#gae482dcd6e2a3ebfe88f986d8a492c4be">QSPI_FIFOCTL_TXTHIEN_Msk</a></div><div class="ttdeci">#define QSPI_FIFOCTL_TXTHIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00909">qspi_reg.h:909</a></div></div>
<div class="ttc" id="system___m480_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___m480_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m480_8h_source.html#l00024">system_M480.h:24</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga836cad160a201e7699e95410621db25f"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga836cad160a201e7699e95410621db25f">QSPI_GetBusClock</a></div><div class="ttdeci">uint32_t QSPI_GetBusClock(QSPI_T *qspi)</div><div class="ttdoc">Get the actual frequency of QSPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00319">qspi.c:319</a></div></div>
<div class="ttc" id="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaafb6a8f223419e7e7fb29ddbaf7c5b33"><div class="ttname"><a href="group___q_s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafb6a8f223419e7e7fb29ddbaf7c5b33">QSPI_DisableAutoSS</a></div><div class="ttdeci">void QSPI_DisableAutoSS(QSPI_T *qspi)</div><div class="ttdoc">Disable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="qspi_8c_source.html#l00192">qspi.c:192</a></div></div>
<div class="ttc" id="group___r_e_g_i_s_t_e_r_html_ga7ecc1e8ad94110a125011e6a4d6ae3fe"><div class="ttname"><a href="group___r_e_g_i_s_t_e_r.html#ga7ecc1e8ad94110a125011e6a4d6ae3fe">QSPI_STATUS_TXUFIF_Msk</a></div><div class="ttdeci">#define QSPI_STATUS_TXUFIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="qspi__reg_8h_source.html#l00987">qspi_reg.h:987</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 30 2019 10:15:11 for M480 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
