INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_COO_SpMV_top -prj COO_SpMV.prj --initfile /opt/xilinx/xilinx_2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s COO_SpMV 
Multi-threading is on. Using 8 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_COO_SpMV_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:122]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:123]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.autotb.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_col
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_val_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_val_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV_fadd_32ns_32ns_32_5_full_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV_fadd_32ns_32ns_32_5_full_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/COO_SpMV_fmul_32ns_32ns_32_4_max_dsp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COO_SpMV_fmul_32ns_32ns_32_4_max_dsp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/COO_SpMV_ap_fadd_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COO_SpMV_ap_fadd_3_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/sim/verilog/ip/xil_defaultlib/COO_SpMV_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity COO_SpMV_ap_fmul_2_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/COO_SpMV_ap_fadd_3_full_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/build/xfndry/IP_2016.2/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_2 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/COO_SpMV_ap_fmul_2_max_dsp_32.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_6.xbip_utils_v3_0_6_pkg
Compiling package axi_utils_v2_0_2.axi_utils_v2_0_2_pkg
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_exp_table_...
Compiling package mult_gen_v12_0_11.mult_gen_v12_0_11_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_2.floating_point_v7_1_2_pkg
Compiling package floating_point_v7_1_2.flt_utils
Compiling package xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_2.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_2.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_2.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture coo_spmv_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.COO_SpMV_ap_fadd_3_full_dsp_32 [coo_spmv_ap_fadd_3_full_dsp_32_d...]
Compiling module xil_defaultlib.COO_SpMV_fadd_32ns_32ns_32_5_ful...
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_2.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_2.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_2.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_2.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_2.xbip_pipe_v3_0_2_viv [\xbip_pipe_v3_0_2_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_2.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_2.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_2.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_2.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_2.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2_viv [\floating_point_v7_1_2_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_2.floating_point_v7_1_2 [\floating_point_v7_1_2(c_xdevice...]
Compiling architecture coo_spmv_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.COO_SpMV_ap_fmul_2_max_dsp_32 [coo_spmv_ap_fmul_2_max_dsp_32_de...]
Compiling module xil_defaultlib.COO_SpMV_fmul_32ns_32ns_32_4_max...
Compiling module xil_defaultlib.COO_SpMV
Compiling module xil_defaultlib.AESL_automem_row
Compiling module xil_defaultlib.AESL_automem_col
Compiling module xil_defaultlib.AESL_automem_val_r
Compiling module xil_defaultlib.AESL_automem_vector
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_COO_SpMV_top
Built simulation snapshot COO_SpMV
