SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,Ux2FPGA_sb_0.CORERESETP_0.ddr_settled_q1,Ux2FPGA_sb_0/CCC_0/GL0,Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
2,Ux2FPGA_sb_0.CORERESETP_0.release_sdif0_core_q1,Ux2FPGA_sb_0/CCC_0/GL0,Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
3,Ux2FPGA_sb_0.CORERESETP_0.release_sdif1_core_q1,Ux2FPGA_sb_0/CCC_0/GL0,Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
4,Ux2FPGA_sb_0.CORERESETP_0.release_sdif2_core_q1,Ux2FPGA_sb_0/CCC_0/GL0,Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.
5,Ux2FPGA_sb_0.CORERESETP_0.release_sdif3_core_q1,Ux2FPGA_sb_0/CCC_0/GL0,Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT,NA,False Path Constraint,YES,2,NO,Combinatorial logic detected at clock domain crossing.