FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2013 - 2015 Fujitsu Semiconductor, Ltd
 *              Vincent Yang <vincent.yang@tw.fujitsu.com>
 * Copyright (C) 2015 Linaro Ltd  Andy Green <andy.green@linaro.org>
 * Copyright (C) 2019 Socionext Inc.
 *
 */

/* F_SDH30 extended Controller registers */
#define F_SDH30_AHB_CONFIG      0x100
#define  F_SDH30_AHB_BIGED      BIT(6)
#define  F_SDH30_BUSLOCK_DMA    BIT(5)
#define  F_SDH30_BUSLOCK_EN     BIT(4)
#define  F_SDH30_SIN            BIT(3)
#define  F_SDH30_AHB_INCR_16    BIT(2)
#define  F_SDH30_AHB_INCR_8     BIT(1)
#define  F_SDH30_AHB_INCR_4     BIT(0)

#define F_SDH30_TUNING_SETTING  0x108
#define  F_SDH30_CMD_CHK_DIS    BIT(16)

/* bench 25009.3.0 f20129ff8a13 */
/* bench 25009.3.1 c0026133d61a */
/* bench 25009.3.2 3a221a3dbb92 */
/* bench 25009.3.3 fdec6220b376 */
/* bench 25009.3.4 75512064dfe2 */
/* bench 25009.3.5 28f66f0c4b2e */
/* bench 25009.3.6 f7ea9b1be8de */
/* bench 25009.3.7 c5007d418cd3 */
/* bench 25009.3.8 48f3bd962eb4 */
/* bench 25009.3.9 388ec126b3f0 */
/* bench 25009.3.10 93cf1d703767 */
/* bench 25009.3.11 22d1732230e1 */
/* bench 25009.3.12 afb6be30d5d6 */
#define  F_SDH30_MSEL_O_1_8     BIT(18)

#define F_SDH30_ESD_CONTROL     0x124
#define	 F_SDH30_EMMC_RST		BIT(1)
#define  F_SDH30_CMD_DAT_DELAY	BIT(9)
/* bench 3422.5.0 2d9913bdc4dc */
/* bench 3422.5.1 e779543a3287 */
/* bench 3422.5.2 5d87ea15a715 */
/* bench 3422.5.3 f3dc43235610 */

#define F_SDH30_MIN_CLOCK		400000
