{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729979868686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729979868687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 17:57:48 2024 " "Processing started: Sat Oct 26 17:57:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729979868687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979868687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_EcoLogic -c DE10_EcoLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_EcoLogic -c DE10_EcoLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979868687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729979868895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729979868895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_network_16.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_network_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_network " "Found entity 1: logic_network" {  } { { "logic_network_16.v" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/logic_network_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bhv " "Found design unit 1: top_level-bhv" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874555 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file argmax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArgMax-Behavioral " "Found design unit 1: ArgMax-Behavioral" {  } { { "argmax.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/argmax.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArgMax " "Found entity 1: ArgMax" {  } { { "argmax.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/argmax.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_network.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_network.v" { { "Info" "ISGN_ENTITY_NAME" "1 dummy_network " "Found entity 1: dummy_network" {  } { { "dummy_network.v" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/dummy_network.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-tb " "Found design unit 1: top_level_tb-tb" {  } { { "top_level_tb.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874559 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file argmax_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 argmax_tb-tb " "Found design unit 1: argmax_tb-tb" {  } { { "argmax_tb.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/argmax_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874560 ""} { "Info" "ISGN_ENTITY_NAME" "1 argmax_tb " "Found entity 1: argmax_tb" {  } { { "argmax_tb.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/argmax_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountOnes-Behavioral " "Found design unit 1: CountOnes-Behavioral" {  } { { "CountOnes.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/CountOnes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874561 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountOnes " "Found entity 1: CountOnes" {  } { { "CountOnes.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/CountOnes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874562 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729979874604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArgMax ArgMax:U_ARGMAX " "Elaborating entity \"ArgMax\" for hierarchy \"ArgMax:U_ARGMAX\"" {  } { { "top_level.vhd" "U_ARGMAX" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U_MEMORY " "Elaborating entity \"ROM\" for hierarchy \"ROM:U_MEMORY\"" {  } { { "top_level.vhd" "U_MEMORY" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:U_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_input.mif " "Parameter \"init_file\" = \"image_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729979874717 ""}  } { { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729979874717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_his3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_his3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_his3 " "Found entity 1: altsyncram_his3" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729979874769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979874769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_his3 ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated " "Elaborating entity \"altsyncram_his3\" for hierarchy \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_network logic_network:U_NETWORK " "Elaborating entity \"logic_network\" for hierarchy \"logic_network:U_NETWORK\"" {  } { { "top_level.vhd" "U_NETWORK" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979874775 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[221\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[221\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4899 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879054 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[82\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1841 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879054 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a82"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729979879054 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729979879054 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[41\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[58\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[144\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[144\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[170\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[170\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[181\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[181\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[184\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[184\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[187\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[187\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[199\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[199\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[232\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[232\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 5141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[234\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[234\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 5185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[216\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[216\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[71\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[193\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[193\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4283 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[60\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[156\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[156\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[206\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[206\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4569 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[145\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[145\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3227 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[179\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[179\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[65\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[190\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[190\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[61\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[222\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[222\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[148\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[148\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[57\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1291 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[212\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[212\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 4701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[146\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[146\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 3249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[33\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879082 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a33"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729979879082 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729979879082 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[80\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 1797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879104 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[251\] " "Synthesized away node \"ROM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_his3:auto_generated\|q_a\[251\]\"" {  } { { "db/altsyncram_his3.tdf" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/db/altsyncram_his3.tdf" 5559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/ROM.vhd" 61 0 0 } } { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1729979879104 "|top_level|ROM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_his3:auto_generated|ram_block1a251"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1729979879104 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1729979879104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[2\] GND " "Pin \"outputs\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729979879339 "|top_level|outputs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[3\] GND " "Pin \"outputs\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729979879339 "|top_level|outputs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[6\] GND " "Pin \"outputs\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729979879339 "|top_level|outputs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputs\[7\] GND " "Pin \"outputs\[7\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/lando/Documents/GitHub/EcoLogic/Quartus/top_level.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729979879339 "|top_level|outputs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729979879339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729979879390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729979879652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729979879796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729979879796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "660 " "Implemented 660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729979879851 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729979879851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729979879851 ""} { "Info" "ICUT_CUT_TM_RAMS" "221 " "Implemented 221 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729979879851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729979879851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729979879870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 17:57:59 2024 " "Processing ended: Sat Oct 26 17:57:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729979879870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729979879870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729979879870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729979879870 ""}
