<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Deep sleep mode 4"/>
<meta name="DC.Relation" scheme="URI" content="GUID-BD32F550-7639-4241-A13E-03413ED8C5C3.html"/>
<meta name="prodname" content=""/>
<meta name="version" content="1"/>
<meta name="release" content="0"/>
<meta name="modification" content="0"/>
<meta name="DC.Creator" content="NXP Semiconductors"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-7E1CD5F6-C644-43CD-94CA-D6A028CAD4E8"/>
<meta name="DC.Language" content="en-us"/>
<link rel="stylesheet" type="text/css" href="commonltr.css"/>
<title>Deep sleep mode 4</title>
</head>
<body id="GUID-7E1CD5F6-C644-43CD-94CA-D6A028CAD4E8">


    <h1 class="title topictitle1">Deep sleep mode 4</h1>

    <div class="body">
        <p class="p">This is the lowest power mode. It was designed to be used when all stacks enabled for
            this platform are idle. In this mode, the MCU enters VLLS0/VLLS1 and all enabled link
            layers remain idle. The SoC wakes up from this mode by the on-board switches or by DCDC
            power switch (when DCDC is in buck mode) using LLWU module. No synchronization for
            low-power timers is made because this deep sleep mode is exited through reset sequence.
            There are two defines that configures this mode:</p>

        <p class="p">cPWR_DCDC_InBypass configures the VLLS mode used. If this define is TRUE the MCU enters
            VLLS0. Otherwise, the MCU enters VLLS1 because VLLS0 is not allowed in DCDC buck or
            boost mode.</p>

        <p class="p">cPWR_POR_DisabledInVLLS0. This define only has meaning if cPWR_DCDC_InBypass is TRUE so
            the MCU enters VLLS0 mode. If TRUE, this define disables the POR circuit in VLLS0 making
            this deep sleep mode lowest power mode possible.</p>

    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="GUID-BD32F550-7639-4241-A13E-03413ED8C5C3.html">Kinetis Wireless Dual Mode (Bluetooth LE and IEEEÂ® 802.15.4) Microcontrollers Low-power Library Overview</a></div>
</div>
</div>

</body>
</html>