<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\impl\gwsynthesis\gng.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\src\tang_nano_9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\teuku\Documents\Github\fpga_gng\gng_neorv32_accelerator_V2\gng_gowin_project\src\tang_nano_9k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 31 22:14:57 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>413</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>412</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_i </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>27.000(MHz)</td>
<td>93.074(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.293</td>
<td>u_tx/bit_idx_0_s1/Q</td>
<td>u_tx/txd_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.344</td>
</tr>
<tr>
<td>2</td>
<td>26.718</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/sm_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.919</td>
</tr>
<tr>
<td>3</td>
<td>27.191</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/sm_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.446</td>
</tr>
<tr>
<td>4</td>
<td>27.279</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_13_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.358</td>
</tr>
<tr>
<td>5</td>
<td>27.300</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_17_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.337</td>
</tr>
<tr>
<td>6</td>
<td>27.306</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_4_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.331</td>
</tr>
<tr>
<td>7</td>
<td>27.309</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/send_idx_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.328</td>
</tr>
<tr>
<td>8</td>
<td>27.309</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/sm_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.328</td>
</tr>
<tr>
<td>9</td>
<td>27.411</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_2_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.225</td>
</tr>
<tr>
<td>10</td>
<td>27.419</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_18_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.218</td>
</tr>
<tr>
<td>11</td>
<td>27.466</td>
<td>u_tx/clk_cnt_9_s0/Q</td>
<td>u_tx/clk_cnt_28_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.171</td>
</tr>
<tr>
<td>12</td>
<td>27.472</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_8_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.165</td>
</tr>
<tr>
<td>13</td>
<td>27.559</td>
<td>u_tx/clk_cnt_20_s0/Q</td>
<td>u_tx/txd_s1/CE</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.434</td>
</tr>
<tr>
<td>14</td>
<td>27.564</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_19_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.073</td>
</tr>
<tr>
<td>15</td>
<td>27.607</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_20_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.030</td>
</tr>
<tr>
<td>16</td>
<td>27.623</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_0_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.014</td>
</tr>
<tr>
<td>17</td>
<td>27.627</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_9_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.010</td>
</tr>
<tr>
<td>18</td>
<td>27.635</td>
<td>u_rx/clk_cnt_0_s0/Q</td>
<td>u_rx/clk_cnt_30_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.002</td>
</tr>
<tr>
<td>19</td>
<td>27.694</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_10_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.943</td>
</tr>
<tr>
<td>20</td>
<td>27.863</td>
<td>u_tx/clk_cnt_9_s0/Q</td>
<td>u_tx/clk_cnt_27_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.774</td>
</tr>
<tr>
<td>21</td>
<td>27.930</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_16_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.707</td>
</tr>
<tr>
<td>22</td>
<td>27.955</td>
<td>u_tx/clk_cnt_9_s0/Q</td>
<td>u_tx/clk_cnt_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.682</td>
</tr>
<tr>
<td>23</td>
<td>27.966</td>
<td>u_rx/clk_cnt_0_s0/Q</td>
<td>u_rx/clk_cnt_19_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.671</td>
</tr>
<tr>
<td>24</td>
<td>28.011</td>
<td>u_rx/clk_cnt_30_s0/Q</td>
<td>u_rx/clk_cnt_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.626</td>
</tr>
<tr>
<td>25</td>
<td>28.028</td>
<td>u_gng/delay_cnt_0_s2/Q</td>
<td>u_gng/delay_cnt_3_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>8.609</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_tx/bit_idx_2_s1/Q</td>
<td>u_tx/bit_idx_2_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>u_tx/clk_cnt_4_s0/Q</td>
<td>u_tx/clk_cnt_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_tx/clk_cnt_5_s0/Q</td>
<td>u_tx/clk_cnt_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_tx/clk_cnt_20_s0/Q</td>
<td>u_tx/clk_cnt_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_tx/clk_cnt_21_s0/Q</td>
<td>u_tx/clk_cnt_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_tx/clk_cnt_25_s0/Q</td>
<td>u_tx/clk_cnt_25_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_tx/clk_cnt_28_s0/Q</td>
<td>u_tx/clk_cnt_28_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_tx/clk_cnt_31_s0/Q</td>
<td>u_tx/clk_cnt_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_gng/delay_cnt_3_s2/Q</td>
<td>u_gng/delay_cnt_3_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_gng/delay_cnt_4_s2/Q</td>
<td>u_gng/delay_cnt_4_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_gng/delay_cnt_9_s2/Q</td>
<td>u_gng/delay_cnt_9_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_gng/delay_cnt_18_s2/Q</td>
<td>u_gng/delay_cnt_18_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_gng/delay_cnt_19_s2/Q</td>
<td>u_gng/delay_cnt_19_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_copy_8to32/word_i_0_s3/Q</td>
<td>u_copy_8to32/word_i_0_s3/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_copy_8to32/byte_k_1_s2/Q</td>
<td>u_copy_8to32/byte_k_1_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>u_copy_8to32/word_i_4_s2/Q</td>
<td>u_copy_8to32/word_i_4_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>u_copy_8to32/word_i_6_s2/Q</td>
<td>u_copy_8to32/word_i_6_s2/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>u_store/wr_idx_3_s0/Q</td>
<td>u_store/wr_idx_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>u_rx/bit_idx_0_s1/Q</td>
<td>u_rx/bit_idx_0_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>u_rx/bit_idx_1_s1/Q</td>
<td>u_rx/bit_idx_1_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_rx/clk_cnt_8_s0/Q</td>
<td>u_rx/clk_cnt_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_rx/clk_cnt_10_s0/Q</td>
<td>u_rx/clk_cnt_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_rx/clk_cnt_21_s0/Q</td>
<td>u_rx/clk_cnt_21_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_rx/clk_cnt_23_s0/Q</td>
<td>u_rx/clk_cnt_23_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_rx/clk_cnt_31_s0/Q</td>
<td>u_rx/clk_cnt_31_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>full_p_dly_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>store_clear_p_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>sm_1_s4</td>
</tr>
<tr>
<td>4</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_rx/clk_cnt_26_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_rx/clk_cnt_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_copy_8to32/st_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_tx/clk_cnt_25_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_tx/clk_cnt_26_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_copy_8to32/done_o_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.463</td>
<td>16.713</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_i</td>
<td>u_tx/clk_cnt_27_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/bit_idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/txd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][B]</td>
<td>u_tx/bit_idx_0_s1/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R17C25[0][B]</td>
<td style=" font-weight:bold;">u_tx/bit_idx_0_s1/Q</td>
</tr>
<tr>
<td>6.013</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_tx/n106_s3/I0</td>
</tr>
<tr>
<td>6.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">u_tx/n106_s3/F</td>
</tr>
<tr>
<td>7.171</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_tx/n112_s10/S0</td>
</tr>
<tr>
<td>7.643</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_tx/n112_s10/O</td>
</tr>
<tr>
<td>8.441</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td>u_tx/n264_s14/I0</td>
</tr>
<tr>
<td>9.473</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n264_s14/F</td>
</tr>
<tr>
<td>9.479</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td>u_tx/n264_s12/I1</td>
</tr>
<tr>
<td>10.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][A]</td>
<td style=" background: #97FFFF;">u_tx/n264_s12/F</td>
</tr>
<tr>
<td>10.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td>u_tx/n264_s10/I1</td>
</tr>
<tr>
<td>11.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[3][B]</td>
<td style=" background: #97FFFF;">u_tx/n264_s10/F</td>
</tr>
<tr>
<td>15.074</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_tx/txd_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_tx/txd_s1/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_tx/txd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 40.410%; route: 5.706, 55.160%; tC2Q: 0.458, 4.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/sm_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>13.550</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>u_gng/n295_s12/I0</td>
</tr>
<tr>
<td>14.649</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s12/F</td>
</tr>
<tr>
<td>14.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">u_gng/sm_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>u_gng/sm_5_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>u_gng/sm_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 33.965%; route: 6.092, 61.415%; tC2Q: 0.458, 4.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/sm_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>13.550</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>u_gng/n298_s12/I0</td>
</tr>
<tr>
<td>14.176</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">u_gng/n298_s12/F</td>
</tr>
<tr>
<td>14.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">u_gng/sm_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>u_gng/sm_2_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>u_gng/sm_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.896, 30.658%; route: 6.092, 64.490%; tC2Q: 0.458, 4.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.898</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td>u_gng/n268_s14/I1</td>
</tr>
<tr>
<td>12.720</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[3][A]</td>
<td style=" background: #97FFFF;">u_gng/n268_s14/F</td>
</tr>
<tr>
<td>13.056</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>u_gng/n268_s12/I3</td>
</tr>
<tr>
<td>14.088</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n268_s12/F</td>
</tr>
<tr>
<td>14.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>u_gng/delay_cnt_13_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>u_gng/delay_cnt_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 35.283%; route: 5.598, 59.819%; tC2Q: 0.458, 4.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>13.245</td>
<td>1.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_gng/n260_s13/I2</td>
</tr>
<tr>
<td>14.067</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n260_s13/F</td>
</tr>
<tr>
<td>14.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_gng/delay_cnt_17_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>u_gng/delay_cnt_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.092, 33.116%; route: 5.787, 61.975%; tC2Q: 0.458, 4.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.759</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td>u_gng/n286_s14/I0</td>
</tr>
<tr>
<td>12.820</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s14/F</td>
</tr>
<tr>
<td>13.239</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/n286_s13/I2</td>
</tr>
<tr>
<td>14.061</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n286_s13/F</td>
</tr>
<tr>
<td>14.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/delay_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/delay_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 35.699%; route: 5.541, 59.389%; tC2Q: 0.458, 4.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/send_idx_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>13.236</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_gng/n242_s14/I1</td>
</tr>
<tr>
<td>14.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n242_s14/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">u_gng/send_idx_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_gng/send_idx_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>u_gng/send_idx_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.092, 33.148%; route: 5.777, 61.938%; tC2Q: 0.458, 4.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/sm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>13.236</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>u_gng/n299_s12/I0</td>
</tr>
<tr>
<td>14.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">u_gng/n299_s12/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">u_gng/sm_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>u_gng/sm_1_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>u_gng/sm_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.092, 33.148%; route: 5.777, 61.938%; tC2Q: 0.458, 4.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.886</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>u_gng/n290_s15/I0</td>
</tr>
<tr>
<td>12.918</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" background: #97FFFF;">u_gng/n290_s15/F</td>
</tr>
<tr>
<td>12.923</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>u_gng/n290_s13/I2</td>
</tr>
<tr>
<td>13.955</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">u_gng/n290_s13/F</td>
</tr>
<tr>
<td>13.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>u_gng/delay_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>u_gng/delay_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.512, 38.068%; route: 5.255, 56.963%; tC2Q: 0.458, 4.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.414</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[3][B]</td>
<td>u_gng/n252_s20/I0</td>
</tr>
<tr>
<td>12.040</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n252_s20/F</td>
</tr>
<tr>
<td>12.849</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/n258_s13/I1</td>
</tr>
<tr>
<td>13.948</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n258_s13/F</td>
</tr>
<tr>
<td>13.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/delay_cnt_18_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/delay_cnt_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.173, 34.420%; route: 5.587, 60.608%; tC2Q: 0.458, 4.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>u_tx/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_9_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>u_tx/n284_s7/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n284_s7/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>u_tx/n284_s6/I3</td>
</tr>
<tr>
<td>9.543</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n284_s6/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>u_tx/n270_s6/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n270_s6/F</td>
</tr>
<tr>
<td>12.802</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/n269_s5/I1</td>
</tr>
<tr>
<td>13.901</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n269_s5/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/clk_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/clk_cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.323, 47.136%; route: 4.390, 47.867%; tC2Q: 0.458, 4.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.759</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>u_gng/n278_s15/I0</td>
</tr>
<tr>
<td>12.791</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" background: #97FFFF;">u_gng/n278_s15/F</td>
</tr>
<tr>
<td>12.796</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_gng/n278_s13/I2</td>
</tr>
<tr>
<td>13.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n278_s13/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_gng/delay_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>u_gng/delay_cnt_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 39.049%; route: 5.128, 55.950%; tC2Q: 0.458, 5.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/txd_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_tx/clk_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_20_s0/Q</td>
</tr>
<tr>
<td>6.011</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>u_tx/txd_s13/I0</td>
</tr>
<tr>
<td>7.110</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">u_tx/txd_s13/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>u_tx/txd_s5/I3</td>
</tr>
<tr>
<td>8.753</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">u_tx/txd_s5/F</td>
</tr>
<tr>
<td>9.897</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>u_tx/txd_s14/I1</td>
</tr>
<tr>
<td>10.923</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">u_tx/txd_s14/F</td>
</tr>
<tr>
<td>14.164</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_tx/txd_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_tx/txd_s1/CLK</td>
</tr>
<tr>
<td>41.724</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_tx/txd_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.947, 31.237%; route: 6.029, 63.905%; tC2Q: 0.458, 4.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.545</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>u_gng/n256_s14/I3</td>
</tr>
<tr>
<td>12.367</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">u_gng/n256_s14/F</td>
</tr>
<tr>
<td>12.704</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/n256_s12/I2</td>
</tr>
<tr>
<td>13.803</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n256_s12/F</td>
</tr>
<tr>
<td>13.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/delay_cnt_19_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/delay_cnt_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.369, 37.133%; route: 5.245, 57.815%; tC2Q: 0.458, 5.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>12.030</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>u_gng/n254_s14/I2</td>
</tr>
<tr>
<td>12.656</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">u_gng/n254_s14/F</td>
</tr>
<tr>
<td>12.661</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>u_gng/n254_s13/I1</td>
</tr>
<tr>
<td>13.760</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">u_gng/n254_s13/F</td>
</tr>
<tr>
<td>13.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>u_gng/delay_cnt_20_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>u_gng/delay_cnt_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.173, 35.137%; route: 5.399, 59.788%; tC2Q: 0.458, 5.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_gng/n295_s19/I0</td>
</tr>
<tr>
<td>12.220</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C33[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s19/F</td>
</tr>
<tr>
<td>12.645</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/n294_s14/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">u_gng/n294_s14/F</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 37.154%; route: 5.207, 57.761%; tC2Q: 0.458, 5.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>u_gng/n276_s14/I0</td>
</tr>
<tr>
<td>12.220</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">u_gng/n276_s14/F</td>
</tr>
<tr>
<td>12.641</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/n276_s12/I2</td>
</tr>
<tr>
<td>13.740</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n276_s12/F</td>
</tr>
<tr>
<td>13.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/delay_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/delay_cnt_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 37.170%; route: 5.203, 57.743%; tC2Q: 0.458, 5.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_rx/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.351</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_rx/n316_s8/I0</td>
</tr>
<tr>
<td>7.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_rx/n316_s8/F</td>
</tr>
<tr>
<td>8.633</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>u_rx/n307_s8/I1</td>
</tr>
<tr>
<td>9.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">u_rx/n307_s8/F</td>
</tr>
<tr>
<td>10.574</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>u_rx/n292_s8/I0</td>
</tr>
<tr>
<td>11.396</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">u_rx/n292_s8/F</td>
</tr>
<tr>
<td>12.700</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>u_rx/n290_s7/I0</td>
</tr>
<tr>
<td>13.732</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">u_rx/n290_s7/F</td>
</tr>
<tr>
<td>13.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>u_rx/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>u_rx/clk_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 45.014%; route: 4.491, 49.894%; tC2Q: 0.458, 5.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.418</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[3][A]</td>
<td>u_gng/n276_s14/I0</td>
</tr>
<tr>
<td>12.220</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C33[3][A]</td>
<td style=" background: #97FFFF;">u_gng/n276_s14/F</td>
</tr>
<tr>
<td>12.641</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_gng/n274_s13/I3</td>
</tr>
<tr>
<td>13.673</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_gng/n274_s13/F</td>
</tr>
<tr>
<td>13.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_gng/delay_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_gng/delay_cnt_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.282, 36.699%; route: 5.203, 58.176%; tC2Q: 0.458, 5.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>u_tx/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_9_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>u_tx/n284_s7/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n284_s7/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>u_tx/n284_s6/I3</td>
</tr>
<tr>
<td>9.543</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n284_s6/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>u_tx/n270_s6/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n270_s6/F</td>
</tr>
<tr>
<td>12.472</td>
<td>0.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>u_tx/n270_s5/I2</td>
</tr>
<tr>
<td>13.504</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">u_tx/n270_s5/F</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>u_tx/clk_cnt_27_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>u_tx/clk_cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 48.509%; route: 4.059, 46.267%; tC2Q: 0.458, 5.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_16_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.554</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>10.989</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>u_gng/n262_s13/I1</td>
</tr>
<tr>
<td>11.811</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">u_gng/n262_s13/F</td>
</tr>
<tr>
<td>12.615</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>u_gng/n262_s16/I2</td>
</tr>
<tr>
<td>13.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">u_gng/n262_s16/F</td>
</tr>
<tr>
<td>13.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_16_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>u_gng/delay_cnt_16_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>u_gng/delay_cnt_16_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.091, 35.499%; route: 5.158, 59.237%; tC2Q: 0.458, 5.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>u_tx/clk_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_9_s0/Q</td>
</tr>
<tr>
<td>6.995</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>u_tx/n284_s7/I1</td>
</tr>
<tr>
<td>8.021</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n284_s7/F</td>
</tr>
<tr>
<td>8.444</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>u_tx/n284_s6/I3</td>
</tr>
<tr>
<td>9.543</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n284_s6/F</td>
</tr>
<tr>
<td>10.380</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>u_tx/n270_s6/I1</td>
</tr>
<tr>
<td>11.479</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">u_tx/n270_s6/F</td>
</tr>
<tr>
<td>12.313</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/n266_s5/I0</td>
</tr>
<tr>
<td>13.412</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n266_s5/F</td>
</tr>
<tr>
<td>13.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/clk_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.323, 49.791%; route: 3.901, 44.930%; tC2Q: 0.458, 5.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>u_rx/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>6.351</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][A]</td>
<td>u_rx/n316_s8/I0</td>
</tr>
<tr>
<td>7.450</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C15[3][A]</td>
<td style=" background: #97FFFF;">u_rx/n316_s8/F</td>
</tr>
<tr>
<td>8.633</td>
<td>1.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][B]</td>
<td>u_rx/n307_s8/I1</td>
</tr>
<tr>
<td>9.732</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C13[1][B]</td>
<td style=" background: #97FFFF;">u_rx/n307_s8/F</td>
</tr>
<tr>
<td>10.563</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>u_rx/n302_s8/I1</td>
</tr>
<tr>
<td>11.595</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">u_rx/n302_s8/F</td>
</tr>
<tr>
<td>12.579</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_rx/n301_s7/I1</td>
</tr>
<tr>
<td>13.401</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">u_rx/n301_s7/F</td>
</tr>
<tr>
<td>13.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_rx/clk_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>u_rx/clk_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 46.728%; route: 4.161, 47.986%; tC2Q: 0.458, 5.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td>u_rx/clk_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C12[1][B]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_30_s0/Q</td>
</tr>
<tr>
<td>5.612</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td>u_rx/n208_s10/I2</td>
</tr>
<tr>
<td>6.711</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][B]</td>
<td style=" background: #97FFFF;">u_rx/n208_s10/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>u_rx/n208_s4/I1</td>
</tr>
<tr>
<td>8.615</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">u_rx/n208_s4/F</td>
</tr>
<tr>
<td>9.445</td>
<td>0.830</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][A]</td>
<td>u_rx/n208_s1/I1</td>
</tr>
<tr>
<td>10.544</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R15C16[3][A]</td>
<td style=" background: #97FFFF;">u_rx/n208_s1/F</td>
</tr>
<tr>
<td>12.257</td>
<td>1.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_rx/n309_s7/I2</td>
</tr>
<tr>
<td>13.356</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" background: #97FFFF;">u_rx/n309_s7/F</td>
</tr>
<tr>
<td>13.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_rx/clk_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>u_rx/clk_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.396, 50.959%; route: 3.772, 43.727%; tC2Q: 0.458, 5.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>4.730</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_gng/delay_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>5.188</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_0_s2/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][B]</td>
<td>u_gng/n286_s15/I3</td>
</tr>
<tr>
<td>7.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C32[3][B]</td>
<td style=" background: #97FFFF;">u_gng/n286_s15/F</td>
</tr>
<tr>
<td>9.929</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>u_gng/n295_s15/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n295_s15/F</td>
</tr>
<tr>
<td>11.886</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td>u_gng/n288_s14/I0</td>
</tr>
<tr>
<td>12.512</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[3][A]</td>
<td style=" background: #97FFFF;">u_gng/n288_s14/F</td>
</tr>
<tr>
<td>12.517</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/n288_s13/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n288_s13/F</td>
</tr>
<tr>
<td>13.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>41.767</td>
<td>2.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/delay_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>41.367</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/delay_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.896, 33.637%; route: 5.255, 61.039%; tC2Q: 0.458, 5.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 44.144%; route: 2.642, 55.856%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_tx/bit_idx_2_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_tx/bit_idx_2_s1/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_tx/n308_s6/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n308_s6/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td style=" font-weight:bold;">u_tx/bit_idx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_tx/bit_idx_2_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C25[0][A]</td>
<td>u_tx/bit_idx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_tx/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_tx/n293_s5/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n293_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_tx/clk_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>u_tx/clk_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_tx/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_tx/n292_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n292_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_tx/clk_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>u_tx/clk_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_tx/clk_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_20_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_tx/n277_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n277_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_tx/clk_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>u_tx/clk_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_tx/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_21_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_tx/n276_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n276_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_tx/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>u_tx/clk_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_tx/clk_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_25_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_tx/n272_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n272_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_tx/clk_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>u_tx/clk_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/clk_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_28_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/n269_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_tx/n269_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/clk_cnt_28_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_tx/clk_cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_31_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/n266_s5/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n266_s5/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">u_tx/clk_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_tx/clk_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/delay_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_3_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/n288_s13/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n288_s13/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/delay_cnt_3_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[1][A]</td>
<td>u_gng/delay_cnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/delay_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_4_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/n286_s13/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n286_s13/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/delay_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>u_gng/delay_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/delay_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_9_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/n276_s12/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n276_s12/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/delay_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>u_gng/delay_cnt_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/delay_cnt_18_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_18_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/n258_s13/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" background: #97FFFF;">u_gng/n258_s13/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/delay_cnt_18_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[1][A]</td>
<td>u_gng/delay_cnt_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gng/delay_cnt_19_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gng/delay_cnt_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/delay_cnt_19_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_19_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/n256_s12/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">u_gng/n256_s12/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">u_gng/delay_cnt_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/delay_cnt_19_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>u_gng/delay_cnt_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/word_i_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_copy_8to32/word_i_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_copy_8to32/word_i_0_s3/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_0_s3/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_copy_8to32/n115_s10/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_copy_8to32/n115_s10/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_copy_8to32/word_i_0_s3/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_copy_8to32/word_i_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/byte_k_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_copy_8to32/byte_k_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>u_copy_8to32/byte_k_1_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/byte_k_1_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>u_copy_8to32/n71_s1/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">u_copy_8to32/n71_s1/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/byte_k_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>u_copy_8to32/byte_k_1_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>u_copy_8to32/byte_k_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/word_i_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_copy_8to32/word_i_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_copy_8to32/word_i_4_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_4_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_copy_8to32/n90_s1/I0</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_copy_8to32/n90_s1/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_copy_8to32/word_i_4_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_copy_8to32/word_i_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_copy_8to32/word_i_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_copy_8to32/word_i_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_copy_8to32/word_i_6_s2/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_6_s2/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_copy_8to32/n88_s1/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" background: #97FFFF;">u_copy_8to32/n88_s1/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td style=" font-weight:bold;">u_copy_8to32/word_i_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_copy_8to32/word_i_6_s2/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[0][A]</td>
<td>u_copy_8to32/word_i_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_store/wr_idx_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_store/wr_idx_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_store/wr_idx_3_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_store/wr_idx_3_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_store/n65_s2/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">u_store/n65_s2/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">u_store/wr_idx_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_store/wr_idx_3_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>u_store/wr_idx_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/bit_idx_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/bit_idx_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_rx/bit_idx_0_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_rx/bit_idx_0_s1/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_rx/n323_s7/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" background: #97FFFF;">u_rx/n323_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">u_rx/bit_idx_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_rx/bit_idx_0_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>u_rx/bit_idx_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/bit_idx_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/bit_idx_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_rx/bit_idx_1_s1/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_rx/bit_idx_1_s1/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_rx/n322_s10/I1</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" background: #97FFFF;">u_rx/n322_s10/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td style=" font-weight:bold;">u_rx/bit_idx_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_rx/bit_idx_1_s1/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[0][A]</td>
<td>u_rx/bit_idx_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>u_rx/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>u_rx/n312_s7/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" background: #97FFFF;">u_rx/n312_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>u_rx/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[0][A]</td>
<td>u_rx/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_rx/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_10_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_rx/n310_s7/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">u_rx/n310_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_rx/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>u_rx/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_rx/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_21_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_rx/n299_s7/I2</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">u_rx/n299_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_rx/clk_cnt_21_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>u_rx/clk_cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_rx/clk_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_23_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_rx/n297_s10/I0</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" background: #97FFFF;">u_rx/n297_s10/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_rx/clk_cnt_23_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>u_rx/clk_cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rx/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rx/clk_cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_rx/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>3.487</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_31_s0/Q</td>
</tr>
<tr>
<td>3.489</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_rx/n289_s7/I3</td>
</tr>
<tr>
<td>3.861</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">u_rx/n289_s7/F</td>
</tr>
<tr>
<td>3.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">u_rx/clk_cnt_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>165</td>
<td>IOR17[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>3.154</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_rx/clk_cnt_31_s0/CLK</td>
</tr>
<tr>
<td>3.154</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>u_rx/clk_cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 44.140%; route: 1.762, 55.860%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>full_p_dly_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>full_p_dly_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>full_p_dly_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>store_clear_p_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>store_clear_p_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>store_clear_p_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sm_1_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>sm_1_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>sm_1_s4/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_rx/clk_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_rx/clk_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_rx/clk_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_rx/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_rx/clk_cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_rx/clk_cnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_copy_8to32/st_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_copy_8to32/st_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_copy_8to32/st_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tx/clk_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/clk_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/clk_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tx/clk_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/clk_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/clk_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_copy_8to32/done_o_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_copy_8to32/done_o_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_copy_8to32/done_o_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.463</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.713</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_i</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tx/clk_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>23.477</td>
<td>2.645</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/clk_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>40.191</td>
<td>1.762</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/clk_cnt_27_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>165</td>
<td>clk_i_d</td>
<td>26.293</td>
<td>2.645</td>
</tr>
<tr>
<td>32</td>
<td>u_rx/n208_4</td>
<td>28.011</td>
<td>1.714</td>
</tr>
<tr>
<td>23</td>
<td>u_gng/n252_30</td>
<td>32.376</td>
<td>2.779</td>
</tr>
<tr>
<td>21</td>
<td>u_gng/n295_19</td>
<td>26.718</td>
<td>1.475</td>
</tr>
<tr>
<td>19</td>
<td>u_tx/txd_18</td>
<td>27.559</td>
<td>4.562</td>
</tr>
<tr>
<td>19</td>
<td>u_gng/sm[1]</td>
<td>30.578</td>
<td>1.821</td>
</tr>
<tr>
<td>19</td>
<td>u_gng/sm[5]</td>
<td>29.554</td>
<td>3.125</td>
</tr>
<tr>
<td>18</td>
<td>u_gng/n295_20</td>
<td>28.064</td>
<td>1.700</td>
</tr>
<tr>
<td>17</td>
<td>u_tx/state[1]</td>
<td>30.943</td>
<td>1.834</td>
</tr>
<tr>
<td>16</td>
<td>gng_start_p</td>
<td>29.804</td>
<td>3.085</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C24</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_i -period 37.037 -waveform {0 18.518} [get_ports {clk_i}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
