launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim/pkts_in.txt'
INFO: [SIM-utils-43] Exported '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim/pkts_out.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_bytes_substitutor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_bytes_substitutor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_columns_mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_columns_mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/aes_ctr_iterative.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_ctr_iterative
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_inv_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_key_expander.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expander
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_round_key_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_round_key_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_rows_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rows_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/testbench/tb_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/danilo/Documents/mgr/aes/testbench/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/tb_pkg.sv" Line 1. Module tb_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/tb_pkg.sv" Line 1. Module tb_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 1. Module axis_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 1. Module axis_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/aes_ctr_iterative.sv" Line 3. Module aes_ctr_iterative doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_key_expander.sv" Line 3. Module aes_key_expander_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round_key_adder.sv" Line 3. Module aes_round_key_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round.sv" Line 3. Module aes_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_bytes_substitutor.sv" Line 3. Module aes_bytes_substitutor_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_rows_shifter.sv" Line 3. Module aes_rows_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_columns_mixer.sv" Line 3. Module aes_columns_mixer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round_key_adder.sv" Line 3. Module aes_round_key_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 1. Module axis_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 1. Module axis_if_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/testbench/axis_if.sv" Line 23. Module cb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/aes_ctr_iterative.sv" Line 3. Module aes_ctr_iterative doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_key_expander.sv" Line 3. Module aes_key_expander_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round_key_adder.sv" Line 3. Module aes_round_key_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round.sv" Line 3. Module aes_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_bytes_substitutor.sv" Line 3. Module aes_bytes_substitutor_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_sbox.sv" Line 1. Module aes_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_inv_sbox.sv" Line 1. Module aes_inv_sbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_rows_shifter.sv" Line 3. Module aes_rows_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_columns_mixer.sv" Line 3. Module aes_columns_mixer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/danilo/Documents/mgr/aes/modules/common/aes_round_key_adder.sv" Line 3. Module aes_round_key_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_aes_bytes_substitutor_sv_3...
WARNING: [XSIM 43-3373] "../../../../../aes/testbench/include/generator.svh" Line 23. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "../../../../../aes/testbench/include/generator.svh" Line 29. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
Compiling package xil_defaultlib.tb_pkg
Compiling package std.std
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.axis_if_default
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.aes_key_expander_default
Compiling module xil_defaultlib.aes_round_key_adder
Compiling module xil_defaultlib.aes_inv_sbox
Compiling module xil_defaultlib.aes_bytes_substitutor_default
Compiling module xil_defaultlib.aes_rows_shifter
Compiling module xil_defaultlib.aes_columns_mixer
Compiling module xil_defaultlib.aes_round
Compiling module xil_defaultlib.aes_ctr_iterative
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/danilo/Documents/mgr/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /tb/gen was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/drv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/mon was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/scb was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/gen2drv_mbx was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/gen2scb_mbx was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/mon2scb_mbx was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /tb/drv2gen_receive_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /tb/gen2drv_finish_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /tb/scb2gen_receive_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /tb/gen2scb_finish_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /tb/mon2scb_receive_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
WARNING: Simulation object /tb/scb2mon_finish_ev was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of event type object.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 12859.344 ; gain = 8.004 ; free physical = 3920 ; free virtual = 34379
run all
[Driver]     Time:     2996ns, id:   0, data: 99852473da627f79c5cdff24c8d13df58eeb6d5a8654c5d280d174583c827277d68dbeafa2154d90e428fbaf7e45bdf4d6
[Monitor]    Time:     3089ns, id:   0, data: 50
[Driver]     Time:     3112ns, id:   1, data: 124a6541e270c2cfbf0e9ff08a1600cbf12a807fc8e774c927a9b8fc5617de5b34d8b208d575e34b4350541d3000f92412a2
[Monitor]    Time:     3205ns, id:   1, data: 45d3
[Driver]     Time:     3228ns, id:   2, data: bfeba18e8004880cb295edaf7e03ebd05bafeebcce07c3507b6eeef0569d5dfa81e7f0d1695868f7762ec75fcdf5a424225337
[Monitor]    Time:     3321ns, id:   2, data: 04aaec
[Driver]     Time:     3344ns, id:   3, data: 4a2e69a45cecf5e868c98db625c248de7dd415d1530a4d3609cd23d8c8afae724f7965aa56e61b275ff1cc2ffa3f0e499fd66a39
[Monitor]    Time:     3437ns, id:   3, data: 32cd7eec
[Driver]     Time:     3460ns, id:   4, data: c3c96520bcb7545ece34d34733d0fddd351db9829d72d4d3cb6682b14075dc8436e9d9e826e9aada8f07a2dbcebd6738af3e705cd0
[Monitor]    Time:     3553ns, id:   4, data: 582762b4b6
[Driver]     Time:     3576ns, id:   5, data: f1fb42aaf11d97c2c6fee41009a0bf09e4cc49f2f6173abab0793b341b561bab503a57e031604b78a09159c822d1d48cdfd23d6ebf7d
[Monitor]    Time:     3669ns, id:   5, data: 8a441502b07c
[Driver]     Time:     3692ns, id:   6, data: 88c03106c803ee5a9c46ad56cc2036194850dce392886dcad53974d90a6ee87ba4dd03f4f9bff5ead07d7cae77da14e494d060648470e9
[Monitor]    Time:     3785ns, id:   6, data: cbcd986e64b8da
[Driver]     Time:     3808ns, id:   7, data: 192e62a5748105d5f122fb0a304a40244960cdffc78e98ab66e380955b12af61bf5a83001312addd249c1b133e3fea6ed3e8c25f30f2856e
[Monitor]    Time:     3901ns, id:   7, data: a7b360ab8f3238fd
[Driver]     Time:     3924ns, id:   8, data: 16032f485b4888d2bad407a3dc6c8119c34f762115480fe136762c71d5acd6e57b9472be6876d7921c6e641640eda345ff214212d913bab134
[Monitor]    Time:     4017ns, id:   8, data: af178fd4c115ee764c
[Driver]     Time:     4040ns, id:   9, data: 387f32a2b74ae292a7d43b9e538d3ce512fe6491e78ca3545eaa05dca944baee4e2af7d84e6721203274b08b32511d58ab3b10f2e31cabcf2815
[Monitor]    Time:     4133ns, id:   9, data: f823400180656d60f4cb
[Driver]     Time:     4156ns, id:  10, data: 859289038b6c161850c2c752ae85d848e5cbc4f82bab85b0c4c69da016c1bd5a976fa4529ad98011a0c1d2db260417ef8b6642d9c06b82530ae657
[Monitor]    Time:     4249ns, id:  10, data: 886a5b71d4cbf1d497cf59
[Driver]     Time:     4272ns, id:  11, data: 9dac2c59e289505cabd2f6c563f179ad89fe2963531bf01c177ea155c791f401e4aa03c4e6bc66241d62720e1bf43cf9aabd9586a0116e9bdbd92b07
[Monitor]    Time:     4365ns, id:  11, data: 48701b7c85b46a1cb0f73ea9
[Driver]     Time:     4388ns, id:  12, data: 5ca701700d0acb54784411f90c59d04eadf77898b2eedaecd38d0afd0ffcaf96dcf31f13b0525d4714aef923a9cd3ea06955152857afed53e021395e3a
[Monitor]    Time:     4481ns, id:  12, data: d51af39bd4462a6894a31a4ed1
[Driver]     Time:     4504ns, id:  13, data: 0b5263507f81a52c0a9617516416ebb43089b20885a1cd9993054e89316f3458c268b8ae5148d0b31909cf6b974b708aa8c2e4c928761748d80daca86ab4
[Monitor]    Time:     4597ns, id:  13, data: bf63be6c19f5b2a1cb34dc4c12aa
[Driver]     Time:     4620ns, id:  14, data: bca917401584b7befe6fa48563f2387f7d2714ca33afba465d55f594b65037bbaf016b386653d7fd61e435e7de189f77e279e3de590774d968769ab5e995ca
[Monitor]    Time:     4713ns, id:  14, data: c520bcbc8f3893b1e0baf17b4553bb
[Driver]     Time:     4736ns, id:  15, data: 856350f07a8e8fff69f30db815a61f492edcb9e30b2eb4e964ab21ed2ceac72a15c7b4ebac66ef62b9103ee6c831fcbfe77a756d35782904b3fbaf7674f103c5
[Monitor]    Time:     4829ns, id:  15, data: fa5e57af3f16a15dace20e6b4545b337
[Driver]     Time:     4950ns, id:  16, data: 0ddf4144594f2c2e3d3c5a8df56a65a6ab5acf3183ee82d82d062b743947f4adc701c9baf8bbcf42ed8073fa2bb8c0e0d420431a80ae436300c62779c391a1338f
[Monitor]    Time:     5043ns, id:  16, data: d36dd678a31ba2ec975764f7d88acc0a2c
[Driver]     Time:     5165ns, id:  17, data: 855fefd0a787279f12ca846908a6281f3c6694f82df1e8a4ea3474a92a71893ba8131c641daf6b1adbe5cbac44f02a1b1bbde0092dd8912a98ec6afe3a593c29c265
[Monitor]    Time:     5258ns, id:  17, data: 4e4c814db7e00305f323295b53f2e144ebbe
[Driver]     Time:     5380ns, id:  18, data: aaf7faea24c2612e7182176b201f062f7617cd2070dc8ee524e3a096fbb7722260b6e111f53b6a58b60f6c3d65e2a6bf514a794344741de5750843f39aa3c4b7bcb224
[Monitor]    Time:     5472ns, id:  18, data: 0c3164b4cabf8812f66069f9b7be013204a4b5
[Driver]     Time:     5594ns, id:  19, data: d45394a83bcd7cb4a071b58cdb166f54fa3225192ac69fb79e7fb441a6bbcac93fa096ff836ec43dc155b984929e8294fcb19860e82a446430d21d27b137b3527db6dbe8
[Monitor]    Time:     5687ns, id:  19, data: 7b805fbeeb5fe7a18b02e27deb42bb87f0e03d30
[Driver]     Time:     5809ns, id:  20, data: 4df618ceda8fcdae91352deb34cf7bbaeb528454375d73c633a8fc898966ea26f787b3f6d0ed084aadbf75e2d21e461620ad8c80f25ad14e2b00bf8cfe82d9570e7b648463
[Monitor]    Time:     5902ns, id:  20, data: a3767112c3daf31c83ab24b6080df139cf577a0df2
[Driver]     Time:     6023ns, id:  21, data: 46e506009fae5ca36114f16f178974fa71a1193beda28cccc19be94ab66b909536bf602d64b44e52cf28bcbc36178f49460c567605ead9e36519083d104a4d7270920e6383a0
[Monitor]    Time:     6116ns, id:  21, data: f614e786ec769bafe4bc4a4d61b86f97ee6285cc6262
[Driver]     Time:     6238ns, id:  22, data: 07dde14b73f3dfb7db4b25127b83fa0c996518c5725ce95dd60b22d8a9799e648beb33bf4138e703eaabf4d79833a761fcd06ec228ced21b203d78f086443f786ae117f43d1f8a
[Monitor]    Time:     6331ns, id:  22, data: 8fdb348b22d92defc5ccc31d5c008790ad66b4d952749e
[Driver]     Time:     6453ns, id:  23, data: 3da876edc4aea8187b20995d0d8443e2cb5fcb7abba30415a5e3612f4e75e437c34b3cb2c2102e467609558f21ff389113468e46f8f14c1e054ecd63756d8b65b8bea1754594b0e7
[Monitor]    Time:     6545ns, id:  23, data: 3e817798fa7e45bdf9e19d2ad2fd3ae151b09db534445d4a
[Driver]     Time:     6667ns, id:  24, data: 7f67d259ce5a86b22a270759f2934680bd51e8679d4303105c7d6da0492be5db217a0e8ab92927b668b282be6bdc289464e21f386a9ac51fc36cef4f0e92978d1c5df3b2e076f7feb1
[Monitor]    Time:     6760ns, id:  24, data: c28b34c8956a951486dc8ce656e817f75f1e9e54ba029f0d64
[Driver]     Time:     6882ns, id:  25, data: 0f1b1e58b773495354829317a1d8f8552d0be3d551995e6ca1c28e952aac6ca12fe6515177c02ee9d757e8bfc82b26a9265e4d4900113197931817f2a715180e19a151fc1bebd4297de5
[Monitor]    Time:     6975ns, id:  25, data: 144f567039003c071b30d863d55c1472166980a7c4a94b4b487d
[Driver]     Time:     7096ns, id:  26, data: b9d167d370cb6d44b790865972164828318eb0f486c203f5f4bd9ba2b32a9deb3eaeef076bac6e9720d87b78b2133f5db8b005d28329087f965d806669be09e656471c40364ac937c7a67e
[Monitor]    Time:     7189ns, id:  26, data: 5ae91685ef00ee1ae62f20a013f936b5efa8b8c43649047b77271a
[Driver]     Time:     7311ns, id:  27, data: f8f5d99bb22fe359f60e592c311c3420dd3e4f104de9ccb051dc23df11b04155c8643925ca2f0efcc94e1567b2e2947096d37e3961beee4a18e8050ba591ee755f306c5970340162e3c155a3
[Monitor]    Time:     7404ns, id:  27, data: e44e154efb3af1a902416de2a479f3a8b2c0524a4b60c00b8b0c5cb7
[Driver]     Time:     7526ns, id:  28, data: 1e6b9f514b3af370acf18960a061a3032c6df786724d569a3bd04c77e86806e5c6e0b670d8fb5dc41e6b07f6b0fce769b06b8de0822ba234f0f1ace58f23a79087d32527e61f6c04ef0bc875ec
[Monitor]    Time:     7618ns, id:  28, data: 2aae5eee98e55c208bedfa101d56fe10437d029cf8eb564b4fd56e695a
[Driver]     Time:     7740ns, id:  29, data: aeb84b20ac2861f68369ce3373b2763ab987fd2c4c78f334d4c0c4d6e7da85792d2d0c90b6634b512a325966af50667c29d9815750188655d559e7003000b209705e730d78fbbd053c90778c993c
[Monitor]    Time:     7833ns, id:  29, data: 219ecac8353371d8ace2d53d4d659bd6fd8412ec8b9d2e763612d7481fd1
[Driver]     Time:     7955ns, id:  30, data: db9d57779c6a1801742d3abec7c1546159e184ce4ef5ea42fd0474467780a9e0d12a849d69c2fbd1545e32c9ea98089d059bfa8f768900cc69d4fa4e66dd9ea18f9af0db34af2da5081c3d2e157372
[Monitor]    Time:     8048ns, id:  30, data: 75fc082169c7e46d778ddf91ed676b7416bdef15f685c7a13feac5e46ad316
[Driver]     Time:     8169ns, id:  31, data: 07686e0b283983f27d649d936c6ccffd2b418373296b23b881454beee0af593717539fac46eb6526918288b7db3f78a6c26af6d900ca7f58c8a75b421bfc1e0dafef173b9141e0116a3cd2718a21db00
[Monitor]    Time:     8262ns, id:  31, data: 31c0495e67dad7812bc04ee685e3bd301a74af2b01df2155e08f964276ab0d9e
[Driver]     Time:     8483ns, id:  32, data: 91ad9d60daeeee2d660af7d4ea4ccfeffea4b4e35b189e56b1cc42fd063cf1de7de3a8fc53290d55287ff9b756dc505e2a6022b8bf4cc1d9eae6e2cda07bfe39ce3e3b6c7f999c724fc2cde477527dd882
[Monitor]    Time:     8575ns, id:  32, data: 6426b806ef51773a6c82bbce0bd1cd33b47595b4c31ee8320ae3fdcaf0e6b23428

TEST COMPLETED.
$finish called at time : 8581100 ps : File "/home/danilo/Documents/mgr/aes/testbench/tb.sv" Line 96
