{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@342:428@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        output_axis_tdata_reg <= 0;\n        output_axis_tkeep_reg <= 0;\n        output_axis_tvalid_reg <= 0;\n        output_axis_tlast_reg <= 0;\n        output_axis_tuser_reg <= 0;\n\n        last_cycle_tkeep_reg <= 0;\n\n        error_bad_frame_reg <= 0;\n        error_bad_fcs_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n        crc_state3 <= 32'hFFFFFFFF;\n        crc_valid7_save <= 0;\n\n        detect_term_save <= 0;\n\n        xgmii_rxd_d0 <= 64'h0707070707070707;\n        xgmii_rxd_d1 <= 64'h0707070707070707;\n\n        xgmii_rxc_d0 <= 8'b11111111;\n        xgmii_rxc_d1 <= 8'b11111111;\n\n        lanes_swapped <= 0;\n        swap_rxd <= 0;\n        swap_rxc <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        output_axis_tdata_reg <= output_axis_tdata_next;\n        output_axis_tkeep_reg <= output_axis_tkeep_next;\n        output_axis_tvalid_reg <= output_axis_tvalid_next;\n        output_axis_tlast_reg <= output_axis_tlast_next;\n        output_axis_tuser_reg <= output_axis_tuser_next;\n\n        last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n\n        error_bad_frame_reg <= error_bad_frame_next;\n        error_bad_fcs_reg <= error_bad_fcs_next;\n\n        if (xgmii_rxc[0] && xgmii_rxd[7:0] == 8'hfb) begin\n            lanes_swapped <= 0;\n            xgmii_rxd_d0 <= xgmii_rxd;\n            xgmii_rxc_d0 <= xgmii_rxc;\n        end else if (xgmii_rxc[4] && xgmii_rxd[39:32] == 8'hfb) begin\n            lanes_swapped <= 1;\n            xgmii_rxd_d0 <= 64'h0707070707070707;\n            xgmii_rxc_d0 <= 8'b11111111;\n        end else if (lanes_swapped) begin\n            xgmii_rxd_d0 <= {xgmii_rxd[31:0], swap_rxd};\n            xgmii_rxc_d0 <= {xgmii_rxc[3:0], swap_rxc};\n        end else begin\n            xgmii_rxd_d0 <= xgmii_rxd;\n            xgmii_rxc_d0 <= xgmii_rxc;\n        end\n\n        swap_rxd <= xgmii_rxd[63:32];\n        swap_rxc <= xgmii_rxc[7:4];\n\n        xgmii_rxd_d1 <= xgmii_rxd_d0;\n        xgmii_rxc_d1 <= xgmii_rxc_d0;\n\n        detect_term_save <= detect_term;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n            crc_state3 <= 32'hFFFFFFFF;\n            crc_valid7_save <= 0;\n        end else if (update_crc) begin\n            crc_state <= crc_next7;\n            crc_state3 <= crc_next3;\n            crc_valid7_save <= crc_valid7;\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[351, "        output_axis_tdata_reg <= 0;\n"], [352, "        output_axis_tkeep_reg <= 0;\n"], [353, "        output_axis_tvalid_reg <= 0;\n"], [354, "        output_axis_tlast_reg <= 0;\n"], [355, "        output_axis_tuser_reg <= 0;\n"], [357, "        last_cycle_tkeep_reg <= 0;\n"], [359, "        error_bad_frame_reg <= 0;\n"], [360, "        error_bad_fcs_reg <= 0;\n"], [364, "        crc_valid7_save <= 0;\n"], [366, "        detect_term_save <= 0;\n"], [374, "        lanes_swapped <= 0;\n"], [375, "        swap_rxd <= 0;\n"], [376, "        swap_rxc <= 0;\n"], [380, "        output_axis_tdata_reg <= output_axis_tdata_next;\n"], [381, "        output_axis_tkeep_reg <= output_axis_tkeep_next;\n"], [383, "        output_axis_tlast_reg <= output_axis_tlast_next;\n"], [384, "        output_axis_tuser_reg <= output_axis_tuser_next;\n"], [386, "        last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n"], [392, "            lanes_swapped <= 0;\n"], [396, "            lanes_swapped <= 1;\n"], [407, "        swap_rxd <= xgmii_rxd[63:32];\n"], [408, "        swap_rxc <= xgmii_rxc[7:4];\n"], [413, "        detect_term_save <= detect_term;\n"], [419, "            crc_valid7_save <= 0;\n"]], "Add": [[355, "        output_axis_tvalid_reg <= 1'b0;\n"], [360, "        error_bad_frame_reg <= 1'b0;\n"], [360, "        error_bad_fcs_reg <= 1'b0;\n"], [366, "        crc_valid7_save <= 1'b0;\n"], [376, "        lanes_swapped <= 1'b0;\n"], [392, "            lanes_swapped <= 1'b0;\n"], [396, "            lanes_swapped <= 1'b1;\n"], [419, "            crc_valid7_save <= 1'b0;\n"], [425, "    output_axis_tdata_reg <= output_axis_tdata_next;\n"], [425, "    output_axis_tkeep_reg <= output_axis_tkeep_next;\n"], [425, "    output_axis_tlast_reg <= output_axis_tlast_next;\n"], [425, "    output_axis_tuser_reg <= output_axis_tuser_next;\n"], [425, "    last_cycle_tkeep_reg <= last_cycle_tkeep_next;\n"], [425, "    detect_term_save <= detect_term;\n"], [425, "    swap_rxd <= xgmii_rxd[63:32];\n"], [425, "    swap_rxc <= xgmii_rxc[7:4];\n"]]}}