DECL|QM_INTERRUPT_ROUTER_BASE|macro|QM_INTERRUPT_ROUTER_BASE
DECL|QM_INTERRUPT_ROUTER_MASK_DEFAULT|macro|QM_INTERRUPT_ROUTER_MASK_DEFAULT
DECL|QM_INTERRUPT_ROUTER_MASK_NUMREG|macro|QM_INTERRUPT_ROUTER_MASK_NUMREG
DECL|QM_INTERRUPT_ROUTER|macro|QM_INTERRUPT_ROUTER
DECL|QM_INTERRUPT_ROUTER|macro|QM_INTERRUPT_ROUTER
DECL|QM_IR_DMA_ERROR_HOST_MASK|macro|QM_IR_DMA_ERROR_HOST_MASK
DECL|QM_IR_DMA_ERROR_SS_MASK|macro|QM_IR_DMA_ERROR_SS_MASK
DECL|QM_IR_GET_HALT_MASK|macro|QM_IR_GET_HALT_MASK
DECL|QM_IR_GET_HALT_MASK|macro|QM_IR_GET_HALT_MASK
DECL|QM_IR_GET_LMT_HALT_MASK|macro|QM_IR_GET_LMT_HALT_MASK
DECL|QM_IR_GET_LMT_MASK|macro|QM_IR_GET_LMT_MASK
DECL|QM_IR_GET_MASK|macro|QM_IR_GET_MASK
DECL|QM_IR_GET_MASK|macro|QM_IR_GET_MASK
DECL|QM_IR_GET_SS_HALT_MASK|macro|QM_IR_GET_SS_HALT_MASK
DECL|QM_IR_GET_SS_MASK|macro|QM_IR_GET_SS_MASK
DECL|QM_IR_INT_HALT_MASK|macro|QM_IR_INT_HALT_MASK
DECL|QM_IR_INT_HALT_MASK|macro|QM_IR_INT_HALT_MASK
DECL|QM_IR_INT_LMT_HALT_MASK|macro|QM_IR_INT_LMT_HALT_MASK
DECL|QM_IR_INT_LMT_MASK|macro|QM_IR_INT_LMT_MASK
DECL|QM_IR_INT_MASK|macro|QM_IR_INT_MASK
DECL|QM_IR_INT_MASK|macro|QM_IR_INT_MASK
DECL|QM_IR_INT_SS_HALT_MASK|macro|QM_IR_INT_SS_HALT_MASK
DECL|QM_IR_INT_SS_MASK|macro|QM_IR_INT_SS_MASK
DECL|QM_IR_MASK_HALTS|macro|QM_IR_MASK_HALTS
DECL|QM_IR_MASK_HALTS|macro|QM_IR_MASK_HALTS
DECL|QM_IR_MASK_INTERRUPTS|macro|QM_IR_MASK_INTERRUPTS
DECL|QM_IR_MASK_INTERRUPTS|macro|QM_IR_MASK_INTERRUPTS
DECL|QM_IR_MASK_LMT_HALTS|macro|QM_IR_MASK_LMT_HALTS
DECL|QM_IR_MASK_LMT_INTERRUPTS|macro|QM_IR_MASK_LMT_INTERRUPTS
DECL|QM_IR_MASK_SS_HALTS|macro|QM_IR_MASK_SS_HALTS
DECL|QM_IR_MASK_SS_INTERRUPTS|macro|QM_IR_MASK_SS_INTERRUPTS
DECL|QM_IR_UNMASK_HALTS|macro|QM_IR_UNMASK_HALTS
DECL|QM_IR_UNMASK_HALTS|macro|QM_IR_UNMASK_HALTS
DECL|QM_IR_UNMASK_INTERRUPTS|macro|QM_IR_UNMASK_INTERRUPTS
DECL|QM_IR_UNMASK_INTERRUPTS|macro|QM_IR_UNMASK_INTERRUPTS
DECL|QM_IR_UNMASK_LMT_HALTS|macro|QM_IR_UNMASK_LMT_HALTS
DECL|QM_IR_UNMASK_LMT_INTERRUPTS|macro|QM_IR_UNMASK_LMT_INTERRUPTS
DECL|QM_IR_UNMASK_SS_HALTS|macro|QM_IR_UNMASK_SS_HALTS
DECL|QM_IR_UNMASK_SS_INTERRUPTS|macro|QM_IR_UNMASK_SS_INTERRUPTS
DECL|__QM_INTERRUPT_ROUTER_REGS_H__|macro|__QM_INTERRUPT_ROUTER_REGS_H__
DECL|adc_0_cal_int_mask|member|QM_RW uint32_t adc_0_cal_int_mask; /**< ADC 0 CAL. */
DECL|adc_0_pwr_int_mask|member|QM_RW uint32_t adc_0_pwr_int_mask; /**< ADC 0 PWR. */
DECL|aon_gpio_0_int_mask|member|QM_RW uint32_t aon_gpio_0_int_mask; /**< AON GPIO 0. */
DECL|aonpt_0_int_mask|member|QM_RW uint32_t aonpt_0_int_mask; /**< AONPT 0. */
DECL|comparator_0_host_halt_int_mask|member|QM_RW uint32_t comparator_0_host_halt_int_mask;
DECL|comparator_0_host_int_mask|member|QM_RW uint32_t comparator_0_host_int_mask;
DECL|comparator_0_ss_halt_int_mask|member|QM_RW uint32_t comparator_0_ss_halt_int_mask;
DECL|comparator_0_ss_int_mask|member|QM_RW uint32_t comparator_0_ss_int_mask;
DECL|dma_0_error_int_mask|member|QM_RW uint32_t dma_0_error_int_mask; /**< DMA 0 Error. */
DECL|dma_0_int_0_mask|member|QM_RW uint32_t dma_0_int_0_mask; /**< DMA 0 Ch 0. */
DECL|dma_0_int_1_mask|member|QM_RW uint32_t dma_0_int_1_mask; /**< DMA 0 Ch 1. */
DECL|dma_0_int_2_mask|member|QM_RW uint32_t dma_0_int_2_mask; /**< DMA 0 Ch 2. */
DECL|dma_0_int_3_mask|member|QM_RW uint32_t dma_0_int_3_mask; /**< DMA 0 Ch 3. */
DECL|dma_0_int_4_mask|member|QM_RW uint32_t dma_0_int_4_mask; /**< DMA 0 Ch 4. */
DECL|dma_0_int_5_mask|member|QM_RW uint32_t dma_0_int_5_mask; /**< DMA 0 Ch 5. */
DECL|dma_0_int_6_mask|member|QM_RW uint32_t dma_0_int_6_mask; /**< DMA 0 Ch 6. */
DECL|dma_0_int_7_mask|member|QM_RW uint32_t dma_0_int_7_mask; /**< DMA 0 Ch 7. */
DECL|err_int_mask|member|QM_RW uint32_t err_int_mask;
DECL|err_mask|member|QM_RW uint32_t err_mask;
DECL|flash_mpr_0_int_mask|member|QM_RW uint32_t flash_mpr_0_int_mask; /**< Flash MPR 0. */
DECL|flash_mpr_1_int_mask|member|QM_RW uint32_t flash_mpr_1_int_mask; /**< Flash MPR 1. */
DECL|gpio_0_int_mask|member|QM_RW uint32_t gpio_0_int_mask; /**< GPIO 0. */
DECL|host_bus_error_int_mask|member|QM_RW uint32_t host_bus_error_int_mask; /**< Host bus error. */
DECL|i2c_master_0_int_mask|member|QM_RW uint32_t i2c_master_0_int_mask; /**< I2C Master 0. */
DECL|i2c_master_1_int_mask|member|QM_RW uint32_t i2c_master_1_int_mask; /**< I2C Master 1. */
DECL|i2s_0_int_mask|member|QM_RW uint32_t i2s_0_int_mask; /**< I2S 0. */
DECL|int_ss_i2c_reg_t|typedef|} int_ss_i2c_reg_t;
DECL|int_ss_spi_reg_t|typedef|} int_ss_spi_reg_t;
DECL|lock_int_mask_reg|member|QM_RW uint32_t lock_int_mask_reg; /**< Interrupt Mask Lock Register. */
DECL|mailbox_0_int_mask|member|QM_RW uint32_t mailbox_0_int_mask;
DECL|pwm_0_int_mask|member|QM_RW uint32_t pwm_0_int_mask; /**< PWM 0. */
DECL|qm_interrupt_router_reg_t|typedef|} qm_interrupt_router_reg_t;
DECL|reserved|member|QM_R uint32_t reserved;
DECL|rtc_0_int_mask|member|QM_RW uint32_t rtc_0_int_mask; /**< RTC 0. */
DECL|rx_avail_mask|member|QM_RW uint32_t rx_avail_mask;
DECL|rx_avail_mask|member|QM_RW uint32_t rx_avail_mask;
DECL|spi_master_0_int_mask|member|QM_RW uint32_t spi_master_0_int_mask; /**< SPI Master 0. */
DECL|spi_master_1_int_mask|member|QM_RW uint32_t spi_master_1_int_mask; /**< SPI Master 1. */
DECL|spi_slave_0_int_mask|member|QM_RW uint32_t spi_slave_0_int_mask; /**< SPI Slave 0. */
DECL|sram_mpr_0_int_mask|member|QM_RW uint32_t sram_mpr_0_int_mask; /**< SRAM MPR 0. */
DECL|ss_adc_0_error_int_mask|member|QM_RW uint32_t ss_adc_0_error_int_mask; /**< Sensor ADC 0 Error. */
DECL|ss_adc_0_int_mask|member|QM_RW uint32_t ss_adc_0_int_mask; /**< Sensor ADC 0. */
DECL|ss_gpio_0_int_mask|member|QM_RW uint32_t ss_gpio_0_int_mask; /**< Sensor GPIO 0. */
DECL|ss_gpio_1_int_mask|member|QM_RW uint32_t ss_gpio_1_int_mask; /**< Sensor GPIO 1. */
DECL|ss_i2c_0_int|member|int_ss_i2c_reg_t ss_i2c_0_int; /**< Sensor I2C 0 Masks. */
DECL|ss_i2c_1_int|member|int_ss_i2c_reg_t ss_i2c_1_int; /**< Sensor I2C 1 Masks. */
DECL|ss_spi_0_int|member|int_ss_spi_reg_t ss_spi_0_int; /**< Sensor SPI 0 Masks. */
DECL|ss_spi_1_int|member|int_ss_spi_reg_t ss_spi_1_int; /**< Sensor SPI 1 Masks. */
DECL|stop_det_mask|member|QM_RW uint32_t stop_det_mask;
DECL|test_interrupt_router|variable|test_interrupt_router
DECL|tx_req_mask|member|QM_RW uint32_t tx_req_mask;
DECL|tx_req_mask|member|QM_RW uint32_t tx_req_mask;
DECL|uart_0_int_mask|member|QM_RW uint32_t uart_0_int_mask; /**< UART 0. */
DECL|uart_1_int_mask|member|QM_RW uint32_t uart_1_int_mask; /**< UART 1. */
DECL|usb_0_int_mask|member|QM_RW uint32_t usb_0_int_mask; /**< USB 0. */
DECL|wdt_0_int_mask|member|QM_RW uint32_t wdt_0_int_mask; /**< WDT 0. */
