<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: memory_collect.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d0b/memory__collect_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">memory_collect.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;sstream&gt;</code><br/>
<code>#include &lt;algorithm&gt;</code><br/>
<code>#include &lt;stdlib.h&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for memory_collect.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../de/d6b/memory__collect_8cc__incl.png" border="0" usemap="#memory__collect_8cc" alt=""/></div>
<map name="memory__collect_8cc" id="memory__collect_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="763,80,877,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1556,229,1644,256"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="768,155,872,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="371,229,459,256"/></map>
</div>
</div>
<p><a href="../../d7/d0b/memory__collect_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/ddc/structMemoryCollectPass.html">MemoryCollectPass</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a98b57b84c8802309d423b93d3a41459c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d0b/memory__collect_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *a, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *b)</td></tr>
<tr class="separator:a98b57b84c8802309d423b93d3a41459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a4eb3b180d743ec655eedf96c9d547"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547">handle_memory</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *memory)</td></tr>
<tr class="separator:a76a4eb3b180d743ec655eedf96c9d547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32252305391d8485b0875a64bb0313eb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb">handle_module</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>)</td></tr>
<tr class="separator:a32252305391d8485b0875a64bb0313eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a402ced7b29657a03a74d5f82fd2515bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/ddc/structMemoryCollectPass.html">MemoryCollectPass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d0b/memory__collect_8cc.html#a402ced7b29657a03a74d5f82fd2515bb">MemoryCollectPass</a></td></tr>
<tr class="separator:a402ced7b29657a03a74d5f82fd2515bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a76a4eb3b180d743ec655eedf96c9d547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void handle_memory </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html#l00038">38</a> of file <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html">memory_collect.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Collecting $memrd and $memwr for memory `%s&#39; in module `%s&#39;:\n&quot;</span>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordtype">int</span> addr_bits = 0;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">while</span> ((1 &lt;&lt; addr_bits) &lt; memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">size</a>)</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        addr_bits++;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordtype">int</span> wr_ports = 0;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_clk;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_clk_enable;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_clk_polarity;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_addr;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_data;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_wr_en;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordtype">int</span> rd_ports = 0;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_clk;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_clk_enable;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_clk_polarity;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_transparent;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_addr;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_rd_data;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; del_cells;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    std::vector&lt;RTLIL::Cell*&gt; memcells;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;cell_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = cell_it.second;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <span class="keywordflow">if</span> ((cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>) &amp;&amp; memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a> == cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\MEMID&quot;</span>].decode_string())</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            memcells.push_back(cell);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">std::sort</a>(memcells.begin(), memcells.end(), <a class="code" href="../../d7/d0b/memory__collect_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a>);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : memcells)</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memwr&quot;</span> &amp;&amp; memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a> == cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\MEMID&quot;</span>].decode_string())</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            wr_ports++;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            del_cells.push_back(cell);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_enable = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>]);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> <a class="code" href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a> = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>]);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> en = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\EN&quot;</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(addr_bits, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            sig_wr_clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            sig_wr_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk_enable);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            sig_wr_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk_polarity);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            sig_wr_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(addr);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            sig_wr_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(data);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            sig_wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(en);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span> &amp;&amp; memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a> == cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\MEMID&quot;</span>].decode_string())</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        {</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            rd_ports++;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            del_cells.push_back(cell);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_enable = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_ENABLE&quot;</span>]);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> clk_polarity = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>]);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> transparent = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\TRANSPARENT&quot;</span>]);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> addr = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ADDR&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> data = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\DATA&quot;</span>);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            transparent.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(1, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(addr_bits, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">extend</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            sig_rd_clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk);</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            sig_rd_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk_enable);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            sig_rd_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(clk_polarity);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            sig_rd_transparent.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(transparent);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            sig_rd_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(addr);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            sig_rd_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">append</a>(data);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        }</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    std::stringstream sstr;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    sstr &lt;&lt; <span class="stringliteral">&quot;$mem$&quot;</span> &lt;&lt; memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>() &lt;&lt; <span class="stringliteral">&quot;$&quot;</span> &lt;&lt; (<a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *mem = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(sstr.str(), <span class="stringliteral">&quot;$mem&quot;</span>);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\MEMID&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>());</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\OFFSET&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a0430f8efa2a9d9cf2df0d972cb334d07">start_offset</a>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\SIZE&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">size</a>);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ABITS&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(addr_bits);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports &amp;&amp; sig_wr_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>());</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports &amp;&amp; sig_wr_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>());</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports * addr_bits);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports * memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_wr_en.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == wr_ports * memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_PORTS&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(wr_ports);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_CLK_ENABLE&quot;</span>] = wr_ports ? sig_wr_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>() : <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, 0);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WR_CLK_POLARITY&quot;</span>] = wr_ports ? sig_wr_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>() : <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, 0);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\WR_CLK&quot;</span>, sig_wr_clk);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\WR_ADDR&quot;</span>, sig_wr_addr);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\WR_DATA&quot;</span>, sig_wr_data);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\WR_EN&quot;</span>, sig_wr_en);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_rd_clk.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rd_ports);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_rd_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rd_ports &amp;&amp; sig_rd_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>());</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_rd_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rd_ports &amp;&amp; sig_rd_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>());</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_rd_addr.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rd_ports * addr_bits);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(sig_rd_data.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == rd_ports * memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_PORTS&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(rd_ports);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_CLK_ENABLE&quot;</span>] = rd_ports ? sig_rd_clk_enable.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>() : <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, 0);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_CLK_POLARITY&quot;</span>] = rd_ports ? sig_rd_clk_polarity.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>() : <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, 0);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\RD_TRANSPARENT&quot;</span>] = rd_ports ? sig_rd_transparent.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>() : <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(0, 0);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\RD_CLK&quot;</span>, sig_rd_clk);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\RD_ADDR&quot;</span>, sig_rd_addr);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    mem-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\RD_DATA&quot;</span>, sig_rd_data);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> c : del_cells)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(c);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="namespaceMinisat_html_a1810c0444f62172970ee3ca403ec5882"><div class="ttname"><a href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882">Minisat::sort</a></div><div class="ttdeci">void sort(T *array, int size, LessThan lt)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d87/Sort_8h_source.html#l00057">Sort.h:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="abc_8cc_html_ac464b15b0ca3198d9c5bc781c8e01916"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#ac464b15b0ca3198d9c5bc781c8e01916">clk_polarity</a></div><div class="ttdeci">bool clk_polarity</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00098">abc.cc:98</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_ad6f35f920bf9f497f189717eb1e025f9"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">RTLIL::Memory::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_a0430f8efa2a9d9cf2df0d972cb334d07"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#a0430f8efa2a9d9cf2df0d972cb334d07">RTLIL::Memory::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_aff55a964d2e6c6ac3ce7c001099b38e5"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">RTLIL::Memory::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00835">rtlil.h:835</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="memory__collect_8cc_html_a98b57b84c8802309d423b93d3a41459c"><div class="ttname"><a href="../../d7/d0b/memory__collect_8cc.html#a98b57b84c8802309d423b93d3a41459c">memcells_cmp</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool memcells_cmp(RTLIL::Cell *a, RTLIL::Cell *b)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d0b/memory__collect_8cc_source.html#l00029">memory_collect.cc:29</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a4c904f5a77c28dc3340b4ecb4b275e9b"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b">RTLIL::SigSpec::append</a></div><div class="ttdeci">void append(const RTLIL::SigSpec &amp;signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02523">rtlil.cc:2523</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a72a0f0def01be52891bdf5eedad46c33"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33">RTLIL::SigSpec::extend</a></div><div class="ttdeci">void extend(int width, bool is_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02593">rtlil.cc:2593</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_a58a77eb36784d11490f05b2b263e3a61"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">RTLIL::Memory::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_cgraph.png" border="0" usemap="#d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_cgraph" alt=""/></div>
<map name="d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_cgraph" id="d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="230,21,269,47"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="177,71,322,98"/><area shape="rect" id="node10" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="203,122,295,149"/><area shape="rect" id="node12" href="../../d7/d0b/memory__collect_8cc.html#a98b57b84c8802309d423b93d3a41459c" title="memcells_cmp" alt="" coords="194,173,305,199"/><area shape="rect" id="node13" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33" title="RTLIL::SigSpec::extend" alt="" coords="170,274,329,301"/><area shape="rect" id="node16" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="168,543,331,570"/><area shape="rect" id="node23" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="184,325,315,351"/><area shape="rect" id="node24" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="171,375,327,402"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="178,426,321,453"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="184,477,315,519"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="393,191,527,232"/><area shape="rect" id="node28" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="182,594,317,621"/><area shape="rect" id="node29" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="171,645,327,671"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="437,21,483,47"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="805,21,870,47"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="607,151,675,178"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="590,21,693,47"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="612,71,671,98"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="982,21,1026,47"/><area shape="rect" id="node11" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="387,122,533,149"/><area shape="rect" id="node14" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="404,274,516,301"/><area shape="rect" id="node15" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="593,274,690,301"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="379,493,541,519"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="386,594,534,621"/><area shape="rect" id="node19" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="613,569,670,595"/><area shape="rect" id="node20" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="746,569,929,595"/><area shape="rect" id="node21" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="761,619,914,646"/><area shape="rect" id="node22" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="741,518,933,545"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_icgraph.png" border="0" usemap="#d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_icgraph" alt=""/></div>
<map name="d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_icgraph" id="d7/d0b/memory__collect_8cc_a76a4eb3b180d743ec655eedf96c9d547_icgraph">
<area shape="rect" id="node2" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="168,12,277,39"/><area shape="rect" id="node3" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="325,5,469,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a32252305391d8485b0875a64bb0313eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void handle_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html#l00176">176</a> of file <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html">memory_collect.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    std::vector&lt;RTLIL::IdString&gt; delme;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;mem_it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">if</span> (design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, mem_it.second)) {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <a class="code" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547">handle_memory</a>(module, mem_it.second);</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;            delme.push_back(mem_it.first);</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        }</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : delme) {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keyword">delete</span> module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.at(it);</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.erase(it);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="memory__collect_8cc_html_a76a4eb3b180d743ec655eedf96c9d547"><div class="ttname"><a href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547">handle_memory</a></div><div class="ttdeci">void handle_memory(RTLIL::Module *module, RTLIL::Memory *memory)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d0b/memory__collect_8cc_source.html#l00038">memory_collect.cc:38</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_cgraph.png" border="0" usemap="#d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_cgraph" alt=""/></div>
<map name="d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_cgraph" id="d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="163,143,323,169"/><area shape="rect" id="node4" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="186,349,299,376"/><area shape="rect" id="node3" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="372,5,532,46"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="433,121,471,148"/><area shape="rect" id="node12" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="379,172,525,199"/><area shape="rect" id="node13" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="406,223,498,249"/><area shape="rect" id="node15" href="../../d7/d0b/memory__collect_8cc.html#a98b57b84c8802309d423b93d3a41459c" title="memcells_cmp" alt="" coords="397,273,507,300"/><area shape="rect" id="node16" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72a0f0def01be52891bdf5eedad46c33" title="RTLIL::SigSpec::extend" alt="" coords="373,375,531,401"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a4c904f5a77c28dc3340b4ecb4b275e9b" title="RTLIL::SigSpec::append" alt="" coords="371,644,533,671"/><area shape="rect" id="node26" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="387,425,517,452"/><area shape="rect" id="node27" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="374,476,530,503"/><area shape="rect" id="node28" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="381,527,523,553"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="387,578,517,619"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="595,291,730,333"/><area shape="rect" id="node31" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="385,695,519,721"/><area shape="rect" id="node32" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="374,71,530,97"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="639,121,686,148"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1007,121,1073,148"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="810,252,878,279"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="793,121,895,148"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="815,172,873,199"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1185,121,1229,148"/><area shape="rect" id="node14" href="../../d6/d0b/namespaceMinisat.html#a8affdb5c7e6b4a809db48cac05d2f3ed" title="Minisat::selectionSort" alt="" coords="589,223,736,249"/><area shape="rect" id="node17" href="../../d6/d0b/namespaceMinisat.html#ad45d20f93b53d687dc370b0b06fbdab4" title="Minisat::append" alt="" coords="607,375,719,401"/><area shape="rect" id="node18" href="../../d6/d0b/namespaceMinisat.html#ad8714c7d062a4cbf6f2e35a6c1f1d8b2" title="Minisat::copy" alt="" coords="795,375,893,401"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9d9fae8fc6b1b07caff1a9dc5a45a1ec" title="RTLIL::SigSpec::packed" alt="" coords="581,593,744,620"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="589,695,737,721"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="815,669,873,696"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="949,669,1131,696"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="963,720,1117,747"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="944,619,1136,645"/></map>
</div>
</p>

<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_icgraph.png" border="0" usemap="#d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_icgraph" alt=""/></div>
<map name="d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_icgraph" id="d7/d0b/memory__collect_8cc_a32252305391d8485b0875a64bb0313eb_icgraph">
<area shape="rect" id="node2" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="163,5,307,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a98b57b84c8802309d423b93d3a41459c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool memcells_cmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html#l00029">29</a> of file <a class="el" href="../../d7/d0b/memory__collect_8cc_source.html">memory_collect.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="keywordflow">if</span> (a-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span> &amp;&amp; b-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>)</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        <span class="keywordflow">return</span> a-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a> &lt; b-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keywordflow">if</span> (a-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span> || b-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>)</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        <span class="keywordflow">return</span> (a-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>) &lt; (b-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$memrd&quot;</span>);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">return</span> a-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\PRIORITY&quot;</span>).as_int() &lt; b-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\PRIORITY&quot;</span>).as_int();</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d0b/memory__collect_8cc_a98b57b84c8802309d423b93d3a41459c_icgraph.png" border="0" usemap="#d7/d0b/memory__collect_8cc_a98b57b84c8802309d423b93d3a41459c_icgraph" alt=""/></div>
<map name="d7/d0b/memory__collect_8cc_a98b57b84c8802309d423b93d3a41459c_icgraph" id="d7/d0b/memory__collect_8cc_a98b57b84c8802309d423b93d3a41459c_icgraph">
<area shape="rect" id="node2" href="../../d7/d0b/memory__collect_8cc.html#a76a4eb3b180d743ec655eedf96c9d547" title="handle_memory" alt="" coords="166,12,279,39"/><area shape="rect" id="node3" href="../../d7/d0b/memory__collect_8cc.html#a32252305391d8485b0875a64bb0313eb" title="handle_module" alt="" coords="328,12,437,39"/><area shape="rect" id="node4" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="485,5,629,46"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a402ced7b29657a03a74d5f82fd2515bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d4/ddc/structMemoryCollectPass.html">MemoryCollectPass</a>  <a class="el" href="../../d4/ddc/structMemoryCollectPass.html">MemoryCollectPass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_909ba3c047acf83b28267ff3e9830e84.html">passes</a></li><li class="navelem"><a class="el" href="../../dir_9cab486c2d28b37417cace1ecdf02367.html">memory</a></li><li class="navelem"><a class="el" href="../../d7/d0b/memory__collect_8cc.html">memory_collect.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
