// Seed: 1699543985
module module_0;
  parameter id_1 = -1;
  wire id_2;
  assign id_2 = id_1;
  assign id_2#(
      .id_1(id_1),
      .id_1(id_1.id_1 - 1),
      .id_1(id_1),
      .id_2(1),
      .id_1(1)
  ) = id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
);
  logic [-1 : -1] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0
    , id_6,
    input  tri0 id_1,
    output wand id_2,
    input  tri0 id_3
    , id_7,
    output wor  id_4
);
  logic id_8;
  ;
  module_0 modCall_1 ();
endmodule
