#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 22 03:35:35 2024
# Process ID         : 6980
# Current directory  : /home/lukas/fpga_vivado/projects/Divider/execution
# Command line       : vivado -mode batch -source ../tcl_scripts/run_simulation.tcl
# Log file           : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.log
# Journal file       : /home/lukas/fpga_vivado/projects/Divider/execution/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3561.604 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 29649 MB
#-----------------------------------------------------------
source ../tcl_scripts/run_simulation.tcl
# open_project /home/lukas/fpga_vivado/projects/Divider/Divider.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lukas/fpga_vivado/projects/Divider/Divider.gen/sources_1'.
Scanning sources...
Finished scanning sources
# add_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v
# add_files /home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v
# set_property top Divider_tb [current_fileset -simset]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Divider_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/lukas/fpga_vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Divider_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.v" into library xil_defaultlib
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lukas/fpga_vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Divider_tb_behav xil_defaultlib.Divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Divider_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "../tcl_scripts/run_simulation.tcl" line 13)
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 03:35:45 2024...
