// Seed: 1822200312
module module_0;
  wire id_1;
  wand id_2 = 1;
  wire id_3;
  wand id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_3) begin : LABEL_0
    if (~id_1)
      if (1) id_2 <= 1;
      else $display((1), id_1);
    else if (1) if (1) id_2 <= 1;
  end
  reg id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  always
    if (1) id_4 <= "";
    else id_2 = 1;
endmodule
