{"version":"1.1.0","info":[["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit_tb.v",[[[[[["add_sub_4bit_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["add_sub_4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["add_sub_4bit_tb"],["variable","a"]],["select",[[4,4],[4,14]],[[4,8],[4,14]],["add_sub_4bit_tb"],["variable","reg"]],["result",[[5,4],[5,21]],[[5,15],[5,21]],["add_sub_4bit_tb"],["variable","wire"]],["as4",[[7,4],[12,5]],[[7,17],[7,20]],["add_sub_4bit_tb"],["instance","add_sub_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/add_sub_4bit/add_sub_4bit.v",[[[[[["add_sub_4bit",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[13,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["add_sub_4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["add_sub_4bit"],["port","a"]],["select",[[2,4],[2,16]],[[2,10],[2,16]],["add_sub_4bit"],["port","input"]],["result",[[3,4],[3,27]],[[3,21],[3,27]],["add_sub_4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU_tb.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/ALU/ALU.v",[[[[[["ALU",[[0,0],[4,2]],[[0,7],[0,10]],[],["module"]],[26,12]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["ALU"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["ALU"],["port","a"]],["sel",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","input"]],["out",[[3,4],[3,24]],[[3,21],[3,24]],["ALU"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2_tb.v",[[[[[["and2_tb",[[0,0],[0,15]],[[0,7],[0,14]],[],["module"]],[25,8]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["and2_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["and2_tb"],["variable","a"]],["result",[[2,4],[2,15]],[[2,9],[2,15]],["and2_tb"],["variable","wire"]],["a2",[[5,4],[9,5]],[[5,10],[5,12]],["and2_tb"],["instance","and_2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/AND2/and2.v",[[[[[["and_2",[[0,0],[3,2]],[[0,7],[0,12]],[],["module"]],[7,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["and_2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["and_2"],["port","a"]],["result",[[2,4],[2,17]],[[2,11],[2,17]],["and_2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit_tb.v",[[[[[["counter4bit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["counter4bit_tb"],["variable","reg"]],["rst",[[3,4],[3,16]],[[3,13],[3,16]],["counter4bit_tb"],["variable","clk"]],["up_down",[[3,4],[3,25]],[[3,18],[3,25]],["counter4bit_tb"],["variable","rst"]],["result",[[4,4],[4,21]],[[4,15],[4,21]],["counter4bit_tb"],["variable","wire"]],["ct4",[[6,4],[11,5]],[[6,16],[6,19]],["counter4bit_tb"],["instance","counter4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/counter4bit/counter4bit.v",[[[[[["counter4bit",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["counter4bit"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["counter4bit"],["port","clk"]],["up_down",[[1,20],[1,27]],[[1,20],[1,27]],["counter4bit"],["port","rst"]],["result",[[2,4],[2,27]],[[2,21],[2,27]],["counter4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4_tb.v",[[[[[["decoder2to4_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[23,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder2to4_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder2to4_tb"],["variable","a"]],["de2to4_result",[[4,4],[4,28]],[[4,15],[4,28]],["decoder2to4_tb"],["variable","wire"]],["dec2to4",[[6,4],[10,5]],[[6,16],[6,23]],["decoder2to4_tb"],["instance","decoder2to4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/2to4/decoder2to4.v",[[[[[["decoder2to4",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[12,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder2to4"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder2to4"],["port","a"]],["de2to4_result",[[2,4],[2,30]],[[2,17],[2,30]],["decoder2to4"],["port","output"]],["an",[[4,0],[4,7]],[[4,5],[4,7]],["decoder2to4"],["variable","wire"]],["bn",[[4,0],[4,11]],[[4,9],[4,11]],["decoder2to4"],["variable","an"]],["n1",[[5,0],[5,13]],[[5,4],[5,6]],["decoder2to4"],["instance","not"]],["n2",[[6,0],[6,13]],[[6,4],[6,6]],["decoder2to4"],["instance","not"]],["a3",[[7,0],[7,29]],[[7,4],[7,6]],["decoder2to4"],["instance","and"]],["a2",[[8,0],[8,31]],[[8,4],[8,6]],["decoder2to4"],["instance","and"]],["a1",[[9,0],[9,31]],[[9,4],[9,6]],["decoder2to4"],["instance","and"]],["a0",[[10,0],[10,32]],[[10,4],[10,6]],["decoder2to4"],["instance","and"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8_tb.v",[[[[[["decoder3to8_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[28,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["decoder3to8_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["decoder3to8_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["decoder3to8_tb"],["variable","b"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["decoder3to8_tb"],["variable","wire"]],["d38",[[6,4],[11,5]],[[6,16],[6,19]],["decoder3to8_tb"],["instance","decoder3to8"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/decoder/3to8/decoder3to8.v",[[[[[["decoder3to8",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[14,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["decoder3to8"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["decoder3to8"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["decoder3to8"],["port","b"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["decoder3to8"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop_tb.v",[[[[[["dff_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[28,8]],[[["d",[[3,4],[3,9]],[[3,8],[3,9]],["dff_tb"],["variable","reg"]],["clk",[[3,4],[3,14]],[[3,11],[3,14]],["dff_tb"],["variable","d"]],["rst",[[3,4],[3,19]],[[3,16],[3,19]],["dff_tb"],["variable","clk"]],["q",[[4,4],[4,10]],[[4,9],[4,10]],["dff_tb"],["variable","wire"]],["d0",[[6,4],[11,5]],[[6,8],[6,10]],["dff_tb"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/dflipflop/dflipflop.v",[[[[[["dff",[[0,0],[3,2]],[[0,7],[0,10]],[],["module"]],[12,8]],[[["d",[[1,4],[1,16]],[[1,15],[1,16]],["dff"],["port","wire"]],["clk",[[1,18],[1,21]],[[1,18],[1,21]],["dff"],["port","d"]],["rst",[[1,23],[1,26]],[[1,23],[1,26]],["dff"],["port","clk"]],["q",[[2,4],[2,16]],[[2,15],[2,16]],["dff"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit_tb.v",[[],null,0]],["/home/vinhkhang/Documents/Verilog/divide4bit/divide4bit.v",[[null,null,null,null,[["V",[[7,210],[7,221]],[[7,217],[7,218]],[],["variable","k"]],["P",[[7,210],[7,320]],[[7,311],[7,312]],[],["variable","U"]],["i",[[7,210],[7,412]],[[7,407],[7,408]],[],["variable","f"]],["_",[[7,413],[7,419]],[[7,417],[7,418]],[],["variable","U"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2_tb.v",[[[[[["encoder4to2_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["encoder4to2_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["encoder4to2_tb"],["variable","a"]],["c",[[3,4],[3,15]],[[3,14],[3,15]],["encoder4to2_tb"],["variable","b"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["encoder4to2_tb"],["variable","c"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder4to2_tb"],["variable","wire"]],["e42",[[6,4],[12,5]],[[6,16],[6,19]],["encoder4to2_tb"],["instance","encoder4to2"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder4to2/encoder4to2.v",[[[[[["encoder4to2",[[0,0],[3,2]],[[0,8],[0,19]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["encoder4to2"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["encoder4to2"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["encoder4to2"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["encoder4to2"],["port","c"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder4to2"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3_tb.v",[[[[[["encoder8to3_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[26,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["encoder8to3_tb"],["variable","reg"]],["out",[[4,4],[4,18]],[[4,15],[4,18]],["encoder8to3_tb"],["variable","wire"]],["e83",[[6,4],[9,5]],[[6,16],[6,19]],["encoder8to3_tb"],["instance","encoder8to3"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/encoder/encoder8to3/encoder8to3.v",[[[[[["encoder8to3",[[0,0],[3,2]],[[0,7],[0,18]],[],["module"]],[9,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["encoder8to3"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["encoder8to3"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit_tb.v",[[[[[["fa_4bit_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[27,8]],[[["s1",[[1,4],[1,16]],[[1,14],[1,16]],["fa_4bit_tb"],["variable","reg"]],["s2",[[1,4],[1,20]],[[1,18],[1,20]],["fa_4bit_tb"],["variable","s1"]],["cin4",[[2,4],[2,12]],[[2,8],[2,12]],["fa_4bit_tb"],["variable","reg"]],["sum4",[[3,4],[3,19]],[[3,15],[3,19]],["fa_4bit_tb"],["variable","wire"]],["cout4",[[4,4],[4,14]],[[4,9],[4,14]],["fa_4bit_tb"],["variable","wire"]],["fa4",[[6,4],[12,5]],[[6,12],[6,15]],["fa_4bit_tb"],["instance","fa_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/fa_4bit/fa_4bit.v",[[[[[["fa_1bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fa_1bit"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fa_1bit"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fa_1bit"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fa_1bit"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fa_1bit"],["port","sum"]]]]],[[["fa_4bit",[[10,0],[15,2]],[[10,7],[10,14]],[],["module"]],[22,8]],[[["s1",[[11,4],[11,18]],[[11,16],[11,18]],["fa_4bit"],["port","input"]],["s2",[[11,20],[11,22]],[[11,20],[11,22]],["fa_4bit"],["port","s1"]],["cin4",[[12,4],[12,14]],[[12,10],[12,14]],["fa_4bit"],["port","input"]],["sum4",[[13,4],[13,21]],[[13,17],[13,21]],["fa_4bit"],["port","output"]],["cout4",[[14,4],[14,16]],[[14,11],[14,16]],["fa_4bit"],["port","output"]],["w1",[[16,0],[16,7]],[[16,5],[16,7]],["fa_4bit"],["variable","wire"]],["w2",[[16,0],[16,11]],[[16,9],[16,11]],["fa_4bit"],["variable","w1"]],["w3",[[16,0],[16,15]],[[16,13],[16,15]],["fa_4bit"],["variable","w2"]],["fa1",[[17,0],[17,44]],[[17,8],[17,11]],["fa_4bit"],["instance","fa_1bit"]],["fa2",[[18,0],[18,42]],[[18,8],[18,11]],["fa_4bit"],["instance","fa_1bit"]],["fa3",[[19,0],[19,42]],[[19,8],[19,11]],["fa_4bit"],["instance","fa_1bit"]],["fa4",[[20,0],[20,45]],[[20,8],[20,11]],["fa_4bit"],["instance","fa_1bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy_tb.v",[[[[[["mealy_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[42,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["mealy_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["mealy_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["mealy_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["mealy_tb"],["variable","wire"]],["ml",[[8,4],[13,5]],[[8,10],[8,12]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/mealy/mealy.v",[[[[[["machchuyen",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q1",[[1,13],[1,15]],[[1,13],[1,15]],["machchuyen"],["port","i"]],["q0",[[1,17],[1,19]],[[1,17],[1,19]],["machchuyen"],["port","q1"]],["d1",[[2,4],[2,13]],[[2,11],[2,13]],["machchuyen"],["port","output"]],["d0",[[2,15],[2,17]],[[2,15],[2,17]],["machchuyen"],["port","d1"]]]]],[[["dff",[[9,0],[12,2]],[[9,7],[9,10]],[],["module"]],[19,0]],[[["i",[[10,4],[10,11]],[[10,10],[10,11]],["dff"],["port","input"]],["clk",[[10,13],[10,16]],[[10,13],[10,16]],["dff"],["port","i"]],["rst",[[10,18],[10,21]],[[10,18],[10,21]],["dff"],["port","clk"]],["o",[[11,4],[11,16]],[[11,15],[11,16]],["dff"],["port","reg"]]]]],[[["mealy",[[20,0],[23,2]],[[20,7],[20,12]],[],["module"]],[32,8]],[[["i",[[21,4],[21,11]],[[21,10],[21,11]],["mealy"],["port","input"]],["clk",[[21,13],[21,16]],[[21,13],[21,16]],["mealy"],["port","i"]],["rst",[[21,18],[21,21]],[[21,18],[21,21]],["mealy"],["port","clk"]],["y",[[22,4],[22,12]],[[22,11],[22,12]],["mealy"],["port","output"]],["d1",[[25,0],[25,7]],[[25,5],[25,7]],["mealy"],["variable","wire"]],["d0",[[25,0],[25,11]],[[25,9],[25,11]],["mealy"],["variable","d1"]],["q1",[[25,0],[25,15]],[[25,13],[25,15]],["mealy"],["variable","d0"]],["q0",[[25,0],[25,19]],[[25,17],[25,19]],["mealy"],["variable","q1"]],["m1",[[26,0],[26,32]],[[26,11],[26,13]],["mealy"],["instance","machchuyen"]],["f1",[[27,0],[27,24]],[[27,4],[27,6]],["mealy"],["instance","dff"]],["f2",[[28,0],[28,24]],[[28,4],[28,6]],["mealy"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore_tb.v",[[[[[["moore_tb",[[4,0],[4,16]],[[4,7],[4,15]],[],["module"]],[30,8]],[[["i",[[5,4],[5,9]],[[5,8],[5,9]],["moore_tb"],["variable","reg"]],["clk",[[5,4],[5,14]],[[5,11],[5,14]],["moore_tb"],["variable","i"]],["rst",[[5,4],[5,19]],[[5,16],[5,19]],["moore_tb"],["variable","clk"]],["y",[[6,4],[6,10]],[[6,9],[6,10]],["moore_tb"],["variable","wire"]],["mrr",[[8,4],[13,5]],[[8,10],[8,13]],["moore_tb"],["instance","moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/FSM/moore/moore.v",[[[[[["machchuyen",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[9,0]],[[["i",[[1,4],[1,11]],[[1,10],[1,11]],["machchuyen"],["port","input"]],["q",[[2,4],[2,17]],[[2,16],[2,17]],["machchuyen"],["port","input"]],["d",[[3,4],[3,18]],[[3,17],[3,18]],["machchuyen"],["port","output"]]]]],[[["dff",[[10,0],[13,2]],[[10,7],[10,10]],[],["module"]],[22,0]],[[["d",[[11,4],[11,11]],[[11,10],[11,11]],["dff"],["port","input"]],["clk",[[11,13],[11,16]],[[11,13],[11,16]],["dff"],["port","d"]],["rst",[[11,18],[11,21]],[[11,18],[11,21]],["dff"],["port","clk"]],["q",[[12,4],[12,16]],[[12,15],[12,16]],["dff"],["port","reg"]]]]],[[["moore",[[23,0],[26,2]],[[23,7],[23,12]],[],["module"]],[34,8]],[[["i",[[24,4],[24,11]],[[24,10],[24,11]],["moore"],["port","input"]],["clk",[[24,13],[24,16]],[[24,13],[24,16]],["moore"],["port","i"]],["rst",[[24,18],[24,21]],[[24,18],[24,21]],["moore"],["port","clk"]],["y",[[25,4],[25,12]],[[25,11],[25,12]],["moore"],["port","output"]],["q",[[28,0],[28,12]],[[28,11],[28,12]],["moore"],["variable","wire"]],["d",[[28,0],[28,15]],[[28,14],[28,15]],["moore"],["variable","q"]],["m1",[[29,0],[29,22]],[[29,11],[29,13]],["moore"],["instance","machchuyen"]],["f1",[[30,0],[30,28]],[[30,4],[30,6]],["moore"],["instance","dff"]],["f2",[[31,0],[31,28]],[[31,4],[31,6]],["moore"],["instance","dff"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder_tb.v",[[null,null,null,null,[["o",[[0,0],[5,26]],[[5,7],[5,8]],[],["variable","g"]],["T",[[5,27],[5,86]],[[5,35],[5,36]],[],["variable","v"]],["m",[[5,27],[9,149]],[[9,146],[9,147]],[],["variable","oY"]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_adder/full_adder.v",[[[[[["full_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,8]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["full_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["full_adder"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["full_adder"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["full_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["full_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub_tb.v",[[[[[["fullsub_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[23,8]],[[["sub1",[[3,4],[3,18]],[[3,14],[3,18]],["fullsub_tb"],["variable","reg"]],["sub2",[[3,4],[3,24]],[[3,20],[3,24]],["fullsub_tb"],["variable","sub1"]],["sub",[[4,4],[4,18]],[[4,15],[4,18]],["fullsub_tb"],["variable","wire"]],["cout_sub",[[5,4],[5,17]],[[5,9],[5,17]],["fullsub_tb"],["variable","wire"]],["fs",[[7,4],[12,5]],[[7,12],[7,14]],["fullsub_tb"],["instance","fullsub"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/full_subtractor/fullsub.v",[[[[[["fulladd",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[7,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["fulladd"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["fulladd"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["fulladd"],["port","b"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["fulladd"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["fulladd"],["port","sum"]]]]],[[["fulladd_4",[[8,0],[13,2]],[[8,7],[8,16]],[],["module"]],[20,0]],[[["add1",[[9,4],[9,20]],[[9,16],[9,20]],["fulladd_4"],["port","input"]],["add2",[[9,22],[9,26]],[[9,22],[9,26]],["fulladd_4"],["port","add1"]],["cin4",[[10,4],[10,14]],[[10,10],[10,14]],["fulladd_4"],["port","input"]],["sum4",[[11,4],[11,21]],[[11,17],[11,21]],["fulladd_4"],["port","output"]],["cout4",[[12,4],[12,16]],[[12,11],[12,16]],["fulladd_4"],["port","output"]],["temp",[[14,0],[14,15]],[[14,11],[14,15]],["fulladd_4"],["variable","wire"]],["fa1",[[15,0],[15,80]],[[15,8],[15,11]],["fulladd_4"],["instance","fulladd"]],["fa2",[[16,0],[16,83]],[[16,8],[16,11]],["fulladd_4"],["instance","fulladd"]],["fa3",[[17,0],[17,83]],[[17,8],[17,11]],["fulladd_4"],["instance","fulladd"]],["fa4",[[18,0],[18,81]],[[18,8],[18,11]],["fulladd_4"],["instance","fulladd"]]]]],[[["fullsub",[[21,0],[25,2]],[[21,7],[21,14]],[],["module"]],[35,8]],[[["sub1",[[22,4],[22,20]],[[22,16],[22,20]],["fullsub"],["port","input"]],["sub2",[[22,22],[22,26]],[[22,22],[22,26]],["fullsub"],["port","sub1"]],["sub",[[23,4],[23,20]],[[23,17],[23,20]],["fullsub"],["port","output"]],["cout_sub",[[24,4],[24,19]],[[24,11],[24,19]],["fullsub"],["port","output"]],["sub2_not",[[26,0],[26,19]],[[26,11],[26,19]],["fullsub"],["variable","wire"]],["n1",[[27,0],[27,38]],[[27,4],[27,6]],["fullsub"],["instance","not"]],["fa5",[[28,0],[34,1]],[[28,10],[28,13]],["fullsub"],["instance","fulladd_4"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder_tb.v",[[[[[["half_adder_tb",[[2,0],[2,21]],[[2,7],[2,20]],[],["module"]],[25,8]],[[["a",[[3,4],[3,9]],[[3,8],[3,9]],["half_adder_tb"],["variable","reg"]],["b",[[3,4],[3,12]],[[3,11],[3,12]],["half_adder_tb"],["variable","a"]],["sum",[[4,4],[4,12]],[[4,9],[4,12]],["half_adder_tb"],["variable","wire"]],["cout",[[4,4],[4,18]],[[4,14],[4,18]],["half_adder_tb"],["variable","sum"]],["hd",[[6,4],[11,5]],[[6,15],[6,17]],["half_adder_tb"],["instance","half_adder"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/half_adder/half_adder.v",[[[[[["half_adder",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[8,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["half_adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["half_adder"],["port","a"]],["sum",[[2,4],[2,14]],[[2,11],[2,14]],["half_adder"],["port","output"]],["cout",[[2,16],[2,20]],[[2,16],[2,20]],["half_adder"],["port","sum"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit_tb.v",[[[[[["mul4bit_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[26,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["mul4bit_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["mul4bit_tb"],["variable","a"]],["mul",[[4,4],[4,18]],[[4,15],[4,18]],["mul4bit_tb"],["variable","wire"]],["m4",[[6,4],[10,5]],[[6,12],[6,14]],["mul4bit_tb"],["instance","mul4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mul4bit/mul4bit.v",[[[[[["mul4bit",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[9,8]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["mul4bit"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["mul4bit"],["port","a"]],["mul",[[2,4],[2,24]],[[2,21],[2,24]],["mul4bit"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1_tb.v",[[[[[["mux2to1_tb",[[0,0],[0,18]],[[0,7],[0,17]],[],["module"]],[23,9]],[[["a",[[1,4],[1,9]],[[1,8],[1,9]],["mux2to1_tb"],["variable","reg"]],["b",[[1,4],[1,12]],[[1,11],[1,12]],["mux2to1_tb"],["variable","a"]],["sel",[[1,4],[1,17]],[[1,14],[1,17]],["mux2to1_tb"],["variable","b"]],["s",[[2,4],[2,10]],[[2,9],[2,10]],["mux2to1_tb"],["variable","wire"]],["m21",[[4,4],[9,5]],[[4,12],[4,15]],["mux2to1_tb"],["instance","mux2to1"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/mux2to1/mux2to1.v",[[[[[["mux2to1",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[8,0]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["mux2to1"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["mux2to1"],["port","a"]],["sel",[[1,16],[1,19]],[[1,16],[1,19]],["mux2to1"],["port","b"]],["s",[[2,4],[2,12]],[[2,11],[2,12]],["mux2to1"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/hehe.v",[[[[[["test",[[0,0],[0,30]],[[0,7],[0,11]],[],["module"]],[40,0]],[[["clk",[[1,6],[1,9]],[[1,6],[1,9]],["test"],["port"]],["a",[[1,9],[1,12]],[[1,11],[1,12]],["test"],["port","clk"]],["b",[[1,12],[1,15]],[[1,14],[1,15]],["test"],["port","a"]],["f",[[0,24],[0,25]],[[0,24],[0,25]],["test"],["port","b"]],["g",[[2,8],[2,11]],[[2,10],[2,11]],["test"],["port","f"]],["f",[[2,7],[2,8]],[[2,7],[2,8]],["test"],["port"]],["f",[[3,0],[3,5]],[[3,4],[3,5]],["test"],["variable","reg"]],["g",[[15,2],[15,11]],[[15,10],[15,11]],["test"],["variable","f"]],["clk",[[5,0],[14,9]],[[14,6],[14,9]],["test"],["variable","reg"]],["a",[[5,0],[14,12]],[[14,11],[14,12]],["test"],["variable","clk"]],["b",[[5,0],[14,15]],[[14,14],[14,15]],["test"],["variable","a"]],["f",[[15,2],[15,8]],[[15,7],[15,8]],["test"],["variable","wire"]],["t",[[17,2],[23,3]],[[17,7],[17,8]],["test"],["instance","test"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/led.v",[[[[[["counter",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[48,10]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["counter"],["port","input"]],["rst",[[1,13],[1,16]],[[1,13],[1,16]],["counter"],["port","clk"]],["seg1",[[2,2],[2,23]],[[2,19],[2,23]],["counter"],["port","reg"]],["seg2",[[2,25],[2,29]],[[2,25],[2,29]],["counter"],["port","seg1"]],["out1",[[4,0],[4,14]],[[4,10],[4,14]],["counter"],["variable","reg"]],["out2",[[4,0],[4,20]],[[4,16],[4,20]],["counter"],["variable","out1"]]],[],[[[["decode_7seg",[[26,0],[26,27]],[[26,15],[26,26]],["counter"],["function"]],[41,12]],[]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/mealy.v",[[[[[["mealy",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[72,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["mealy"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["mealy"],["port","clk"]],["mssv_mealy",[[2,4],[2,26]],[[2,16],[2,26]],["mealy"],["port","input"]],["done_mealy",[[3,4],[3,31]],[[3,21],[3,31]],["mealy"],["port","reg"]],["presentstate",[[5,0],[5,22]],[[5,10],[5,22]],["mealy"],["variable","reg"]],["nextstate",[[5,0],[5,33]],[[5,24],[5,33]],["mealy"],["variable","presentstate"]],["S0",[[6,0],[6,20]],[[6,10],[6,12]],["mealy"],["parameter"]],["S1",[[7,0],[7,20]],[[7,10],[7,12]],["mealy"],["parameter"]],["S2",[[8,0],[8,20]],[[8,10],[8,12]],["mealy"],["parameter"]],["S3",[[9,0],[9,20]],[[9,10],[9,12]],["mealy"],["parameter"]]]]],[[["mealy_tb",[[73,0],[73,16]],[[73,7],[73,15]],[],["module"]],[136,9]],[[["clk",[[74,4],[74,11]],[[74,8],[74,11]],["mealy_tb"],["variable","reg"]],["rst",[[74,4],[74,16]],[[74,13],[74,16]],["mealy_tb"],["variable","clk"]],["mssv_mealy",[[75,4],[75,24]],[[75,14],[75,24]],["mealy_tb"],["variable","reg"]],["done_mealy",[[76,4],[76,25]],[[76,15],[76,25]],["mealy_tb"],["variable","wire"]],["uut",[[78,4],[83,5]],[[78,10],[78,13]],["mealy_tb"],["instance","mealy"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/moore.v",[[[[[["fsm_moore",[[0,0],[4,2]],[[0,7],[0,16]],[],["module"]],[71,0]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["fsm_moore"],["port","input"]],["rst",[[1,15],[1,18]],[[1,15],[1,18]],["fsm_moore"],["port","clk"]],["mssv_moore",[[2,4],[2,26]],[[2,16],[2,26]],["fsm_moore"],["port","input"]],["done_moore",[[3,4],[3,31]],[[3,21],[3,31]],["fsm_moore"],["port","reg"]],["presentstate",[[5,4],[5,26]],[[5,14],[5,26]],["fsm_moore"],["variable","reg"]],["nextstate",[[5,4],[5,37]],[[5,28],[5,37]],["fsm_moore"],["variable","presentstate"]],["S0",[[6,4],[6,24]],[[6,14],[6,16]],["fsm_moore"],["parameter"]],["S1",[[7,4],[7,24]],[[7,14],[7,16]],["fsm_moore"],["parameter"]],["S2",[[8,4],[8,24]],[[8,14],[8,16]],["fsm_moore"],["parameter"]],["S3",[[9,4],[9,24]],[[9,14],[9,16]],["fsm_moore"],["parameter"]],["S4",[[10,4],[10,24]],[[10,14],[10,16]],["fsm_moore"],["parameter"]]]]],[[["fsm_moore_tb",[[72,0],[72,20]],[[72,7],[72,19]],[],["module"]],[122,9]],[[["clk",[[73,4],[73,11]],[[73,8],[73,11]],["fsm_moore_tb"],["variable","reg"]],["rst",[[73,4],[73,16]],[[73,13],[73,16]],["fsm_moore_tb"],["variable","clk"]],["mssv_moore",[[74,4],[74,24]],[[74,14],[74,24]],["fsm_moore_tb"],["variable","reg"]],["done_moore",[[75,4],[75,25]],[[75,15],[75,25]],["fsm_moore_tb"],["variable","wire"]],["uut",[[77,4],[82,5]],[[77,14],[77,17]],["fsm_moore_tb"],["instance","fsm_moore"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/OnClass/tb.v",[[[[[["counter_7seg_tb",[[2,0],[2,23]],[[2,7],[2,22]],[],["module"]],[23,9]],[[["clk",[[3,2],[3,9]],[[3,6],[3,9]],["counter_7seg_tb"],["variable","reg"]],["rst",[[3,2],[3,14]],[[3,11],[3,14]],["counter_7seg_tb"],["variable","clk"]],["seg1",[[4,2],[4,17]],[[4,13],[4,17]],["counter_7seg_tb"],["variable","wire"]],["seg2",[[4,2],[4,23]],[[4,19],[4,23]],["counter_7seg_tb"],["variable","seg1"]],["uut",[[6,2],[11,3]],[[6,10],[6,13]],["counter_7seg_tb"],["instance","counter"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/asynchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[16,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,20]],[[4,17],[4,20]],["basic_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram_tb.v",[[[[[["basic_ram_tb",[[2,0],[2,20]],[[2,7],[2,19]],[],["module"]],[37,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["basic_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["basic_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["basic_ram_tb"],["variable","reg"]],["in",[[5,4],[5,16]],[[5,14],[5,16]],["basic_ram_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["basic_ram_tb"],["variable","wire"]],["bsr",[[8,4],[14,5]],[[8,14],[8,17]],["basic_ram_tb"],["instance","basic_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/basic/synchronous/basic_ram.v",[[[[[["basic_ram",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[15,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["basic_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["basic_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["basic_ram"],["port","input"]],["in",[[3,4],[3,18]],[[3,16],[3,18]],["basic_ram"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["basic_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["basic_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/asynchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[17,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,23]],[[4,17],[4,23]],["dual_port_ram"],["port","output"]],["dout_b",[[4,25],[4,31]],[[4,25],[4,31]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram_tb.v",[[[[[["dual_port_ram_tb",[[2,0],[2,24]],[[2,7],[2,23]],[],["module"]],[48,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["dual_port_ram_tb"],["variable","reg"]],["we_a",[[3,4],[3,17]],[[3,13],[3,17]],["dual_port_ram_tb"],["variable","clk"]],["we_b",[[3,4],[3,23]],[[3,19],[3,23]],["dual_port_ram_tb"],["variable","we_a"]],["addr_a",[[4,4],[4,20]],[[4,14],[4,20]],["dual_port_ram_tb"],["variable","reg"]],["addr_b",[[4,4],[4,28]],[[4,22],[4,28]],["dual_port_ram_tb"],["variable","addr_a"]],["din_a",[[5,4],[5,19]],[[5,14],[5,19]],["dual_port_ram_tb"],["variable","reg"]],["din_b",[[5,4],[5,26]],[[5,21],[5,26]],["dual_port_ram_tb"],["variable","din_a"]],["dout_a",[[6,4],[6,21]],[[6,15],[6,21]],["dual_port_ram_tb"],["variable","wire"]],["dout_b",[[6,4],[6,29]],[[6,23],[6,29]],["dual_port_ram_tb"],["variable","dout_a"]],["dpr",[[8,4],[18,5]],[[8,18],[8,21]],["dual_port_ram_tb"],["instance","dual_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/dual_port/synchronous/dual_port_ram.v",[[[[[["dual_port_ram",[[0,0],[5,2]],[[0,7],[0,20]],[],["module"]],[19,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["dual_port_ram"],["port","input"]],["we_a",[[1,15],[1,19]],[[1,15],[1,19]],["dual_port_ram"],["port","clk"]],["we_b",[[1,21],[1,25]],[[1,21],[1,25]],["dual_port_ram"],["port","we_a"]],["addr_a",[[2,4],[2,22]],[[2,16],[2,22]],["dual_port_ram"],["port","input"]],["addr_b",[[2,24],[2,30]],[[2,24],[2,30]],["dual_port_ram"],["port","addr_a"]],["din_a",[[3,4],[3,21]],[[3,16],[3,21]],["dual_port_ram"],["port","input"]],["din_b",[[3,23],[3,28]],[[3,23],[3,28]],["dual_port_ram"],["port","din_a"]],["dout_a",[[4,4],[4,27]],[[4,21],[4,27]],["dual_port_ram"],["port","reg"]],["dout_b",[[4,29],[4,35]],[[4,29],[4,35]],["dual_port_ram"],["port","dout_a"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["dual_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/asynchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,21]],[[4,17],[4,21]],["single_port_ram"],["port","output"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram_tb.v",[[[[[["single_port_ram_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[38,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["single_port_ram_tb"],["variable","reg"]],["we",[[3,4],[3,15]],[[3,13],[3,15]],["single_port_ram_tb"],["variable","clk"]],["addr",[[4,4],[4,18]],[[4,14],[4,18]],["single_port_ram_tb"],["variable","reg"]],["din",[[5,4],[5,17]],[[5,14],[5,17]],["single_port_ram_tb"],["variable","reg"]],["dout",[[6,4],[6,19]],[[6,15],[6,19]],["single_port_ram_tb"],["variable","wire"]],["sgr",[[8,4],[14,5]],[[8,20],[8,23]],["single_port_ram_tb"],["instance","single_port_ram"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/RAM/single_port/synchronous/single_port_ram.v",[[[[[["single_port_ram",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[20,8]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["single_port_ram"],["port","input"]],["we",[[1,15],[1,17]],[[1,15],[1,17]],["single_port_ram"],["port","clk"]],["addr",[[2,4],[2,20]],[[2,16],[2,20]],["single_port_ram"],["port","input"]],["din",[[3,4],[3,19]],[[3,16],[3,19]],["single_port_ram"],["port","input"]],["dout",[[4,4],[4,25]],[[4,21],[4,25]],["single_port_ram"],["port","reg"]],["mem",[[7,0],[7,20]],[[7,10],[7,13]],["single_port_ram"],["variable","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit_tb.v",[[[[[["shift_left_4bit_tb",[[2,0],[2,26]],[[2,7],[2,25]],[],["module"]],[23,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_4bit_tb"],["variable","reg"]],["n",[[4,4],[4,15]],[[4,14],[4,15]],["shift_left_4bit_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["shift_left_4bit_tb"],["variable","wire"]],["sl4b",[[7,4],[11,5]],[[7,20],[7,24]],["shift_left_4bit_tb"],["instance","shift_left_4bit"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_4bit/shift_left_4bit.v",[[[[[["shift_left_4bit",[[0,0],[4,2]],[[0,7],[0,22]],[],["module"]],[7,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_4bit"],["port","input"]],["n",[[2,4],[2,17]],[[2,16],[2,17]],["shift_left_4bit"],["port","input"]],["out",[[3,4],[3,20]],[[3,17],[3,20]],["shift_left_4bit"],["port","output"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right_tb.v",[[[[[["shift_left_right_tb",[[2,0],[2,27]],[[2,7],[2,26]],[],["module"]],[25,8]],[[["in",[[3,4],[3,16]],[[3,14],[3,16]],["shift_left_right_tb"],["variable","reg"]],["dir",[[4,4],[4,11]],[[4,8],[4,11]],["shift_left_right_tb"],["variable","reg"]],["num",[[5,4],[5,17]],[[5,14],[5,17]],["shift_left_right_tb"],["variable","reg"]],["out",[[6,4],[6,18]],[[6,15],[6,18]],["shift_left_right_tb"],["variable","wire"]],["shift_left_right_0",[[8,4],[13,5]],[[8,21],[8,39]],["shift_left_right_tb"],["instance","shift_left_right"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/shift_left_right/shift_left_right.v",[[[[[["shift_left_right",[[0,0],[5,2]],[[0,7],[0,23]],[],["module"]],[14,8]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["shift_left_right"],["port","input"]],["dir",[[2,4],[2,13]],[[2,10],[2,13]],["shift_left_right"],["port","input"]],["num",[[3,4],[3,19]],[[3,16],[3,19]],["shift_left_right"],["port","input"]],["out",[[4,4],[4,24]],[[4,21],[4,24]],["shift_left_right"],["port","reg"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[[[[["ALU_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[31,8]],[[["a",[[3,4],[3,15]],[[3,14],[3,15]],["ALU_tb"],["variable","reg"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["ALU_tb"],["variable","a"]],["sel",[[4,4],[4,17]],[[4,14],[4,17]],["ALU_tb"],["variable","reg"]],["out",[[5,4],[5,18]],[[5,15],[5,18]],["ALU_tb"],["variable","wire"]],["ALU_inst",[[7,4],[12,5]],[[7,8],[7,16]],["ALU_tb"],["instance","ALU"]]]]]]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/alu_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[1,19]]],[[["alu_op1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,4],[1,29]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,22],[1,29]]],["alu"],["port","wire"]],["alu_op2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,31],[1,38]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,31],[1,38]]],["alu"],["port","alu_op1"]],["alu_control",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,21],[2,32]]],["alu"],["port","wire"]],["alu_result",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,4],[3,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,22],[3,32]]],["alu"],["port","reg"]],["alu_zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,4],[4,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,11],[4,19]]],["alu"],["port","output"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[6,0],[6,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[6,10],[6,20]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[7,0],[7,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[7,10],[7,13]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,0],[8,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,10],[8,13]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[9,0],[9,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[9,10],[9,12]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,0],[10,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,10],[10,19]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,0],[11,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,10],[11,13]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,0],[12,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,10],[12,13]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,0],[13,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,10],[13,19]]],["alu"],["parameter"]]]]],[[["alu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[90,8]],[[["op1",[[4,4],[4,18]],[[4,15],[4,18]],["alu_tb"],["variable","reg"]],["op2",[[4,4],[4,23]],[[4,20],[4,23]],["alu_tb"],["variable","op1"]],["alu_control",[[5,4],[5,25]],[[5,14],[5,25]],["alu_tb"],["variable","reg"]],["result",[[8,4],[8,22]],[[8,16],[8,22]],["alu_tb"],["variable","wire"]],["zero",[[9,4],[9,13]],[[9,9],[9,13]],["alu_tb"],["variable","wire"]],["alu_inst",[[12,4],[18,5]],[[12,8],[12,16]],["alu_tb"],["instance","alu"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/alu.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/controlunit_tb.v",[[[[[["controlunit",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[1,27]]],[[["controlunit_opcode",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[1,4],[1,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[1,16],[1,34]]],["controlunit"],["port","input"]],["controlunit_funct",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[2,4],[2,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[2,16],[2,33]]],["controlunit"],["port","input"]],["controlunit_RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,4],[3,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,15],[3,33]]],["controlunit"],["port","reg"]],["controlunit_MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,35],[3,54]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,35],[3,54]]],["controlunit"],["port","controlunit_RegDst"]],["controlunit_MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,56],[3,76]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,56],[3,76]]],["controlunit"],["port","controlunit_MemRead"]],["controlunit_MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,78],[3,98]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,78],[3,98]]],["controlunit"],["port","controlunit_MemWrite"]],["controlunit_ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,100],[3,118]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,100],[3,118]]],["controlunit"],["port","controlunit_MemToReg"]],["controlunit_RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,120],[3,140]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,120],[3,140]]],["controlunit"],["port","controlunit_ALUSrc"]],["controlunit_alu_control",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[4,4],[4,44]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[4,21],[4,44]]],["controlunit"],["port","reg"]]]]],[[["controlunit_tb",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[61,8]],[[["opcode",[[4,4],[4,20]],[[4,14],[4,20]],["controlunit_tb"],["variable","reg"]],["funct",[[5,4],[5,19]],[[5,14],[5,19]],["controlunit_tb"],["variable","reg"]],["RegDst",[[8,4],[8,15]],[[8,9],[8,15]],["controlunit_tb"],["variable","wire"]],["MemRead",[[8,4],[8,24]],[[8,17],[8,24]],["controlunit_tb"],["variable","RegDst"]],["MemWrite",[[8,4],[8,34]],[[8,26],[8,34]],["controlunit_tb"],["variable","MemRead"]],["MemToReg",[[8,4],[8,44]],[[8,36],[8,44]],["controlunit_tb"],["variable","MemWrite"]],["ALUSrc",[[8,4],[8,52]],[[8,46],[8,52]],["controlunit_tb"],["variable","MemToReg"]],["RegWrite",[[8,4],[8,62]],[[8,54],[8,62]],["controlunit_tb"],["variable","ALUSrc"]],["ALU_Control",[[9,4],[9,26]],[[9,15],[9,26]],["controlunit_tb"],["variable","wire"]],["controlunit_inst",[[12,4],[22,5]],[[12,16],[12,32]],["controlunit_tb"],["instance","controlunit"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/datamem_tb.v",[[[[[["datamem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[1,23]]],[[["datamem_clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,15],[1,26]]],["datamem"],["port","wire"]],["datamem_MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,15],[2,31]]],["datamem"],["port","wire"]],["datamem_MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,33],[2,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,33],[2,48]]],["datamem"],["port","datamem_MemWrite"]],["datamem_address",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,22],[3,37]]],["datamem"],["port","wire"]],["datamem_Write",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,4],[4,35]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,22],[4,35]]],["datamem"],["port","wire"]],["datamem_Read",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,4],[5,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,22],[5,34]]],["datamem"],["port","reg"]],["Mem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[7,0],[7,23]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[7,11],[7,14]]],["datamem"],["variable","reg"]]]]],[[["datamem_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[102,8]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["datamem_tb"],["variable","reg"]],["MemWrite",[[5,4],[5,16]],[[5,8],[5,16]],["datamem_tb"],["variable","reg"]],["MemRead",[[5,4],[5,25]],[[5,18],[5,25]],["datamem_tb"],["variable","MemWrite"]],["Address",[[6,4],[6,22]],[[6,15],[6,22]],["datamem_tb"],["variable","reg"]],["WriteData_Mem",[[7,4],[7,28]],[[7,15],[7,28]],["datamem_tb"],["variable","reg"]],["ReadData_Mem",[[10,4],[10,28]],[[10,16],[10,28]],["datamem_tb"],["variable","wire"]],["datamem_inst",[[13,4],[20,5]],[[13,12],[13,24]],["datamem_tb"],["instance","datamem"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/datamem.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/datapath_tb.v",[[[[[["alu",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[0,19]]],[[["alu_op1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,4],[1,29]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,22],[1,29]]],["alu"],["port","wire"]],["alu_op2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,31],[1,38]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[1,31],[1,38]]],["alu"],["port","alu_op1"]],["alu_control",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[2,21],[2,32]]],["alu"],["port","wire"]],["alu_result",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,4],[3,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[3,22],[3,32]]],["alu"],["port","reg"]],["alu_zero",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,4],[4,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[4,11],[4,19]]],["alu"],["port","output"]],["COMPLEMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[6,0],[6,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[6,10],[6,20]]],["alu"],["parameter"]],["AND",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[7,0],[7,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[7,10],[7,13]]],["alu"],["parameter"]],["XOR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,0],[8,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[8,10],[8,13]]],["alu"],["parameter"]],["OR",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[9,0],[9,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[9,10],[9,12]]],["alu"],["parameter"]],["DECREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,0],[10,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[10,10],[10,19]]],["alu"],["parameter"]],["ADD",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,0],[11,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[11,10],[11,13]]],["alu"],["parameter"]],["SUB",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,0],[12,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[12,10],[12,13]]],["alu"],["parameter"]],["INCREMENT",["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,0],[13,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/alu.v",[[13,10],[13,19]]],["alu"],["parameter"]]]]],[[["sign_extend",["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[1,27]]],[[["signextend_in",["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[1,4],[1,30]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[1,17],[1,30]]],["sign_extend"],["port","input"]],["signextend_out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[2,4],[2,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/sign_extend.v",[[2,18],[2,32]]],["sign_extend"],["port","output"]]]]],[[["controlunit",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[0,0],[5,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[0,7],[0,18]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[2,27]]],[[["controlunit_opcode",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[1,4],[1,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[1,16],[1,34]]],["controlunit"],["port","input"]],["controlunit_funct",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[2,4],[2,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[2,16],[2,33]]],["controlunit"],["port","input"]],["controlunit_RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,4],[3,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,15],[3,33]]],["controlunit"],["port","reg"]],["controlunit_MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,35],[3,54]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,35],[3,54]]],["controlunit"],["port","controlunit_RegDst"]],["controlunit_MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,56],[3,76]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,56],[3,76]]],["controlunit"],["port","controlunit_MemRead"]],["controlunit_MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,78],[3,98]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,78],[3,98]]],["controlunit"],["port","controlunit_MemWrite"]],["controlunit_ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,100],[3,118]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,100],[3,118]]],["controlunit"],["port","controlunit_MemToReg"]],["controlunit_RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,120],[3,140]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[3,120],[3,140]]],["controlunit"],["port","controlunit_ALUSrc"]],["controlunit_alu_control",["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[4,4],[4,44]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/controlunit.v",[[4,21],[4,44]]],["controlunit"],["port","reg"]]]]],[[["datamem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[3,23]]],[[["datamem_clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[1,15],[1,26]]],["datamem"],["port","wire"]],["datamem_MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,15],[2,31]]],["datamem"],["port","wire"]],["datamem_MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,33],[2,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[2,33],[2,48]]],["datamem"],["port","datamem_MemWrite"]],["datamem_address",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[3,22],[3,37]]],["datamem"],["port","wire"]],["datamem_Write",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,4],[4,35]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[4,22],[4,35]]],["datamem"],["port","wire"]],["datamem_Read",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,4],[5,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[5,22],[5,34]]],["datamem"],["port","reg"]],["Mem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[7,0],[7,23]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datamem.v",[[7,11],[7,14]]],["datamem"],["variable","reg"]]]]],[[["inmem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[0,7],[0,12]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[4,21]]],[[["inmem_address",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[1,4],[1,35]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[1,22],[1,35]]],["inmem"],["port","wire"]],["inmem_instruction",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[2,4],[2,40]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[2,23],[2,40]]],["inmem"],["port","wire"]],["inmems",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[5,0],[5,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[5,11],[5,17]]],["inmem"],["variable","reg"]]]]],[[["pc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[0,0],[4,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[0,7],[0,9]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[5,18]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[1,3],[1,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[1,21],[1,24]]],["pc"],["port","wire"]],["rst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[2,3],[2,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[2,21],[2,24]]],["pc"],["port","wire"]],["pc_out",["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[3,3],[3,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/pc.v",[[3,21],[3,27]]],["pc"],["port","reg"]]]]],[[["regfile",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[7,0]]],[[["regfile_clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,15],[1,26]]],["regfile"],["port","wire"]],["regfile_rst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,28],[1,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,28],[1,39]]],["regfile"],["port","regfile_clk"]],["regfile_RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,15],[2,31]]],["regfile"],["port","wire"]],["regfile_ReadReg1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,21],[3,37]]],["regfile"],["port","wire"]],["regfile_ReadReg2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,39],[3,55]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,39],[3,55]]],["regfile"],["port","regfile_ReadReg1"]],["regfile_WriteReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,57],[3,73]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,57],[3,73]]],["regfile"],["port","regfile_ReadReg2"]],["regfile_WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,4],[4,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,22],[4,39]]],["regfile"],["port","wire"]],["regfile_ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,4],[5,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,22],[5,39]]],["regfile"],["port","reg"]],["regfile_ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,41],[5,58]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,41],[5,58]]],["regfile"],["port","regfile_ReadData1"]],["Regs",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,0],[8,22]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,11],[8,15]]],["regfile"],["variable","reg"]]]]],[[["datapath",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[8,0],[15,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[8,7],[8,15]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[1,24]]],[[["clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[9,4],[9,18]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[9,15],[9,18]]],["datapath"],["port","wire"]],["rst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[9,20],[9,23]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[9,20],[9,23]]],["datapath"],["port","clk"]],["RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,4],[10,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,16],[10,24]]],["datapath"],["port","wire"]],["MemWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,26],[10,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,26],[10,34]]],["datapath"],["port","RegWrite"]],["MemRead",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,36],[10,43]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[10,36],[10,43]]],["datapath"],["port","MemWrite"]],["pc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[11,4],[11,25]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[11,23],[11,25]]],["datapath"],["port","wire"]],["instruction",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[12,4],[12,34]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[12,23],[12,34]]],["datapath"],["port","wire"]],["ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[13,4],[13,32]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[13,23],[13,32]]],["datapath"],["port","wire"]],["ALU_Result",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[14,4],[14,33]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[14,23],[14,33]]],["datapath"],["port","wire"]],["pc_tmp",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[18,0],[18,18]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[18,12],[18,18]]],["datapath"],["variable","wire"]],["instruction_tmp",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[19,0],[19,27]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[19,12],[19,27]]],["datapath"],["variable","wire"]],["pc_d",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[24,0],[28,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[24,3],[24,7]]],["datapath"],["instance","pc"]],["imem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[31,0],[34,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[31,6],[31,10]]],["datapath"],["instance","inmem"]],["opcode",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[37,0],[37,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[37,11],[37,17]]],["datapath"],["variable","wire"]],["rs",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[38,0],[38,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[38,11],[38,13]]],["datapath"],["variable","wire"]],["rt",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[39,0],[39,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[39,11],[39,13]]],["datapath"],["variable","wire"]],["rd",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[40,0],[40,48]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[40,11],[40,13]]],["datapath"],["variable","wire"]],["funct",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[41,0],[41,46]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[41,11],[41,16]]],["datapath"],["variable","wire"]],["immediate",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[42,0],[42,47]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[42,12],[42,21]]],["datapath"],["variable","wire"]],["RegDst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,0],[45,11]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,5],[45,11]]],["datapath"],["variable","wire"]],["ALUSrc",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,0],[45,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,13],[45,19]]],["datapath"],["variable","RegDst"]],["MemToReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,0],[45,29]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[45,21],[45,29]]],["datapath"],["variable","ALUSrc"]],["ALU_Control",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[46,0],[46,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[46,10],[46,21]]],["datapath"],["variable","wire"]],["cu",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[48,0],[58,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[48,12],[48,14]]],["datapath"],["instance","controlunit"]],["ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[61,0],[61,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[61,12],[61,21]]],["datapath"],["variable","wire"]],["WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[62,0],[62,21]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[62,12],[62,21]]],["datapath"],["variable","wire"]],["WriteReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[63,0],[63,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[63,11],[63,19]]],["datapath"],["variable","wire"]],["rf",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[66,0],[76,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[66,8],[66,10]]],["datapath"],["instance","regfile"]],["sign_extend_imme",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[79,0],[79,28]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[79,12],[79,28]]],["datapath"],["variable","wire"]],["se",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[80,0],[83,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[80,12],[80,14]]],["datapath"],["instance","sign_extend"]],["alu_op2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[86,0],[86,19]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[86,12],[86,19]]],["datapath"],["variable","wire"]],["al",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[89,0],[95,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[89,4],[89,6]]],["datapath"],["instance","alu"]],["ReadData_Mem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[97,0],[97,24]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[97,12],[97,24]]],["datapath"],["variable","wire"]],["dm",["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[98,0],[105,1]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/datapath.v",[[98,8],[98,10]]],["datapath"],["instance","datamem"]]]]],[[["datapath_tb",[[2,0],[2,19]],[[2,7],[2,18]],[],["module"]],[135,8]],[[["clk",[[5,3],[5,10]],[[5,7],[5,10]],["datapath_tb"],["variable","reg"]],["rst",[[6,3],[6,10]],[[6,7],[6,10]],["datapath_tb"],["variable","reg"]],["RegWrite",[[9,3],[9,16]],[[9,8],[9,16]],["datapath_tb"],["variable","wire"]],["MemWrite",[[10,3],[10,16]],[[10,8],[10,16]],["datapath_tb"],["variable","wire"]],["MemRead",[[11,3],[11,15]],[[11,8],[11,15]],["datapath_tb"],["variable","wire"]],["pc",[[12,3],[12,17]],[[12,15],[12,17]],["datapath_tb"],["variable","wire"]],["instruction",[[13,3],[13,26]],[[13,15],[13,26]],["datapath_tb"],["variable","wire"]],["ReadData2",[[14,3],[14,24]],[[14,15],[14,24]],["datapath_tb"],["variable","wire"]],["ALU_Result",[[15,3],[15,25]],[[15,15],[15,25]],["datapath_tb"],["variable","wire"]],["dut",[[18,3],[28,4]],[[18,12],[18,15]],["datapath_tb"],["instance","datapath"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/datapath.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/inmem_tb.v",[[[[[["inmem",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[0,0],[3,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[0,7],[0,12]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[1,21]]],[[["inmem_address",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[1,4],[1,35]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[1,22],[1,35]]],["inmem"],["port","wire"]],["inmem_instruction",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[2,4],[2,40]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[2,23],[2,40]]],["inmem"],["port","wire"]],["inmems",["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[5,0],[5,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/inmem.v",[[5,11],[5,17]]],["inmem"],["variable","reg"]]]]],[[["inmem_tb",[[2,0],[2,16]],[[2,7],[2,15]],[],["module"]],[40,8]],[[["Address",[[4,4],[4,22]],[[4,15],[4,22]],["inmem_tb"],["variable","reg"]],["instruction",[[5,4],[5,27]],[[5,16],[5,27]],["inmem_tb"],["variable","wire"]],["im",[[7,4],[10,5]],[[7,10],[7,12]],["inmem_tb"],["instance","inmem"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/inmem.v"]],null,0]],["/home/vinhkhang/Documents/Verilog/Task4-6/tb/regfile_tb.v",[[[[[["regfile",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,0],[6,2]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[0,7],[0,14]]],[],["module"]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[1,23]]],[[["regfile_clk",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,4],[1,26]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,15],[1,26]]],["regfile"],["port","wire"]],["regfile_rst",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,28],[1,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[1,28],[1,39]]],["regfile"],["port","regfile_clk"]],["regfile_RegWrite",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,4],[2,31]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[2,15],[2,31]]],["regfile"],["port","wire"]],["regfile_ReadReg1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,4],[3,37]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,21],[3,37]]],["regfile"],["port","wire"]],["regfile_ReadReg2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,39],[3,55]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,39],[3,55]]],["regfile"],["port","regfile_ReadReg1"]],["regfile_WriteReg",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,57],[3,73]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[3,57],[3,73]]],["regfile"],["port","regfile_ReadReg2"]],["regfile_WriteData",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,4],[4,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[4,22],[4,39]]],["regfile"],["port","wire"]],["regfile_ReadData1",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,4],[5,39]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,22],[5,39]]],["regfile"],["port","reg"]],["regfile_ReadData2",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,41],[5,58]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[5,41],[5,58]]],["regfile"],["port","regfile_ReadData1"]],["Regs",["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,0],[8,22]]],["file:///home/vinhkhang/Documents/Verilog/Task4-6/regfile.v",[[8,11],[8,15]]],["regfile"],["variable","reg"]]]]],[[["regfile_tb",[[2,0],[2,18]],[[2,7],[2,17]],[],["module"]],[121,8]],[[["clk",[[4,4],[4,11]],[[4,8],[4,11]],["regfile_tb"],["variable","reg"]],["rst",[[5,4],[5,11]],[[5,8],[5,11]],["regfile_tb"],["variable","reg"]],["RegWrite",[[6,4],[6,16]],[[6,8],[6,16]],["regfile_tb"],["variable","reg"]],["ReadReg1",[[7,4],[7,22]],[[7,14],[7,22]],["regfile_tb"],["variable","reg"]],["ReadReg2",[[7,4],[7,32]],[[7,24],[7,32]],["regfile_tb"],["variable","ReadReg1"]],["WriteReg",[[7,4],[7,42]],[[7,34],[7,42]],["regfile_tb"],["variable","ReadReg2"]],["WriteData",[[8,4],[8,24]],[[8,15],[8,24]],["regfile_tb"],["variable","reg"]],["ReadData1",[[11,4],[11,25]],[[11,16],[11,25]],["regfile_tb"],["variable","wire"]],["ReadData2",[[11,4],[11,36]],[[11,27],[11,36]],["regfile_tb"],["variable","ReadData1"]],["regfile_inst",[[14,4],[24,5]],[[14,12],[14,24]],["regfile_tb"],["instance","regfile"]]]]]],["/home/vinhkhang/Documents/Verilog/Task4-6/regfile.v"]],null,0]]]}