{"additions": 10, "auther_ref": "SiStripDigiToRaw_fixtruncationZS10", "auther_sha": "312b12f9013374df17ce44e3efbee82e8c0f5495", "author": "pieterdavid", "body": "This change fixes a bug found by @CesarBernardes in https://github.com/cms-sw/cmssw/pull/23417 (which introduced the 10bit zero-suppressed modes in SiStripDigiToRaw): for the 10bit ZS modes the input digis were wrongly assumed to be 8bit-truncated (as is the case for the other ZS modes), which goes wrong in [`sistrip::FEDStripData::ChannelData::get10BitSample`](https://github.com/cms-sw/cmssw/blob/905af02d3369428df677c232537da6fca8982ff3/EventFilter/SiStripRawToDigi/interface/SiStripFEDBufferGenerator.h#L250).\r\nNo changes to any standard workflows are expected since the 10bit ZS modes are not used yet.\r\n\r\nCC: @icali @abaty @mmusich @echabert @boudoul @erikbutz", "branch": "master", "changed_files": 1, "comments": 13, "commits": 2, "created_at": "1531836274", "deletions": 8, "labels": ["code-checks-approved", "comparison-pending", "orp-pending", "pending-signatures", "reconstruction-pending", "tests-pending"], "milestone": "CMSSW_10_3_X", "number": 23811, "release-notes": [], "review_comments": 3, "state": "open", "title": "SiStrip 10bit ZS packer bug fix: assume 10bit instead of 8bit-truncated digis", "updated_at": "1531895320", "user": "pieterdavid"}