{
  "name": "core_arch::x86::avx::_mm256_permute2f128_si256",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "core_arch::x86::<impl core_arch::simd::i64x4>::as_m256i": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i64x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx::_mm256_permute2f128_si256"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx.rs:1269:1: 1300:2",
  "src": "pub fn _mm256_permute2f128_si256<const IMM8: i32>(a: __m256i, b: __m256i) -> __m256i {\n    static_assert_uimm_bits!(IMM8, 8);\n    const fn idx(imm8: i32, pos: u32) -> u32 {\n        let part = if pos < 2 {\n            imm8 & 0xf\n        } else {\n            (imm8 & 0xf0) >> 4\n        };\n        2 * (part as u32 & 0b11) + (pos & 1)\n    }\n    const fn idx0(imm8: i32, pos: u32) -> u32 {\n        let part = if pos < 2 {\n            imm8 & 0xf\n        } else {\n            (imm8 & 0xf0) >> 4\n        };\n        if part & 0b1000 != 0 { 4 } else { pos }\n    }\n    unsafe {\n        let r = simd_shuffle!(\n            a.as_i64x4(),\n            b.as_i64x4(),\n            [idx(IMM8, 0), idx(IMM8, 1), idx(IMM8, 2), idx(IMM8, 3)]\n        );\n        let r: i64x4 = simd_shuffle!(\n            r,\n            i64x4::ZERO,\n            [idx0(IMM8, 0), idx0(IMM8, 1), idx0(IMM8, 2), idx0(IMM8, 3)]\n        );\n        r.as_m256i()\n    }\n}",
  "mir": "fn core_arch::x86::avx::_mm256_permute2f128_si256(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::simd::i64x4;\n    let mut _4: core_arch::simd::i64x4;\n    let mut _5: core_arch::simd::i64x4;\n    let  _6: core_arch::simd::i64x4;\n    debug a => _1;\n    debug b => _2;\n    debug r => _3;\n    debug r => _6;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256i::as_i64x4(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256i::as_i64x4(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x4, core_arch::macros::SimdShuffleIdx<4>, core_arch::simd::i64x4>(move _4, move _5, core_arch::x86::avx::_mm256_permute2f128_si256::<IMM8>::{constant#1}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _6 = intrinsics::simd::simd_shuffle::<core_arch::simd::i64x4, core_arch::macros::SimdShuffleIdx<4>, core_arch::simd::i64x4>(_3, core_arch::simd::i64x4::ZERO, core_arch::x86::avx::_mm256_permute2f128_si256::<IMM8>::{constant#2}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _0 = core_arch::x86::<impl core_arch::simd::i64x4>::as_m256i(_6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        return;\n    }\n}\n",
  "doc": " Shuffles 128-bits (composed of integer data) selected by `imm8`\n from `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_permute2f128_si256)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}