// Seed: 163209076
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output wand id_2
);
  tri id_4, id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_1,
      id_2,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = id_5 ? id_4 : id_0;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_6 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    output supply0 id_6,
    id_23,
    input wire id_7,
    input uwire id_8,
    id_24,
    input tri id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    output uwire id_13,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    input wire id_17,
    output wand id_18,
    input tri id_19,
    output supply0 id_20,
    input tri1 id_21
);
endmodule
