
*** Running vivado
    with args -log design_1_axis_jtag_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_jtag_0_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_axis_jtag_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/myip_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/i2c_master_buf_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_jtag_0_0
Command: synth_design -top design_1_axis_jtag_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11287
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3059.344 ; gain = 235.742 ; free physical = 8730 ; free virtual = 19032
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4083.148; parent = 3065.285; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_jtag_0_0' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/synth/design_1_axis_jtag_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_jtag_v1_0' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/jtag_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/jtag_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo_proc' [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo_proc' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'axis_jtag_v1_0' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_jtag_0_0' (0#1) [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ip/design_1_axis_jtag_0_0/synth/design_1_axis_jtag_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/jtag_fifo_proc.v:152]
WARNING: [Synth 8-3848] Net TDO in module/entity axis_jtag_v1_0 does not have driver. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/axis_jtag_v1_0.v:58]
WARNING: [Synth 8-7129] Port TDO_VECTOR[31] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[30] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[29] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[28] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[27] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[26] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[25] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[24] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[23] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[22] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[21] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[20] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[19] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[18] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[17] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[16] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[15] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[14] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[13] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[12] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[11] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[10] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[9] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[8] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[7] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[6] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[5] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[4] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[3] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[2] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[1] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[0] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module axis_jtag_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.250 ; gain = 314.648 ; free physical = 8815 ; free virtual = 19118
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.117; parent = 3138.254; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.094 ; gain = 329.492 ; free physical = 8814 ; free virtual = 19117
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4170.961; parent = 3153.098; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3153.094 ; gain = 329.492 ; free physical = 8814 ; free virtual = 19117
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4170.961; parent = 3153.098; children = 1017.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3153.094 ; gain = 0.000 ; free physical = 8808 ; free virtual = 19111
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'PULL' constraint because invalid IO constraint value '2'b10' specified. 'PULL' is ignored by Vivado but preserved for implementation tool. [/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.gen/sources_1/bd/design_1/ipshared/8617/axis_jtag_v1_0.v:98]

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.000 ; gain = 0.000 ; free physical = 8747 ; free virtual = 19050
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3321.812 ; gain = 23.812 ; free physical = 8747 ; free virtual = 19050
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.812 ; gain = 498.211 ; free physical = 8790 ; free virtual = 19093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4307.664; parent = 3289.801; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.812 ; gain = 498.211 ; free physical = 8790 ; free virtual = 19093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4307.664; parent = 3289.801; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3321.812 ; gain = 498.211 ; free physical = 8790 ; free virtual = 19093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4307.664; parent = 3289.801; children = 1017.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                    PULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3321.812 ; gain = 498.211 ; free physical = 8784 ; free virtual = 19088
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4307.664; parent = 3289.801; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 80    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port tck_clk_ratio[0] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module design_1_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module design_1_axis_jtag_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.812 ; gain = 498.211 ; free physical = 8767 ; free virtual = 19075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2385.230; parent = 2198.619; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4307.664; parent = 3289.801; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3694.500 ; gain = 870.898 ; free physical = 8190 ; free virtual = 18498
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.352; parent = 2771.180; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.367; parent = 3694.504; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3694.500 ; gain = 870.898 ; free physical = 8190 ; free virtual = 18498
Synthesis current peak Physical Memory [PSS] (MB): peak = 2957.590; parent = 2771.418; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4712.367; parent = 3694.504; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8187 ; free virtual = 18495
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |    32|
|3     |LUT2   |    15|
|4     |LUT3   |    15|
|5     |LUT4   |    15|
|6     |LUT5   |    12|
|7     |LUT6   |   133|
|8     |FDRE   |   307|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.547 ; gain = 898.945 ; free physical = 8188 ; free virtual = 18496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.230; parent = 2797.059; children = 186.611
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4740.414; parent = 3722.551; children = 1017.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3722.547 ; gain = 730.227 ; free physical = 8226 ; free virtual = 18534
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3722.555 ; gain = 898.945 ; free physical = 8226 ; free virtual = 18534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3733.516 ; gain = 0.000 ; free physical = 8331 ; free virtual = 18639
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3775.371 ; gain = 0.000 ; free physical = 8270 ; free virtual = 18578
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e92ea545
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3775.371 ; gain = 1866.125 ; free physical = 8482 ; free virtual = 18790
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axis_jtag_0_0_synth_1/design_1_axis_jtag_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axis_jtag_0_0, cache-ID = 42180e9c0a1f9a3c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/agreshil/vivado_projects/i2c-master/x2o-vivado-usplus-control-i2c-master-pl/control/apex_kria/apex_kria.runs/design_1_axis_jtag_0_0_synth_1/design_1_axis_jtag_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_jtag_0_0_utilization_synth.rpt -pb design_1_axis_jtag_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 15 02:12:21 2025...
