
CMOS-TTL-webcam_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000898c  700002b0  700002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  70008c3c  70008c3c  00009c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  70008ca4  70008ca4  00031288  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  70008ca4  70008ca4  00031288  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  70008ca4  70008ca4  00031288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  70008ca4  70008ca4  00009ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  70008ca8  70008ca8  00009ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  24000000  70008cac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .dtcm_ram     00027100  24000188  70008e34  0000a188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000a88  24027288  7002ff34  00031288  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00031288  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017bea  00000000  00000000  000312b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003915  00000000  00000000  00048ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001410  00000000  00000000  0004c7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000efb  00000000  00000000  0004dbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000336ba  00000000  00000000  0004eac3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001835e  00000000  00000000  0008217d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00137c40  00000000  00000000  0009a4db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001d211b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005368  00000000  00000000  001d2160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001d74c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	24027288 	.word	0x24027288
700002cc:	00000000 	.word	0x00000000
700002d0:	70008c24 	.word	0x70008c24

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	2402728c 	.word	0x2402728c
700002ec:	70008c24 	.word	0x70008c24

700002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700002f0:	b580      	push	{r7, lr}
700002f2:	b086      	sub	sp, #24
700002f4:	af00      	add	r7, sp, #0
  /* Configure the MPU */
  MPU_Config();
700002f6:	f000 f9bf 	bl	70000678 <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
700002fa:	f000 f9e5 	bl	700006c8 <CPU_CACHE_Enable>

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700002fe:	f001 f99c 	bl	7000163a <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
70000302:	f000 fa4f 	bl	700007a4 <SystemClock_Config>

  /* Turn on user LED (PB8) immediately as a boot indicator */
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000306:	4b27      	ldr	r3, [pc, #156]	@ (700003a4 <main+0xb4>)
70000308:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000030c:	4a25      	ldr	r2, [pc, #148]	@ (700003a4 <main+0xb4>)
7000030e:	f043 0302 	orr.w	r3, r3, #2
70000312:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000316:	4b23      	ldr	r3, [pc, #140]	@ (700003a4 <main+0xb4>)
70000318:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000031c:	603b      	str	r3, [r7, #0]
7000031e:	683b      	ldr	r3, [r7, #0]
  GPIO_InitTypeDef ledGpio = {0};
70000320:	1d3b      	adds	r3, r7, #4
70000322:	2200      	movs	r2, #0
70000324:	601a      	str	r2, [r3, #0]
70000326:	605a      	str	r2, [r3, #4]
70000328:	609a      	str	r2, [r3, #8]
7000032a:	60da      	str	r2, [r3, #12]
7000032c:	611a      	str	r2, [r3, #16]
  ledGpio.Pin   = GPIO_PIN_8;
7000032e:	f44f 7380 	mov.w	r3, #256	@ 0x100
70000332:	607b      	str	r3, [r7, #4]
  ledGpio.Mode  = GPIO_MODE_OUTPUT_PP;
70000334:	2301      	movs	r3, #1
70000336:	60bb      	str	r3, [r7, #8]
  ledGpio.Pull  = GPIO_NOPULL;
70000338:	2300      	movs	r3, #0
7000033a:	60fb      	str	r3, [r7, #12]
  ledGpio.Speed = GPIO_SPEED_FREQ_LOW;
7000033c:	2300      	movs	r3, #0
7000033e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &ledGpio);
70000340:	1d3b      	adds	r3, r7, #4
70000342:	4619      	mov	r1, r3
70000344:	4818      	ldr	r0, [pc, #96]	@ (700003a8 <main+0xb8>)
70000346:	f001 fd33 	bl	70001db0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
7000034a:	2201      	movs	r2, #1
7000034c:	f44f 7180 	mov.w	r1, #256	@ 0x100
70000350:	4815      	ldr	r0, [pc, #84]	@ (700003a8 <main+0xb8>)
70000352:	f001 fe8d 	bl	70002070 <HAL_GPIO_WritePin>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
70000356:	f000 f895 	bl	70000484 <MX_GPIO_Init>
  MX_DMA_Init();
7000035a:	f000 f875 	bl	70000448 <MX_DMA_Init>
  MX_DCMIPP_Init();
7000035e:	f000 f831 	bl	700003c4 <MX_DCMIPP_Init>
  MX_USB_DEVICE_Init();
70000362:	f000 f90b 	bl	7000057c <MX_USB_DEVICE_Init>
  MX_FMC_Init();
70000366:	f000 f937 	bl	700005d8 <MX_FMC_Init>

  /* Start DCMIPP Pipe0 capture in continuous mode */
  HAL_DCMIPP_PIPE_Start(&phdcmipp, DCMIPP_PIPE0, (uint32_t)activeBuffer, DCMIPP_MODE_CONTINUOUS);
7000036a:	4b10      	ldr	r3, [pc, #64]	@ (700003ac <main+0xbc>)
7000036c:	681b      	ldr	r3, [r3, #0]
7000036e:	461a      	mov	r2, r3
70000370:	2300      	movs	r3, #0
70000372:	2100      	movs	r1, #0
70000374:	480e      	ldr	r0, [pc, #56]	@ (700003b0 <main+0xc0>)
70000376:	f001 fc83 	bl	70001c80 <HAL_DCMIPP_PIPE_Start>

  /* Infinite loop */
  while (1)
  {
    /* Check if a frame is ready to be sent via USB */
    if (frameReady && readyBuffer != NULL)
7000037a:	4b0e      	ldr	r3, [pc, #56]	@ (700003b4 <main+0xc4>)
7000037c:	781b      	ldrb	r3, [r3, #0]
7000037e:	b2db      	uxtb	r3, r3
70000380:	2b00      	cmp	r3, #0
70000382:	d0fa      	beq.n	7000037a <main+0x8a>
70000384:	4b0c      	ldr	r3, [pc, #48]	@ (700003b8 <main+0xc8>)
70000386:	681b      	ldr	r3, [r3, #0]
70000388:	2b00      	cmp	r3, #0
7000038a:	d0f6      	beq.n	7000037a <main+0x8a>
    {
      /* Send frame via USB UVC */
      USBD_VIDEO_SendFrame(&hUsbDeviceFS, (uint8_t *)readyBuffer, CAMERA_FRAME_SIZE);
7000038c:	4b0a      	ldr	r3, [pc, #40]	@ (700003b8 <main+0xc8>)
7000038e:	681b      	ldr	r3, [r3, #0]
70000390:	4a0a      	ldr	r2, [pc, #40]	@ (700003bc <main+0xcc>)
70000392:	4619      	mov	r1, r3
70000394:	480a      	ldr	r0, [pc, #40]	@ (700003c0 <main+0xd0>)
70000396:	f000 ff6f 	bl	70001278 <USBD_VIDEO_SendFrame>

      frameReady = 0;
7000039a:	4b06      	ldr	r3, [pc, #24]	@ (700003b4 <main+0xc4>)
7000039c:	2200      	movs	r2, #0
7000039e:	701a      	strb	r2, [r3, #0]
    if (frameReady && readyBuffer != NULL)
700003a0:	e7eb      	b.n	7000037a <main+0x8a>
700003a2:	bf00      	nop
700003a4:	58024400 	.word	0x58024400
700003a8:	58020400 	.word	0x58020400
700003ac:	24000000 	.word	0x24000000
700003b0:	240272a4 	.word	0x240272a4
700003b4:	240275c4 	.word	0x240275c4
700003b8:	240275c0 	.word	0x240275c0
700003bc:	0004e200 	.word	0x0004e200
700003c0:	240272b0 	.word	0x240272b0

700003c4 <MX_DCMIPP_Init>:
  * @brief DCMIPP Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMIPP_Init(void)
{
700003c4:	b580      	push	{r7, lr}
700003c6:	b08a      	sub	sp, #40	@ 0x28
700003c8:	af00      	add	r7, sp, #0
	DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
700003ca:	1d3b      	adds	r3, r7, #4
700003cc:	2224      	movs	r2, #36	@ 0x24
700003ce:	2100      	movs	r1, #0
700003d0:	4618      	mov	r0, r3
700003d2:	f008 fbed 	bl	70008bb0 <memset>
	DCMIPP_PipeConfTypeDef PipeConfig = {0};
700003d6:	2300      	movs	r3, #0
700003d8:	603b      	str	r3, [r7, #0]
	phdcmipp.Instance = DCMIPP;
700003da:	4b19      	ldr	r3, [pc, #100]	@ (70000440 <MX_DCMIPP_Init+0x7c>)
700003dc:	4a19      	ldr	r2, [pc, #100]	@ (70000444 <MX_DCMIPP_Init+0x80>)
700003de:	601a      	str	r2, [r3, #0]

	if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
700003e0:	4817      	ldr	r0, [pc, #92]	@ (70000440 <MX_DCMIPP_Init+0x7c>)
700003e2:	f001 fb79 	bl	70001ad8 <HAL_DCMIPP_Init>
700003e6:	4603      	mov	r3, r0
700003e8:	2b00      	cmp	r3, #0
700003ea:	d001      	beq.n	700003f0 <MX_DCMIPP_Init+0x2c>
	{
	   Error_Handler();
700003ec:	f000 fa4c 	bl	70000888 <Error_Handler>
	}
	ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_RISING ;
700003f0:	2320      	movs	r3, #32
700003f2:	613b      	str	r3, [r7, #16]
	ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
700003f4:	2300      	movs	r3, #0
700003f6:	60fb      	str	r3, [r7, #12]
	ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_HIGH ;
700003f8:	2380      	movs	r3, #128	@ 0x80
700003fa:	60bb      	str	r3, [r7, #8]
	ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
700003fc:	2300      	movs	r3, #0
700003fe:	617b      	str	r3, [r7, #20]
	ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
70000400:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
70000404:	607b      	str	r3, [r7, #4]
	ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
70000406:	2300      	movs	r3, #0
70000408:	623b      	str	r3, [r7, #32]
	ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
7000040a:	2300      	movs	r3, #0
7000040c:	627b      	str	r3, [r7, #36]	@ 0x24
	ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
7000040e:	2300      	movs	r3, #0
70000410:	61bb      	str	r3, [r7, #24]

	HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
70000412:	1d3b      	adds	r3, r7, #4
70000414:	4619      	mov	r1, r3
70000416:	480a      	ldr	r0, [pc, #40]	@ (70000440 <MX_DCMIPP_Init+0x7c>)
70000418:	f001 fb8c 	bl	70001b34 <HAL_DCMIPP_PARALLEL_SetConfig>

	/* Configure DCMIPP Pipe0 for main capture */
	PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;  // Capture all frames
7000041c:	2300      	movs	r3, #0
7000041e:	603b      	str	r3, [r7, #0]
	//PipeConfig.PixelFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;  // YUV422 format
	//PipeConfig.PixelPackerFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;
	//PipeConfig.SyncUnmask = DCMIPP_SYNC_UNMASK_ALL;

  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
70000420:	463b      	mov	r3, r7
70000422:	461a      	mov	r2, r3
70000424:	2100      	movs	r1, #0
70000426:	4806      	ldr	r0, [pc, #24]	@ (70000440 <MX_DCMIPP_Init+0x7c>)
70000428:	f001 fbf1 	bl	70001c0e <HAL_DCMIPP_PIPE_SetConfig>
7000042c:	4603      	mov	r3, r0
7000042e:	2b00      	cmp	r3, #0
70000430:	d001      	beq.n	70000436 <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
70000432:	f000 fa29 	bl	70000888 <Error_Handler>
  /* Set frame size */
  //if (HAL_DCMIPP_PIPE_SetFrameSize(&phdcmipp, DCMIPP_PIPE0, CAMERA_WIDTH, CAMERA_HEIGHT) != HAL_OK)
  //{
  //  Error_Handler();
  //}
}
70000436:	bf00      	nop
70000438:	3728      	adds	r7, #40	@ 0x28
7000043a:	46bd      	mov	sp, r7
7000043c:	bd80      	pop	{r7, pc}
7000043e:	bf00      	nop
70000440:	240272a4 	.word	0x240272a4
70000444:	50002000 	.word	0x50002000

70000448 <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
70000448:	b580      	push	{r7, lr}
7000044a:	b082      	sub	sp, #8
7000044c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_HPDMA1_CLK_ENABLE();
7000044e:	4b0c      	ldr	r3, [pc, #48]	@ (70000480 <MX_DMA_Init+0x38>)
70000450:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000454:	4a0a      	ldr	r2, [pc, #40]	@ (70000480 <MX_DMA_Init+0x38>)
70000456:	f043 0301 	orr.w	r3, r3, #1
7000045a:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
7000045e:	4b08      	ldr	r3, [pc, #32]	@ (70000480 <MX_DMA_Init+0x38>)
70000460:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000464:	607b      	str	r3, [r7, #4]
70000466:	687b      	ldr	r3, [r7, #4]

  /* HPDMA1 interrupt init */
  HAL_NVIC_SetPriority(HPDMA1_Channel0_IRQn, 5, 0);
70000468:	2200      	movs	r2, #0
7000046a:	2105      	movs	r1, #5
7000046c:	2040      	movs	r0, #64	@ 0x40
7000046e:	f001 fa78 	bl	70001962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HPDMA1_Channel0_IRQn);
70000472:	2040      	movs	r0, #64	@ 0x40
70000474:	f001 fa8f 	bl	70001996 <HAL_NVIC_EnableIRQ>
}
70000478:	bf00      	nop
7000047a:	3708      	adds	r7, #8
7000047c:	46bd      	mov	sp, r7
7000047e:	bd80      	pop	{r7, pc}
70000480:	58024400 	.word	0x58024400

70000484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
70000484:	b580      	push	{r7, lr}
70000486:	b088      	sub	sp, #32
70000488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000048a:	f107 030c 	add.w	r3, r7, #12
7000048e:	2200      	movs	r2, #0
70000490:	601a      	str	r2, [r3, #0]
70000492:	605a      	str	r2, [r3, #4]
70000494:	609a      	str	r2, [r3, #8]
70000496:	60da      	str	r2, [r3, #12]
70000498:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
7000049a:	4b34      	ldr	r3, [pc, #208]	@ (7000056c <MX_GPIO_Init+0xe8>)
7000049c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004a0:	4a32      	ldr	r2, [pc, #200]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004a2:	f043 0301 	orr.w	r3, r3, #1
700004a6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700004aa:	4b30      	ldr	r3, [pc, #192]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004b0:	60bb      	str	r3, [r7, #8]
700004b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
700004b4:	4b2d      	ldr	r3, [pc, #180]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004ba:	4a2c      	ldr	r2, [pc, #176]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004bc:	f043 0302 	orr.w	r3, r3, #2
700004c0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700004c4:	4b29      	ldr	r3, [pc, #164]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004ca:	607b      	str	r3, [r7, #4]
700004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
700004ce:	4b27      	ldr	r3, [pc, #156]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004d0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004d4:	4a25      	ldr	r2, [pc, #148]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004d6:	f043 0304 	orr.w	r3, r3, #4
700004da:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700004de:	4b23      	ldr	r3, [pc, #140]	@ (7000056c <MX_GPIO_Init+0xe8>)
700004e0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700004e4:	603b      	str	r3, [r7, #0]
700004e6:	683b      	ldr	r3, [r7, #0]
   *
   * Note: You'll need to add D1-D7 pins based on your camera connection
   */

  /* DCMIPP_PIXCLK - PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
700004e8:	2340      	movs	r3, #64	@ 0x40
700004ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004ec:	2302      	movs	r3, #2
700004ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004f0:	2300      	movs	r3, #0
700004f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004f4:	2303      	movs	r3, #3
700004f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004f8:	230d      	movs	r3, #13
700004fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700004fc:	f107 030c 	add.w	r3, r7, #12
70000500:	4619      	mov	r1, r3
70000502:	481b      	ldr	r0, [pc, #108]	@ (70000570 <MX_GPIO_Init+0xec>)
70000504:	f001 fc54 	bl	70001db0 <HAL_GPIO_Init>

  /* DCMIPP_VSYNC - PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
70000508:	2380      	movs	r3, #128	@ 0x80
7000050a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000050c:	2302      	movs	r3, #2
7000050e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000510:	2300      	movs	r3, #0
70000512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000514:	2303      	movs	r3, #3
70000516:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000518:	230d      	movs	r3, #13
7000051a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
7000051c:	f107 030c 	add.w	r3, r7, #12
70000520:	4619      	mov	r1, r3
70000522:	4814      	ldr	r0, [pc, #80]	@ (70000574 <MX_GPIO_Init+0xf0>)
70000524:	f001 fc44 	bl	70001db0 <HAL_GPIO_Init>

  /* DCMIPP_D0 - PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
70000528:	2340      	movs	r3, #64	@ 0x40
7000052a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000052c:	2302      	movs	r3, #2
7000052e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000530:	2300      	movs	r3, #0
70000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000534:	2303      	movs	r3, #3
70000536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000538:	230d      	movs	r3, #13
7000053a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
7000053c:	f107 030c 	add.w	r3, r7, #12
70000540:	4619      	mov	r1, r3
70000542:	480d      	ldr	r0, [pc, #52]	@ (70000578 <MX_GPIO_Init+0xf4>)
70000544:	f001 fc34 	bl	70001db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
70000548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000054c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
7000054e:	2303      	movs	r3, #3
70000550:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000552:	2300      	movs	r3, #0
70000554:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000556:	f107 030c 	add.w	r3, r7, #12
7000055a:	4619      	mov	r1, r3
7000055c:	4805      	ldr	r0, [pc, #20]	@ (70000574 <MX_GPIO_Init+0xf0>)
7000055e:	f001 fc27 	bl	70001db0 <HAL_GPIO_Init>

  /* TODO: Add remaining data pins D1-D7 based on your camera configuration */
  /* Example for 8-bit parallel interface:
   * DCMIPP_D1 through DCMIPP_D7 need to be configured
   */
}
70000562:	bf00      	nop
70000564:	3720      	adds	r7, #32
70000566:	46bd      	mov	sp, r7
70000568:	bd80      	pop	{r7, pc}
7000056a:	bf00      	nop
7000056c:	58024400 	.word	0x58024400
70000570:	58020000 	.word	0x58020000
70000574:	58020400 	.word	0x58020400
70000578:	58020800 	.word	0x58020800

7000057c <MX_USB_DEVICE_Init>:
  * @brief USB Device Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DEVICE_Init(void)
{
7000057c:	b580      	push	{r7, lr}
7000057e:	af00      	add	r7, sp, #0
  /* Init Device Library */
  //USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);

  /* Enable USB power domain (VBUS detection on the STM32H7S3) */
  HAL_PWREx_EnableUSBReg();
70000580:	f003 f8ac 	bl	700036dc <HAL_PWREx_EnableUSBReg>

  /* Wait until the USB regulator is ready */
  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_USB33RDY)) {}
70000584:	bf00      	nop
70000586:	4b0f      	ldr	r3, [pc, #60]	@ (700005c4 <MX_USB_DEVICE_Init+0x48>)
70000588:	68db      	ldr	r3, [r3, #12]
7000058a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000058e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70000592:	d1f8      	bne.n	70000586 <MX_USB_DEVICE_Init+0xa>

  if (USBD_Init(&hUsbDeviceFS, &CUSTOMHID_Desc, DEVICE_FS) != USBD_OK)
70000594:	2200      	movs	r2, #0
70000596:	490c      	ldr	r1, [pc, #48]	@ (700005c8 <MX_USB_DEVICE_Init+0x4c>)
70000598:	480c      	ldr	r0, [pc, #48]	@ (700005cc <MX_USB_DEVICE_Init+0x50>)
7000059a:	f006 fc06 	bl	70006daa <USBD_Init>
7000059e:	4603      	mov	r3, r0
700005a0:	2b00      	cmp	r3, #0
700005a2:	d001      	beq.n	700005a8 <MX_USB_DEVICE_Init+0x2c>
   {
     Error_Handler();
700005a4:	f000 f970 	bl	70000888 <Error_Handler>
   }

  /* Add Supported Class */
  USBD_RegisterClass(&hUsbDeviceFS, &USBD_VIDEO);
700005a8:	4909      	ldr	r1, [pc, #36]	@ (700005d0 <MX_USB_DEVICE_Init+0x54>)
700005aa:	4808      	ldr	r0, [pc, #32]	@ (700005cc <MX_USB_DEVICE_Init+0x50>)
700005ac:	f006 fc2d 	bl	70006e0a <USBD_RegisterClass>

  /* Add Interface callbacks for VIDEO Class */
  USBD_VIDEO_RegisterInterface(&hUsbDeviceFS, &USBD_VIDEO_fops_FS);
700005b0:	4908      	ldr	r1, [pc, #32]	@ (700005d4 <MX_USB_DEVICE_Init+0x58>)
700005b2:	4806      	ldr	r0, [pc, #24]	@ (700005cc <MX_USB_DEVICE_Init+0x50>)
700005b4:	f000 fe46 	bl	70001244 <USBD_VIDEO_RegisterInterface>

  /* Start Device Process */
  USBD_Start(&hUsbDeviceFS);
700005b8:	4804      	ldr	r0, [pc, #16]	@ (700005cc <MX_USB_DEVICE_Init+0x50>)
700005ba:	f006 fc5c 	bl	70006e76 <USBD_Start>
}
700005be:	bf00      	nop
700005c0:	bd80      	pop	{r7, pc}
700005c2:	bf00      	nop
700005c4:	58024800 	.word	0x58024800
700005c8:	24000134 	.word	0x24000134
700005cc:	240272b0 	.word	0x240272b0
700005d0:	24000008 	.word	0x24000008
700005d4:	2400011c 	.word	0x2400011c

700005d8 <MX_FMC_Init>:

static void MX_FMC_Init(void)
{
700005d8:	b580      	push	{r7, lr}
700005da:	b088      	sub	sp, #32
700005dc:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
700005de:	1d3b      	adds	r3, r7, #4
700005e0:	2200      	movs	r2, #0
700005e2:	601a      	str	r2, [r3, #0]
700005e4:	605a      	str	r2, [r3, #4]
700005e6:	609a      	str	r2, [r3, #8]
700005e8:	60da      	str	r2, [r3, #12]
700005ea:	611a      	str	r2, [r3, #16]
700005ec:	615a      	str	r2, [r3, #20]
700005ee:	619a      	str	r2, [r3, #24]

  hsdram1.Instance = FMC_SDRAM_DEVICE;
700005f0:	4b1f      	ldr	r3, [pc, #124]	@ (70000670 <MX_FMC_Init+0x98>)
700005f2:	4a20      	ldr	r2, [pc, #128]	@ (70000674 <MX_FMC_Init+0x9c>)
700005f4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
700005f6:	4b1e      	ldr	r3, [pc, #120]	@ (70000670 <MX_FMC_Init+0x98>)
700005f8:	2200      	movs	r2, #0
700005fa:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
700005fc:	4b1c      	ldr	r3, [pc, #112]	@ (70000670 <MX_FMC_Init+0x98>)
700005fe:	2200      	movs	r2, #0
70000600:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
70000602:	4b1b      	ldr	r3, [pc, #108]	@ (70000670 <MX_FMC_Init+0x98>)
70000604:	2208      	movs	r2, #8
70000606:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
70000608:	4b19      	ldr	r3, [pc, #100]	@ (70000670 <MX_FMC_Init+0x98>)
7000060a:	2220      	movs	r2, #32
7000060c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
7000060e:	4b18      	ldr	r3, [pc, #96]	@ (70000670 <MX_FMC_Init+0x98>)
70000610:	2240      	movs	r2, #64	@ 0x40
70000612:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
70000614:	4b16      	ldr	r3, [pc, #88]	@ (70000670 <MX_FMC_Init+0x98>)
70000616:	f44f 7280 	mov.w	r2, #256	@ 0x100
7000061a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
7000061c:	4b14      	ldr	r3, [pc, #80]	@ (70000670 <MX_FMC_Init+0x98>)
7000061e:	2200      	movs	r2, #0
70000620:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
70000622:	4b13      	ldr	r3, [pc, #76]	@ (70000670 <MX_FMC_Init+0x98>)
70000624:	f44f 6200 	mov.w	r2, #2048	@ 0x800
70000628:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
7000062a:	4b11      	ldr	r3, [pc, #68]	@ (70000670 <MX_FMC_Init+0x98>)
7000062c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
70000630:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
70000632:	4b0f      	ldr	r3, [pc, #60]	@ (70000670 <MX_FMC_Init+0x98>)
70000634:	2200      	movs	r2, #0
70000636:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
70000638:	2302      	movs	r3, #2
7000063a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
7000063c:	2307      	movs	r3, #7
7000063e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
70000640:	2304      	movs	r3, #4
70000642:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
70000644:	2307      	movs	r3, #7
70000646:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
70000648:	2302      	movs	r3, #2
7000064a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
7000064c:	2302      	movs	r3, #2
7000064e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
70000650:	2310      	movs	r3, #16
70000652:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
70000654:	1d3b      	adds	r3, r7, #4
70000656:	4619      	mov	r1, r3
70000658:	4805      	ldr	r0, [pc, #20]	@ (70000670 <MX_FMC_Init+0x98>)
7000065a:	f004 ff2d 	bl	700054b8 <HAL_SDRAM_Init>
7000065e:	4603      	mov	r3, r0
70000660:	2b00      	cmp	r3, #0
70000662:	d001      	beq.n	70000668 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
70000664:	f000 f910 	bl	70000888 <Error_Handler>
  }
}
70000668:	bf00      	nop
7000066a:	3720      	adds	r7, #32
7000066c:	46bd      	mov	sp, r7
7000066e:	bd80      	pop	{r7, pc}
70000670:	2402758c 	.word	0x2402758c
70000674:	52004140 	.word	0x52004140

70000678 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
70000678:	b580      	push	{r7, lr}
7000067a:	b084      	sub	sp, #16
7000067c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
7000067e:	f001 f9c7 	bl	70001a10 <HAL_MPU_Disable>

  /* Configure the MPU for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
70000682:	2301      	movs	r3, #1
70000684:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x70000000;
70000686:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
7000068a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
7000068c:	2316      	movs	r3, #22
7000068e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
70000690:	2303      	movs	r3, #3
70000692:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
70000694:	2300      	movs	r3, #0
70000696:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
70000698:	2301      	movs	r3, #1
7000069a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
7000069c:	2300      	movs	r3, #0
7000069e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
700006a0:	2300      	movs	r3, #0
700006a2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
700006a4:	2300      	movs	r3, #0
700006a6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
700006a8:	2300      	movs	r3, #0
700006aa:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
700006ac:	2300      	movs	r3, #0
700006ae:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700006b0:	463b      	mov	r3, r7
700006b2:	4618      	mov	r0, r3
700006b4:	f001 f9ca 	bl	70001a4c <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
700006b8:	2004      	movs	r0, #4
700006ba:	f001 f987 	bl	700019cc <HAL_MPU_Enable>
}
700006be:	bf00      	nop
700006c0:	3710      	adds	r7, #16
700006c2:	46bd      	mov	sp, r7
700006c4:	bd80      	pop	{r7, pc}
	...

700006c8 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
700006c8:	b480      	push	{r7}
700006ca:	b085      	sub	sp, #20
700006cc:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
700006ce:	4b34      	ldr	r3, [pc, #208]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
700006d0:	695b      	ldr	r3, [r3, #20]
700006d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700006d6:	2b00      	cmp	r3, #0
700006d8:	d11b      	bne.n	70000712 <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
700006da:	f3bf 8f4f 	dsb	sy
}
700006de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700006e0:	f3bf 8f6f 	isb	sy
}
700006e4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
700006e6:	4b2e      	ldr	r3, [pc, #184]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
700006e8:	2200      	movs	r2, #0
700006ea:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
700006ee:	f3bf 8f4f 	dsb	sy
}
700006f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700006f4:	f3bf 8f6f 	isb	sy
}
700006f8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
700006fa:	4b29      	ldr	r3, [pc, #164]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
700006fc:	695b      	ldr	r3, [r3, #20]
700006fe:	4a28      	ldr	r2, [pc, #160]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
70000700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70000704:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70000706:	f3bf 8f4f 	dsb	sy
}
7000070a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000070c:	f3bf 8f6f 	isb	sy
}
70000710:	e000      	b.n	70000714 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
70000712:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70000714:	4b22      	ldr	r3, [pc, #136]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
70000716:	695b      	ldr	r3, [r3, #20]
70000718:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000071c:	2b00      	cmp	r3, #0
7000071e:	d138      	bne.n	70000792 <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
70000720:	4b1f      	ldr	r3, [pc, #124]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
70000722:	2200      	movs	r2, #0
70000724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
70000728:	f3bf 8f4f 	dsb	sy
}
7000072c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
7000072e:	4b1c      	ldr	r3, [pc, #112]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
70000730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70000734:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
70000736:	68fb      	ldr	r3, [r7, #12]
70000738:	0b5b      	lsrs	r3, r3, #13
7000073a:	f3c3 030e 	ubfx	r3, r3, #0, #15
7000073e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
70000740:	68fb      	ldr	r3, [r7, #12]
70000742:	08db      	lsrs	r3, r3, #3
70000744:	f3c3 0309 	ubfx	r3, r3, #0, #10
70000748:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
7000074a:	68bb      	ldr	r3, [r7, #8]
7000074c:	015a      	lsls	r2, r3, #5
7000074e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
70000752:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
70000754:	687a      	ldr	r2, [r7, #4]
70000756:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70000758:	4911      	ldr	r1, [pc, #68]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
7000075a:	4313      	orrs	r3, r2
7000075c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
70000760:	687b      	ldr	r3, [r7, #4]
70000762:	1e5a      	subs	r2, r3, #1
70000764:	607a      	str	r2, [r7, #4]
70000766:	2b00      	cmp	r3, #0
70000768:	d1ef      	bne.n	7000074a <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
7000076a:	68bb      	ldr	r3, [r7, #8]
7000076c:	1e5a      	subs	r2, r3, #1
7000076e:	60ba      	str	r2, [r7, #8]
70000770:	2b00      	cmp	r3, #0
70000772:	d1e5      	bne.n	70000740 <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
70000774:	f3bf 8f4f 	dsb	sy
}
70000778:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
7000077a:	4b09      	ldr	r3, [pc, #36]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
7000077c:	695b      	ldr	r3, [r3, #20]
7000077e:	4a08      	ldr	r2, [pc, #32]	@ (700007a0 <CPU_CACHE_Enable+0xd8>)
70000780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70000784:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70000786:	f3bf 8f4f 	dsb	sy
}
7000078a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000078c:	f3bf 8f6f 	isb	sy
}
70000790:	e000      	b.n	70000794 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
70000792:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
70000794:	bf00      	nop
70000796:	3714      	adds	r7, #20
70000798:	46bd      	mov	sp, r7
7000079a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000079e:	4770      	bx	lr
700007a0:	e000ed00 	.word	0xe000ed00

700007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
700007a4:	b580      	push	{r7, lr}
700007a6:	b0d2      	sub	sp, #328	@ 0x148
700007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
700007aa:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700007ae:	229c      	movs	r2, #156	@ 0x9c
700007b0:	2100      	movs	r1, #0
700007b2:	4618      	mov	r0, r3
700007b4:	f008 f9fc 	bl	70008bb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
700007b8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700007bc:	2220      	movs	r2, #32
700007be:	2100      	movs	r1, #0
700007c0:	4618      	mov	r0, r3
700007c2:	f008 f9f5 	bl	70008bb0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700007c6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
700007ca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
700007ce:	4618      	mov	r0, r3
700007d0:	2384      	movs	r3, #132	@ 0x84
700007d2:	461a      	mov	r2, r3
700007d4:	2100      	movs	r1, #0
700007d6:	f008 f9eb 	bl	70008bb0 <memset>

  __HAL_RCC_FMC_CLK_ENABLE();
700007da:	4b29      	ldr	r3, [pc, #164]	@ (70000880 <SystemClock_Config+0xdc>)
700007dc:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700007e0:	4a27      	ldr	r2, [pc, #156]	@ (70000880 <SystemClock_Config+0xdc>)
700007e2:	f043 0310 	orr.w	r3, r3, #16
700007e6:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700007ea:	4b25      	ldr	r3, [pc, #148]	@ (70000880 <SystemClock_Config+0xdc>)
700007ec:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
700007f0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
700007f4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
700007f8:	601a      	str	r2, [r3, #0]
700007fa:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
700007fe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
70000802:	681b      	ldr	r3, [r3, #0]

  /** Configure the main internal regulator output voltage
  */
  //__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
70000804:	bf00      	nop
70000806:	4b1f      	ldr	r3, [pc, #124]	@ (70000884 <SystemClock_Config+0xe0>)
70000808:	695b      	ldr	r3, [r3, #20]
7000080a:	f003 0302 	and.w	r3, r3, #2
7000080e:	2b02      	cmp	r3, #2
70000810:	d1f9      	bne.n	70000806 <SystemClock_Config+0x62>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
70000812:	2301      	movs	r3, #1
70000814:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
70000818:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
7000081c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  //RCC_OscInitStruct.PLL.PLLR = 2;
  //RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
  //RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  //RCC_OscInitStruct.PLL.PLLFRACN = 0;

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
70000820:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70000824:	4618      	mov	r0, r3
70000826:	f002 ff8d 	bl	70003744 <HAL_RCC_OscConfig>
7000082a:	4603      	mov	r3, r0
7000082c:	2b00      	cmp	r3, #0
7000082e:	d001      	beq.n	70000834 <SystemClock_Config+0x90>
  {
    Error_Handler();
70000830:	f000 f82a 	bl	70000888 <Error_Handler>
  /** Initializes the CPU, AHB and APB buses clocks
  */
  //RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  //                            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
  //                            |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
70000834:	2303      	movs	r3, #3
70000836:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
7000083a:	2300      	movs	r3, #0
7000083c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
70000840:	2308      	movs	r3, #8
70000842:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
70000846:	2308      	movs	r3, #8
70000848:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  //RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
7000084c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000850:	2125      	movs	r1, #37	@ 0x25
70000852:	4618      	mov	r0, r3
70000854:	f003 fab0 	bl	70003db8 <HAL_RCC_ClockConfig>
70000858:	4603      	mov	r3, r0
7000085a:	2b00      	cmp	r3, #0
7000085c:	d001      	beq.n	70000862 <SystemClock_Config+0xbe>
  {
    Error_Handler();
7000085e:	f000 f813 	bl	70000888 <Error_Handler>
  /** Configure DCMIPP clock source */
  //PeriphClkInit.PeriphClockSelection  = RCC_PERIPHCLK_DCMIPP | RCC_PERIPHCLK_USB;
  //PeriphClkInit.DcmippClockSelection  = RCC_DCMIPPCLKSOURCE_PLL1R;
  //PeriphClkInit.UsbClockSelection     = RCC_USBCLKSOURCE_HSE;   // 8 MHz; internal USB PLL scales to 48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000862:	f107 0308 	add.w	r3, r7, #8
70000866:	4618      	mov	r0, r3
70000868:	f003 ff22 	bl	700046b0 <HAL_RCCEx_PeriphCLKConfig>
7000086c:	4603      	mov	r3, r0
7000086e:	2b00      	cmp	r3, #0
70000870:	d001      	beq.n	70000876 <SystemClock_Config+0xd2>
  {
    Error_Handler();
70000872:	f000 f809 	bl	70000888 <Error_Handler>
  }
}
70000876:	bf00      	nop
70000878:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
7000087c:	46bd      	mov	sp, r7
7000087e:	bd80      	pop	{r7, pc}
70000880:	58024400 	.word	0x58024400
70000884:	58024800 	.word	0x58024800

70000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70000888:	b480      	push	{r7}
7000088a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
7000088c:	b672      	cpsid	i
}
7000088e:	bf00      	nop
  __disable_irq();
  while (1)
70000890:	bf00      	nop
70000892:	e7fd      	b.n	70000890 <Error_Handler+0x8>

70000894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70000894:	b580      	push	{r7, lr}
70000896:	b082      	sub	sp, #8
70000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
7000089a:	463b      	mov	r3, r7
7000089c:	2200      	movs	r2, #0
7000089e:	601a      	str	r2, [r3, #0]
700008a0:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_EXT_VOL;
700008a2:	23e0      	movs	r3, #224	@ 0xe0
700008a4:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
700008a6:	2300      	movs	r3, #0
700008a8:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
700008aa:	463b      	mov	r3, r7
700008ac:	4618      	mov	r0, r3
700008ae:	f002 fe8b 	bl	700035c8 <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
700008b2:	f002 ff03 	bl	700036bc <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
700008b6:	bf00      	nop
700008b8:	3708      	adds	r7, #8
700008ba:	46bd      	mov	sp, r7
700008bc:	bd80      	pop	{r7, pc}
	...

700008c0 <HAL_DCMIPP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmipp: DCMIPP handle pointer
  * @retval None
  */
void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* hdcmipp)
{
700008c0:	b580      	push	{r7, lr}
700008c2:	b08c      	sub	sp, #48	@ 0x30
700008c4:	af00      	add	r7, sp, #0
700008c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
700008c8:	f107 031c 	add.w	r3, r7, #28
700008cc:	2200      	movs	r2, #0
700008ce:	601a      	str	r2, [r3, #0]
700008d0:	605a      	str	r2, [r3, #4]
700008d2:	609a      	str	r2, [r3, #8]
700008d4:	60da      	str	r2, [r3, #12]
700008d6:	611a      	str	r2, [r3, #16]
  if(hdcmipp->Instance==DCMIPP)
700008d8:	687b      	ldr	r3, [r7, #4]
700008da:	681b      	ldr	r3, [r3, #0]
700008dc:	4a3a      	ldr	r2, [pc, #232]	@ (700009c8 <HAL_DCMIPP_MspInit+0x108>)
700008de:	4293      	cmp	r3, r2
700008e0:	d16d      	bne.n	700009be <HAL_DCMIPP_MspInit+0xfe>
  {
    /* USER CODE BEGIN DCMIPP_MspInit 0 */

    /* USER CODE END DCMIPP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
700008e2:	4b3a      	ldr	r3, [pc, #232]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
700008e4:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700008e8:	4a38      	ldr	r2, [pc, #224]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
700008ea:	f043 0304 	orr.w	r3, r3, #4
700008ee:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
700008f2:	4b36      	ldr	r3, [pc, #216]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
700008f4:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
700008f8:	61bb      	str	r3, [r7, #24]
700008fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
700008fc:	4b33      	ldr	r3, [pc, #204]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
700008fe:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000902:	4a32      	ldr	r2, [pc, #200]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000904:	f043 0308 	orr.w	r3, r3, #8
70000908:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000090c:	4b2f      	ldr	r3, [pc, #188]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
7000090e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000912:	617b      	str	r3, [r7, #20]
70000914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
70000916:	4b2d      	ldr	r3, [pc, #180]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000918:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000091c:	4a2b      	ldr	r2, [pc, #172]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
7000091e:	f043 0302 	orr.w	r3, r3, #2
70000922:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000926:	4b29      	ldr	r3, [pc, #164]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000928:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000092c:	613b      	str	r3, [r7, #16]
7000092e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70000930:	4b26      	ldr	r3, [pc, #152]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000932:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000936:	4a25      	ldr	r2, [pc, #148]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000938:	f043 0304 	orr.w	r3, r3, #4
7000093c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000940:	4b22      	ldr	r3, [pc, #136]	@ (700009cc <HAL_DCMIPP_MspInit+0x10c>)
70000942:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000946:	60fb      	str	r3, [r7, #12]
70000948:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> DCMIPP_D4
    PB9     ------> DCMIPP_D7
    PB7     ------> DCMIPP_VSYNC
    PD5     ------> DCMIPP_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
7000094a:	2308      	movs	r3, #8
7000094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000094e:	2302      	movs	r3, #2
70000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000952:	2300      	movs	r3, #0
70000954:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000956:	230d      	movs	r3, #13
70000958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
7000095a:	f107 031c 	add.w	r3, r7, #28
7000095e:	4619      	mov	r1, r3
70000960:	481b      	ldr	r0, [pc, #108]	@ (700009d0 <HAL_DCMIPP_MspInit+0x110>)
70000962:	f001 fa25 	bl	70001db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_7;
70000966:	f44f 7360 	mov.w	r3, #896	@ 0x380
7000096a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000096c:	2302      	movs	r3, #2
7000096e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000970:	2300      	movs	r3, #0
70000972:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000974:	230d      	movs	r3, #13
70000976:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000978:	f107 031c 	add.w	r3, r7, #28
7000097c:	4619      	mov	r1, r3
7000097e:	4815      	ldr	r0, [pc, #84]	@ (700009d4 <HAL_DCMIPP_MspInit+0x114>)
70000980:	f001 fa16 	bl	70001db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
70000984:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70000988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000098a:	2302      	movs	r3, #2
7000098c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000098e:	2300      	movs	r3, #0
70000990:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000992:	230d      	movs	r3, #13
70000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000996:	f107 031c 	add.w	r3, r7, #28
7000099a:	4619      	mov	r1, r3
7000099c:	480e      	ldr	r0, [pc, #56]	@ (700009d8 <HAL_DCMIPP_MspInit+0x118>)
7000099e:	f001 fa07 	bl	70001db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
700009a2:	2320      	movs	r3, #32
700009a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700009a6:	2302      	movs	r3, #2
700009a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700009aa:	2300      	movs	r3, #0
700009ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
700009ae:	2305      	movs	r3, #5
700009b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700009b2:	f107 031c 	add.w	r3, r7, #28
700009b6:	4619      	mov	r1, r3
700009b8:	4805      	ldr	r0, [pc, #20]	@ (700009d0 <HAL_DCMIPP_MspInit+0x110>)
700009ba:	f001 f9f9 	bl	70001db0 <HAL_GPIO_Init>

    /* USER CODE END DCMIPP_MspInit 1 */

  }

}
700009be:	bf00      	nop
700009c0:	3730      	adds	r7, #48	@ 0x30
700009c2:	46bd      	mov	sp, r7
700009c4:	bd80      	pop	{r7, pc}
700009c6:	bf00      	nop
700009c8:	50002000 	.word	0x50002000
700009cc:	58024400 	.word	0x58024400
700009d0:	58020c00 	.word	0x58020c00
700009d4:	58020400 	.word	0x58020400
700009d8:	58020800 	.word	0x58020800

700009dc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
700009dc:	b580      	push	{r7, lr}
700009de:	b0a8      	sub	sp, #160	@ 0xa0
700009e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
700009e2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700009e6:	2200      	movs	r2, #0
700009e8:	601a      	str	r2, [r3, #0]
700009ea:	605a      	str	r2, [r3, #4]
700009ec:	609a      	str	r2, [r3, #8]
700009ee:	60da      	str	r2, [r3, #12]
700009f0:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
700009f2:	4b6e      	ldr	r3, [pc, #440]	@ (70000bac <HAL_FMC_MspInit+0x1d0>)
700009f4:	681b      	ldr	r3, [r3, #0]
700009f6:	2b00      	cmp	r3, #0
700009f8:	f040 80d4 	bne.w	70000ba4 <HAL_FMC_MspInit+0x1c8>
    return;
  }
  FMC_Initialized = 1;
700009fc:	4b6b      	ldr	r3, [pc, #428]	@ (70000bac <HAL_FMC_MspInit+0x1d0>)
700009fe:	2201      	movs	r2, #1
70000a00:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000a02:	f107 0308 	add.w	r3, r7, #8
70000a06:	2284      	movs	r2, #132	@ 0x84
70000a08:	2100      	movs	r1, #0
70000a0a:	4618      	mov	r0, r3
70000a0c:	f008 f8d0 	bl	70008bb0 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FMC;
70000a10:	2301      	movs	r3, #1
70000a12:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.FmcClockSelection = RCC_FMCCLKSOURCE_HCLK;
70000a14:	2300      	movs	r3, #0
70000a16:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000a18:	f107 0308 	add.w	r3, r7, #8
70000a1c:	4618      	mov	r0, r3
70000a1e:	f003 fe47 	bl	700046b0 <HAL_RCCEx_PeriphCLKConfig>
70000a22:	4603      	mov	r3, r0
70000a24:	2b00      	cmp	r3, #0
70000a26:	d001      	beq.n	70000a2c <HAL_FMC_MspInit+0x50>
    {
      Error_Handler();
70000a28:	f7ff ff2e 	bl	70000888 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
70000a2c:	4b60      	ldr	r3, [pc, #384]	@ (70000bb0 <HAL_FMC_MspInit+0x1d4>)
70000a2e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000a32:	4a5f      	ldr	r2, [pc, #380]	@ (70000bb0 <HAL_FMC_MspInit+0x1d4>)
70000a34:	f043 0310 	orr.w	r3, r3, #16
70000a38:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
70000a3c:	4b5c      	ldr	r3, [pc, #368]	@ (70000bb0 <HAL_FMC_MspInit+0x1d4>)
70000a3e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000a42:	607b      	str	r3, [r7, #4]
70000a44:	687b      	ldr	r3, [r7, #4]
  PE8   ------> FMC_A12
  PE10   ------> FMC_BA1
  PG9   ------> FMC_D26
  PG10   ------> FMC_D27
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_2|GPIO_PIN_13
70000a46:	f64f 13c7 	movw	r3, #63943	@ 0xf9c7
70000a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_15|GPIO_PIN_6
                          |GPIO_PIN_12|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a4e:	2302      	movs	r3, #2
70000a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a54:	2300      	movs	r3, #0
70000a56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a5a:	2303      	movs	r3, #3
70000a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a60:	230c      	movs	r3, #12
70000a62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70000a66:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000a6a:	4619      	mov	r1, r3
70000a6c:	4851      	ldr	r0, [pc, #324]	@ (70000bb4 <HAL_FMC_MspInit+0x1d8>)
70000a6e:	f001 f99f 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1
70000a72:	f243 030f 	movw	r3, #12303	@ 0x300f
70000a76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_13|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a7a:	2302      	movs	r3, #2
70000a7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a80:	2300      	movs	r3, #0
70000a82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a86:	2303      	movs	r3, #3
70000a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a8c:	230c      	movs	r3, #12
70000a8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70000a92:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000a96:	4619      	mov	r1, r3
70000a98:	4847      	ldr	r0, [pc, #284]	@ (70000bb8 <HAL_FMC_MspInit+0x1dc>)
70000a9a:	f001 f989 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_11
70000a9e:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
70000aa2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_4
                          |GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000aa6:	2302      	movs	r3, #2
70000aa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000aac:	2300      	movs	r3, #0
70000aae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000ab2:	2303      	movs	r3, #3
70000ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000ab8:	230c      	movs	r3, #12
70000aba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000abe:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000ac2:	4619      	mov	r1, r3
70000ac4:	483d      	ldr	r0, [pc, #244]	@ (70000bbc <HAL_FMC_MspInit+0x1e0>)
70000ac6:	f001 f973 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
70000aca:	2338      	movs	r3, #56	@ 0x38
70000acc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ad0:	2302      	movs	r3, #2
70000ad2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ad6:	2300      	movs	r3, #0
70000ad8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000adc:	2303      	movs	r3, #3
70000ade:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000ae2:	230c      	movs	r3, #12
70000ae4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000ae8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000aec:	4619      	mov	r1, r3
70000aee:	4834      	ldr	r0, [pc, #208]	@ (70000bc0 <HAL_FMC_MspInit+0x1e4>)
70000af0:	f001 f95e 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_15
70000af4:	f64c 3383 	movw	r3, #52099	@ 0xcb83
70000af8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_14|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000afc:	2302      	movs	r3, #2
70000afe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b02:	2300      	movs	r3, #0
70000b04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b08:	2303      	movs	r3, #3
70000b0a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000b0e:	230c      	movs	r3, #12
70000b10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000b14:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000b18:	4619      	mov	r1, r3
70000b1a:	482a      	ldr	r0, [pc, #168]	@ (70000bc4 <HAL_FMC_MspInit+0x1e8>)
70000b1c:	f001 f948 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_10
70000b20:	f641 7307 	movw	r3, #7943	@ 0x1f07
70000b24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_8|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b28:	2302      	movs	r3, #2
70000b2a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b2e:	2300      	movs	r3, #0
70000b30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b34:	2303      	movs	r3, #3
70000b36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000b3a:	230c      	movs	r3, #12
70000b3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70000b40:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000b44:	4619      	mov	r1, r3
70000b46:	4820      	ldr	r0, [pc, #128]	@ (70000bc8 <HAL_FMC_MspInit+0x1ec>)
70000b48:	f001 f932 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
70000b4c:	233f      	movs	r3, #63	@ 0x3f
70000b4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b52:	2302      	movs	r3, #2
70000b54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b58:	2300      	movs	r3, #0
70000b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b5e:	2303      	movs	r3, #3
70000b60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000b64:	230c      	movs	r3, #12
70000b66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000b6a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000b6e:	4619      	mov	r1, r3
70000b70:	4816      	ldr	r0, [pc, #88]	@ (70000bcc <HAL_FMC_MspInit+0x1f0>)
70000b72:	f001 f91d 	bl	70001db0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70000b76:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70000b7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b7e:	2302      	movs	r3, #2
70000b80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b84:	2300      	movs	r3, #0
70000b86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b8a:	2303      	movs	r3, #3
70000b8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF14_FMC;
70000b90:	230e      	movs	r3, #14
70000b92:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70000b96:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000b9a:	4619      	mov	r1, r3
70000b9c:	4805      	ldr	r0, [pc, #20]	@ (70000bb4 <HAL_FMC_MspInit+0x1d8>)
70000b9e:	f001 f907 	bl	70001db0 <HAL_GPIO_Init>
70000ba2:	e000      	b.n	70000ba6 <HAL_FMC_MspInit+0x1ca>
    return;
70000ba4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
70000ba6:	37a0      	adds	r7, #160	@ 0xa0
70000ba8:	46bd      	mov	sp, r7
70000baa:	bd80      	pop	{r7, pc}
70000bac:	240275c8 	.word	0x240275c8
70000bb0:	58024400 	.word	0x58024400
70000bb4:	58021000 	.word	0x58021000
70000bb8:	58021400 	.word	0x58021400
70000bbc:	58021800 	.word	0x58021800
70000bc0:	58020400 	.word	0x58020400
70000bc4:	58020c00 	.word	0x58020c00
70000bc8:	58020000 	.word	0x58020000
70000bcc:	58020800 	.word	0x58020800

70000bd0 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
70000bd0:	b580      	push	{r7, lr}
70000bd2:	b082      	sub	sp, #8
70000bd4:	af00      	add	r7, sp, #0
70000bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
70000bd8:	f7ff ff00 	bl	700009dc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
70000bdc:	bf00      	nop
70000bde:	3708      	adds	r7, #8
70000be0:	46bd      	mov	sp, r7
70000be2:	bd80      	pop	{r7, pc}

70000be4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70000be4:	b480      	push	{r7}
70000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70000be8:	bf00      	nop
70000bea:	e7fd      	b.n	70000be8 <NMI_Handler+0x4>

70000bec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70000bec:	b480      	push	{r7}
70000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70000bf0:	bf00      	nop
70000bf2:	e7fd      	b.n	70000bf0 <HardFault_Handler+0x4>

70000bf4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70000bf4:	b480      	push	{r7}
70000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70000bf8:	bf00      	nop
70000bfa:	e7fd      	b.n	70000bf8 <MemManage_Handler+0x4>

70000bfc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70000bfc:	b480      	push	{r7}
70000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
70000c00:	bf00      	nop
70000c02:	e7fd      	b.n	70000c00 <BusFault_Handler+0x4>

70000c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70000c04:	b480      	push	{r7}
70000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70000c08:	bf00      	nop
70000c0a:	e7fd      	b.n	70000c08 <UsageFault_Handler+0x4>

70000c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70000c0c:	b480      	push	{r7}
70000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70000c10:	bf00      	nop
70000c12:	46bd      	mov	sp, r7
70000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
70000c18:	4770      	bx	lr

70000c1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70000c1a:	b480      	push	{r7}
70000c1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70000c1e:	bf00      	nop
70000c20:	46bd      	mov	sp, r7
70000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
70000c26:	4770      	bx	lr

70000c28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70000c28:	b480      	push	{r7}
70000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70000c2c:	bf00      	nop
70000c2e:	46bd      	mov	sp, r7
70000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
70000c34:	4770      	bx	lr

70000c36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70000c36:	b580      	push	{r7, lr}
70000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70000c3a:	f000 fd53 	bl	700016e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
70000c3e:	bf00      	nop
70000c40:	bd80      	pop	{r7, pc}
	...

70000c44 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS interrupt.
  */
void OTG_HS_IRQHandler(void)
{
70000c44:	b580      	push	{r7, lr}
70000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
70000c48:	4802      	ldr	r0, [pc, #8]	@ (70000c54 <OTG_HS_IRQHandler+0x10>)
70000c4a:	f001 fb76 	bl	7000233a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
70000c4e:	bf00      	nop
70000c50:	bd80      	pop	{r7, pc}
70000c52:	bf00      	nop
70000c54:	24027810 	.word	0x24027810

70000c58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
70000c58:	b480      	push	{r7}
70000c5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
70000c5c:	4b07      	ldr	r3, [pc, #28]	@ (70000c7c <SystemInit+0x24>)
70000c5e:	4a08      	ldr	r2, [pc, #32]	@ (70000c80 <SystemInit+0x28>)
70000c60:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70000c62:	4b06      	ldr	r3, [pc, #24]	@ (70000c7c <SystemInit+0x24>)
70000c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70000c68:	4a04      	ldr	r2, [pc, #16]	@ (70000c7c <SystemInit+0x24>)
70000c6a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70000c6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70000c72:	bf00      	nop
70000c74:	46bd      	mov	sp, r7
70000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
70000c7a:	4770      	bx	lr
70000c7c:	e000ed00 	.word	0xe000ed00
70000c80:	70000000 	.word	0x70000000

70000c84 <USBD_VIDEO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000c84:	b580      	push	{r7, lr}
70000c86:	b084      	sub	sp, #16
70000c88:	af00      	add	r7, sp, #0
70000c8a:	6078      	str	r0, [r7, #4]
70000c8c:	460b      	mov	r3, r1
70000c8e:	70fb      	strb	r3, [r7, #3]
  USBD_VIDEO_HandleTypeDef *hVideo;

  /* Allocate Video structure */
  hVideo = (USBD_VIDEO_HandleTypeDef *)USBD_malloc(sizeof(USBD_VIDEO_HandleTypeDef));
70000c90:	2010      	movs	r0, #16
70000c92:	f007 ff49 	bl	70008b28 <USBD_static_malloc>
70000c96:	60f8      	str	r0, [r7, #12]

  if (hVideo == NULL)
70000c98:	68fb      	ldr	r3, [r7, #12]
70000c9a:	2b00      	cmp	r3, #0
70000c9c:	d109      	bne.n	70000cb2 <USBD_VIDEO_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000c9e:	687b      	ldr	r3, [r7, #4]
70000ca0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ca4:	687b      	ldr	r3, [r7, #4]
70000ca6:	32b0      	adds	r2, #176	@ 0xb0
70000ca8:	2100      	movs	r1, #0
70000caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
70000cae:	2302      	movs	r3, #2
70000cb0:	e03c      	b.n	70000d2c <USBD_VIDEO_Init+0xa8>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hVideo;
70000cb2:	687b      	ldr	r3, [r7, #4]
70000cb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000cb8:	687b      	ldr	r3, [r7, #4]
70000cba:	32b0      	adds	r2, #176	@ 0xb0
70000cbc:	68f9      	ldr	r1, [r7, #12]
70000cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
70000cc2:	687b      	ldr	r3, [r7, #4]
70000cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000cc8:	687b      	ldr	r3, [r7, #4]
70000cca:	32b0      	adds	r2, #176	@ 0xb0
70000ccc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
70000cd0:	687b      	ldr	r3, [r7, #4]
70000cd2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  /* Initialize structure */
  hVideo->streaming_state = 0;
70000cd6:	68fb      	ldr	r3, [r7, #12]
70000cd8:	2200      	movs	r2, #0
70000cda:	73da      	strb	r2, [r3, #15]
  hVideo->frame_id = 0;
70000cdc:	68fb      	ldr	r3, [r7, #12]
70000cde:	2200      	movs	r2, #0
70000ce0:	739a      	strb	r2, [r3, #14]
  hVideo->data_length = 0;
70000ce2:	68fb      	ldr	r3, [r7, #12]
70000ce4:	2200      	movs	r2, #0
70000ce6:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70000ce8:	68fb      	ldr	r3, [r7, #12]
70000cea:	2200      	movs	r2, #0
70000cec:	605a      	str	r2, [r3, #4]

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, VIDEO_IN_EP, USBD_EP_TYPE_BULK, VIDEO_PACKET_SIZE);
70000cee:	f44f 7300 	mov.w	r3, #512	@ 0x200
70000cf2:	2202      	movs	r2, #2
70000cf4:	2181      	movs	r1, #129	@ 0x81
70000cf6:	6878      	ldr	r0, [r7, #4]
70000cf8:	f007 fe05 	bl	70008906 <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 1U;
70000cfc:	687b      	ldr	r3, [r7, #4]
70000cfe:	2201      	movs	r2, #1
70000d00:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Open Interrupt EP */
  (void)USBD_LL_OpenEP(pdev, VIDEO_CMD_EP, USBD_EP_TYPE_INTR, 0x08);
70000d02:	2308      	movs	r3, #8
70000d04:	2203      	movs	r2, #3
70000d06:	2182      	movs	r1, #130	@ 0x82
70000d08:	6878      	ldr	r0, [r7, #4]
70000d0a:	f007 fdfc 	bl	70008906 <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 1U;
70000d0e:	687b      	ldr	r3, [r7, #4]
70000d10:	2201      	movs	r2, #1
70000d12:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the video Interface physical components */
  ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
70000d16:	687b      	ldr	r3, [r7, #4]
70000d18:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000d1c:	687a      	ldr	r2, [r7, #4]
70000d1e:	33b0      	adds	r3, #176	@ 0xb0
70000d20:	009b      	lsls	r3, r3, #2
70000d22:	4413      	add	r3, r2
70000d24:	685b      	ldr	r3, [r3, #4]
70000d26:	681b      	ldr	r3, [r3, #0]
70000d28:	4798      	blx	r3

  return (uint8_t)USBD_OK;
70000d2a:	2300      	movs	r3, #0
}
70000d2c:	4618      	mov	r0, r3
70000d2e:	3710      	adds	r7, #16
70000d30:	46bd      	mov	sp, r7
70000d32:	bd80      	pop	{r7, pc}

70000d34 <USBD_VIDEO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000d34:	b580      	push	{r7, lr}
70000d36:	b082      	sub	sp, #8
70000d38:	af00      	add	r7, sp, #0
70000d3a:	6078      	str	r0, [r7, #4]
70000d3c:	460b      	mov	r3, r1
70000d3e:	70fb      	strb	r3, [r7, #3]
  /* Close endpoints */
  (void)USBD_LL_CloseEP(pdev, VIDEO_IN_EP);
70000d40:	2181      	movs	r1, #129	@ 0x81
70000d42:	6878      	ldr	r0, [r7, #4]
70000d44:	f007 fe05 	bl	70008952 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 0U;
70000d48:	687b      	ldr	r3, [r7, #4]
70000d4a:	2200      	movs	r2, #0
70000d4c:	871a      	strh	r2, [r3, #56]	@ 0x38

  (void)USBD_LL_CloseEP(pdev, VIDEO_CMD_EP);
70000d4e:	2182      	movs	r1, #130	@ 0x82
70000d50:	6878      	ldr	r0, [r7, #4]
70000d52:	f007 fdfe 	bl	70008952 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 0U;
70000d56:	687b      	ldr	r3, [r7, #4]
70000d58:	2200      	movs	r2, #0
70000d5a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* DeInit physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
70000d5e:	687b      	ldr	r3, [r7, #4]
70000d60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d64:	687b      	ldr	r3, [r7, #4]
70000d66:	32b0      	adds	r2, #176	@ 0xb0
70000d68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000d6c:	2b00      	cmp	r3, #0
70000d6e:	d01f      	beq.n	70000db0 <USBD_VIDEO_DeInit+0x7c>
  {
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
70000d70:	687b      	ldr	r3, [r7, #4]
70000d72:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000d76:	687a      	ldr	r2, [r7, #4]
70000d78:	33b0      	adds	r3, #176	@ 0xb0
70000d7a:	009b      	lsls	r3, r3, #2
70000d7c:	4413      	add	r3, r2
70000d7e:	685b      	ldr	r3, [r3, #4]
70000d80:	685b      	ldr	r3, [r3, #4]
70000d82:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
70000d84:	687b      	ldr	r3, [r7, #4]
70000d86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d8a:	687b      	ldr	r3, [r7, #4]
70000d8c:	32b0      	adds	r2, #176	@ 0xb0
70000d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000d92:	4618      	mov	r0, r3
70000d94:	f007 fed6 	bl	70008b44 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000d98:	687b      	ldr	r3, [r7, #4]
70000d9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d9e:	687b      	ldr	r3, [r7, #4]
70000da0:	32b0      	adds	r2, #176	@ 0xb0
70000da2:	2100      	movs	r1, #0
70000da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
70000da8:	687b      	ldr	r3, [r7, #4]
70000daa:	2200      	movs	r2, #0
70000dac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
70000db0:	2300      	movs	r3, #0
}
70000db2:	4618      	mov	r0, r3
70000db4:	3708      	adds	r7, #8
70000db6:	46bd      	mov	sp, r7
70000db8:	bd80      	pop	{r7, pc}
	...

70000dbc <USBD_VIDEO_Setup>:
  * @param  pdev: device instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_VIDEO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70000dbc:	b580      	push	{r7, lr}
70000dbe:	b086      	sub	sp, #24
70000dc0:	af00      	add	r7, sp, #0
70000dc2:	6078      	str	r0, [r7, #4]
70000dc4:	6039      	str	r1, [r7, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000dc6:	687b      	ldr	r3, [r7, #4]
70000dc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000dcc:	687b      	ldr	r3, [r7, #4]
70000dce:	32b0      	adds	r2, #176	@ 0xb0
70000dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000dd4:	60fb      	str	r3, [r7, #12]
  uint16_t len = 0;
70000dd6:	2300      	movs	r3, #0
70000dd8:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
70000dda:	2300      	movs	r3, #0
70000ddc:	617b      	str	r3, [r7, #20]
  uint16_t status_info = 0U;
70000dde:	2300      	movs	r3, #0
70000de0:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
70000de2:	2300      	movs	r3, #0
70000de4:	74fb      	strb	r3, [r7, #19]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70000de6:	683b      	ldr	r3, [r7, #0]
70000de8:	781b      	ldrb	r3, [r3, #0]
70000dea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70000dee:	2b00      	cmp	r3, #0
70000df0:	f000 80af 	beq.w	70000f52 <USBD_VIDEO_Setup+0x196>
70000df4:	2b20      	cmp	r3, #32
70000df6:	f040 8111 	bne.w	7000101c <USBD_VIDEO_Setup+0x260>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
70000dfa:	683b      	ldr	r3, [r7, #0]
70000dfc:	785b      	ldrb	r3, [r3, #1]
70000dfe:	2b01      	cmp	r3, #1
70000e00:	d01e      	beq.n	70000e40 <USBD_VIDEO_Setup+0x84>
70000e02:	2b00      	cmp	r3, #0
70000e04:	f340 8098 	ble.w	70000f38 <USBD_VIDEO_Setup+0x17c>
70000e08:	2b87      	cmp	r3, #135	@ 0x87
70000e0a:	f300 8095 	bgt.w	70000f38 <USBD_VIDEO_Setup+0x17c>
70000e0e:	2b81      	cmp	r3, #129	@ 0x81
70000e10:	f2c0 8092 	blt.w	70000f38 <USBD_VIDEO_Setup+0x17c>
70000e14:	3b81      	subs	r3, #129	@ 0x81
70000e16:	2b06      	cmp	r3, #6
70000e18:	f200 808e 	bhi.w	70000f38 <USBD_VIDEO_Setup+0x17c>
70000e1c:	a201      	add	r2, pc, #4	@ (adr r2, 70000e24 <USBD_VIDEO_Setup+0x68>)
70000e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000e22:	bf00      	nop
70000e24:	70000e7d 	.word	0x70000e7d
70000e28:	70000ecf 	.word	0x70000ecf
70000e2c:	70000ecf 	.word	0x70000ecf
70000e30:	70000f39 	.word	0x70000f39
70000e34:	70000f0d 	.word	0x70000f0d
70000e38:	70000f23 	.word	0x70000f23
70000e3c:	70000ecf 	.word	0x70000ecf
      {
        case SET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000e40:	683b      	ldr	r3, [r7, #0]
70000e42:	889b      	ldrh	r3, [r3, #4]
70000e44:	2b01      	cmp	r3, #1
70000e46:	d17e      	bne.n	70000f46 <USBD_VIDEO_Setup+0x18a>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000e48:	683b      	ldr	r3, [r7, #0]
70000e4a:	885b      	ldrh	r3, [r3, #2]
70000e4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000e50:	d107      	bne.n	70000e62 <USBD_VIDEO_Setup+0xa6>
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoProbeControl, req->wLength);
70000e52:	683b      	ldr	r3, [r7, #0]
70000e54:	88db      	ldrh	r3, [r3, #6]
70000e56:	461a      	mov	r2, r3
70000e58:	4976      	ldr	r1, [pc, #472]	@ (70001034 <USBD_VIDEO_Setup+0x278>)
70000e5a:	6878      	ldr	r0, [r7, #4]
70000e5c:	f007 fa2a 	bl	700082b4 <USBD_CtlPrepareRx>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
            }
          }
          break;
70000e60:	e071      	b.n	70000f46 <USBD_VIDEO_Setup+0x18a>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000e62:	683b      	ldr	r3, [r7, #0]
70000e64:	885b      	ldrh	r3, [r3, #2]
70000e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000e6a:	d16c      	bne.n	70000f46 <USBD_VIDEO_Setup+0x18a>
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
70000e6c:	683b      	ldr	r3, [r7, #0]
70000e6e:	88db      	ldrh	r3, [r3, #6]
70000e70:	461a      	mov	r2, r3
70000e72:	4971      	ldr	r1, [pc, #452]	@ (70001038 <USBD_VIDEO_Setup+0x27c>)
70000e74:	6878      	ldr	r0, [r7, #4]
70000e76:	f007 fa1d 	bl	700082b4 <USBD_CtlPrepareRx>
          break;
70000e7a:	e064      	b.n	70000f46 <USBD_VIDEO_Setup+0x18a>

        case GET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000e7c:	683b      	ldr	r3, [r7, #0]
70000e7e:	889b      	ldrh	r3, [r3, #4]
70000e80:	2b01      	cmp	r3, #1
70000e82:	d112      	bne.n	70000eaa <USBD_VIDEO_Setup+0xee>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000e84:	683b      	ldr	r3, [r7, #0]
70000e86:	885b      	ldrh	r3, [r3, #2]
70000e88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000e8c:	d104      	bne.n	70000e98 <USBD_VIDEO_Setup+0xdc>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000e8e:	4b69      	ldr	r3, [pc, #420]	@ (70001034 <USBD_VIDEO_Setup+0x278>)
70000e90:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000e92:	2322      	movs	r3, #34	@ 0x22
70000e94:	817b      	strh	r3, [r7, #10]
70000e96:	e008      	b.n	70000eaa <USBD_VIDEO_Setup+0xee>
            }
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000e98:	683b      	ldr	r3, [r7, #0]
70000e9a:	885b      	ldrh	r3, [r3, #2]
70000e9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000ea0:	d103      	bne.n	70000eaa <USBD_VIDEO_Setup+0xee>
            {
              pbuf = (uint8_t *)&videoCommitControl;
70000ea2:	4b65      	ldr	r3, [pc, #404]	@ (70001038 <USBD_VIDEO_Setup+0x27c>)
70000ea4:	617b      	str	r3, [r7, #20]
              len = sizeof(videoCommitControl);
70000ea6:	2322      	movs	r3, #34	@ 0x22
70000ea8:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000eaa:	697b      	ldr	r3, [r7, #20]
70000eac:	2b00      	cmp	r3, #0
70000eae:	d04c      	beq.n	70000f4a <USBD_VIDEO_Setup+0x18e>
          {
            len = MIN(len, req->wLength);
70000eb0:	683b      	ldr	r3, [r7, #0]
70000eb2:	88da      	ldrh	r2, [r3, #6]
70000eb4:	897b      	ldrh	r3, [r7, #10]
70000eb6:	4293      	cmp	r3, r2
70000eb8:	bf28      	it	cs
70000eba:	4613      	movcs	r3, r2
70000ebc:	b29b      	uxth	r3, r3
70000ebe:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000ec0:	897b      	ldrh	r3, [r7, #10]
70000ec2:	461a      	mov	r2, r3
70000ec4:	6979      	ldr	r1, [r7, #20]
70000ec6:	6878      	ldr	r0, [r7, #4]
70000ec8:	f007 f9c8 	bl	7000825c <USBD_CtlSendData>
          }
          break;
70000ecc:	e03d      	b.n	70000f4a <USBD_VIDEO_Setup+0x18e>

        case GET_MIN:
        case GET_MAX:
        case GET_DEF:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000ece:	683b      	ldr	r3, [r7, #0]
70000ed0:	889b      	ldrh	r3, [r3, #4]
70000ed2:	2b01      	cmp	r3, #1
70000ed4:	d108      	bne.n	70000ee8 <USBD_VIDEO_Setup+0x12c>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000ed6:	683b      	ldr	r3, [r7, #0]
70000ed8:	885b      	ldrh	r3, [r3, #2]
70000eda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000ede:	d103      	bne.n	70000ee8 <USBD_VIDEO_Setup+0x12c>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000ee0:	4b54      	ldr	r3, [pc, #336]	@ (70001034 <USBD_VIDEO_Setup+0x278>)
70000ee2:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000ee4:	2322      	movs	r3, #34	@ 0x22
70000ee6:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000ee8:	697b      	ldr	r3, [r7, #20]
70000eea:	2b00      	cmp	r3, #0
70000eec:	d02f      	beq.n	70000f4e <USBD_VIDEO_Setup+0x192>
          {
            len = MIN(len, req->wLength);
70000eee:	683b      	ldr	r3, [r7, #0]
70000ef0:	88da      	ldrh	r2, [r3, #6]
70000ef2:	897b      	ldrh	r3, [r7, #10]
70000ef4:	4293      	cmp	r3, r2
70000ef6:	bf28      	it	cs
70000ef8:	4613      	movcs	r3, r2
70000efa:	b29b      	uxth	r3, r3
70000efc:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000efe:	897b      	ldrh	r3, [r7, #10]
70000f00:	461a      	mov	r2, r3
70000f02:	6979      	ldr	r1, [r7, #20]
70000f04:	6878      	ldr	r0, [r7, #4]
70000f06:	f007 f9a9 	bl	7000825c <USBD_CtlSendData>
          }
          break;
70000f0a:	e020      	b.n	70000f4e <USBD_VIDEO_Setup+0x192>

        case GET_LEN:
          len = sizeof(videoProbeControl);
70000f0c:	2322      	movs	r3, #34	@ 0x22
70000f0e:	817b      	strh	r3, [r7, #10]
          pbuf = (uint8_t *)&len;
70000f10:	f107 030a 	add.w	r3, r7, #10
70000f14:	617b      	str	r3, [r7, #20]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000f16:	2202      	movs	r2, #2
70000f18:	6979      	ldr	r1, [r7, #20]
70000f1a:	6878      	ldr	r0, [r7, #4]
70000f1c:	f007 f99e 	bl	7000825c <USBD_CtlSendData>
          break;
70000f20:	e016      	b.n	70000f50 <USBD_VIDEO_Setup+0x194>

        case GET_INFO:
          pbuf = (uint8_t *)&status_info;
70000f22:	f107 0308 	add.w	r3, r7, #8
70000f26:	617b      	str	r3, [r7, #20]
          status_info = 0x0003;  /* GET/SET supported */
70000f28:	2303      	movs	r3, #3
70000f2a:	813b      	strh	r3, [r7, #8]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000f2c:	2202      	movs	r2, #2
70000f2e:	6979      	ldr	r1, [r7, #20]
70000f30:	6878      	ldr	r0, [r7, #4]
70000f32:	f007 f993 	bl	7000825c <USBD_CtlSendData>
          break;
70000f36:	e00b      	b.n	70000f50 <USBD_VIDEO_Setup+0x194>

        default:
          USBD_CtlError(pdev, req);
70000f38:	6839      	ldr	r1, [r7, #0]
70000f3a:	6878      	ldr	r0, [r7, #4]
70000f3c:	f007 f911 	bl	70008162 <USBD_CtlError>
          ret = USBD_FAIL;
70000f40:	2303      	movs	r3, #3
70000f42:	74fb      	strb	r3, [r7, #19]
          break;
70000f44:	e004      	b.n	70000f50 <USBD_VIDEO_Setup+0x194>
          break;
70000f46:	bf00      	nop
70000f48:	e06f      	b.n	7000102a <USBD_VIDEO_Setup+0x26e>
          break;
70000f4a:	bf00      	nop
70000f4c:	e06d      	b.n	7000102a <USBD_VIDEO_Setup+0x26e>
          break;
70000f4e:	bf00      	nop
      }
      break;
70000f50:	e06b      	b.n	7000102a <USBD_VIDEO_Setup+0x26e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70000f52:	683b      	ldr	r3, [r7, #0]
70000f54:	785b      	ldrb	r3, [r3, #1]
70000f56:	2b0b      	cmp	r3, #11
70000f58:	d857      	bhi.n	7000100a <USBD_VIDEO_Setup+0x24e>
70000f5a:	a201      	add	r2, pc, #4	@ (adr r2, 70000f60 <USBD_VIDEO_Setup+0x1a4>)
70000f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000f60:	70000f91 	.word	0x70000f91
70000f64:	70001019 	.word	0x70001019
70000f68:	7000100b 	.word	0x7000100b
70000f6c:	7000100b 	.word	0x7000100b
70000f70:	7000100b 	.word	0x7000100b
70000f74:	7000100b 	.word	0x7000100b
70000f78:	7000100b 	.word	0x7000100b
70000f7c:	7000100b 	.word	0x7000100b
70000f80:	7000100b 	.word	0x7000100b
70000f84:	7000100b 	.word	0x7000100b
70000f88:	70000fbb 	.word	0x70000fbb
70000f8c:	70000fe5 	.word	0x70000fe5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000f90:	687b      	ldr	r3, [r7, #4]
70000f92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000f96:	b2db      	uxtb	r3, r3
70000f98:	2b03      	cmp	r3, #3
70000f9a:	d107      	bne.n	70000fac <USBD_VIDEO_Setup+0x1f0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
70000f9c:	f107 0308 	add.w	r3, r7, #8
70000fa0:	2202      	movs	r2, #2
70000fa2:	4619      	mov	r1, r3
70000fa4:	6878      	ldr	r0, [r7, #4]
70000fa6:	f007 f959 	bl	7000825c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000faa:	e036      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000fac:	6839      	ldr	r1, [r7, #0]
70000fae:	6878      	ldr	r0, [r7, #4]
70000fb0:	f007 f8d7 	bl	70008162 <USBD_CtlError>
            ret = USBD_FAIL;
70000fb4:	2303      	movs	r3, #3
70000fb6:	74fb      	strb	r3, [r7, #19]
          break;
70000fb8:	e02f      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000fba:	687b      	ldr	r3, [r7, #4]
70000fbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000fc0:	b2db      	uxtb	r3, r3
70000fc2:	2b03      	cmp	r3, #3
70000fc4:	d107      	bne.n	70000fd6 <USBD_VIDEO_Setup+0x21a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hVideo->streaming_state, 1U);
70000fc6:	68fb      	ldr	r3, [r7, #12]
70000fc8:	330f      	adds	r3, #15
70000fca:	2201      	movs	r2, #1
70000fcc:	4619      	mov	r1, r3
70000fce:	6878      	ldr	r0, [r7, #4]
70000fd0:	f007 f944 	bl	7000825c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000fd4:	e021      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000fd6:	6839      	ldr	r1, [r7, #0]
70000fd8:	6878      	ldr	r0, [r7, #4]
70000fda:	f007 f8c2 	bl	70008162 <USBD_CtlError>
            ret = USBD_FAIL;
70000fde:	2303      	movs	r3, #3
70000fe0:	74fb      	strb	r3, [r7, #19]
          break;
70000fe2:	e01a      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000fe4:	687b      	ldr	r3, [r7, #4]
70000fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000fea:	b2db      	uxtb	r3, r3
70000fec:	2b03      	cmp	r3, #3
70000fee:	d105      	bne.n	70000ffc <USBD_VIDEO_Setup+0x240>
          {
            hVideo->streaming_state = (uint8_t)(req->wValue);
70000ff0:	683b      	ldr	r3, [r7, #0]
70000ff2:	885b      	ldrh	r3, [r3, #2]
70000ff4:	b2da      	uxtb	r2, r3
70000ff6:	68fb      	ldr	r3, [r7, #12]
70000ff8:	73da      	strb	r2, [r3, #15]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000ffa:	e00e      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000ffc:	6839      	ldr	r1, [r7, #0]
70000ffe:	6878      	ldr	r0, [r7, #4]
70001000:	f007 f8af 	bl	70008162 <USBD_CtlError>
            ret = USBD_FAIL;
70001004:	2303      	movs	r3, #3
70001006:	74fb      	strb	r3, [r7, #19]
          break;
70001008:	e007      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
7000100a:	6839      	ldr	r1, [r7, #0]
7000100c:	6878      	ldr	r0, [r7, #4]
7000100e:	f007 f8a8 	bl	70008162 <USBD_CtlError>
          ret = USBD_FAIL;
70001012:	2303      	movs	r3, #3
70001014:	74fb      	strb	r3, [r7, #19]
          break;
70001016:	e000      	b.n	7000101a <USBD_VIDEO_Setup+0x25e>
          break;
70001018:	bf00      	nop
      }
      break;
7000101a:	e006      	b.n	7000102a <USBD_VIDEO_Setup+0x26e>

    default:
      USBD_CtlError(pdev, req);
7000101c:	6839      	ldr	r1, [r7, #0]
7000101e:	6878      	ldr	r0, [r7, #4]
70001020:	f007 f89f 	bl	70008162 <USBD_CtlError>
      ret = USBD_FAIL;
70001024:	2303      	movs	r3, #3
70001026:	74fb      	strb	r3, [r7, #19]
      break;
70001028:	bf00      	nop
  }

  return (uint8_t)ret;
7000102a:	7cfb      	ldrb	r3, [r7, #19]
}
7000102c:	4618      	mov	r0, r3
7000102e:	3718      	adds	r7, #24
70001030:	46bd      	mov	sp, r7
70001032:	bd80      	pop	{r7, pc}
70001034:	24000040 	.word	0x24000040
70001038:	240275cc 	.word	0x240275cc

7000103c <USBD_VIDEO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
7000103c:	b580      	push	{r7, lr}
7000103e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70001042:	af00      	add	r7, sp, #0
70001044:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001048:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
7000104c:	6018      	str	r0, [r3, #0]
7000104e:	460a      	mov	r2, r1
70001050:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001054:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70001058:	701a      	strb	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
7000105a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000105e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001062:	681b      	ldr	r3, [r3, #0]
70001064:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70001068:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000106c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001070:	681b      	ldr	r3, [r3, #0]
70001072:	32b0      	adds	r2, #176	@ 0xb0
70001074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001078:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (epnum == (VIDEO_IN_EP & 0x7F))
7000107c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001080:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70001084:	781b      	ldrb	r3, [r3, #0]
70001086:	2b01      	cmp	r3, #1
70001088:	d176      	bne.n	70001178 <USBD_VIDEO_DataIn+0x13c>
  {
    /* Continue sending frame data if there's more to send */
    if (hVideo->bytes_sent < hVideo->data_length)
7000108a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000108e:	685a      	ldr	r2, [r3, #4]
70001090:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001094:	681b      	ldr	r3, [r3, #0]
70001096:	429a      	cmp	r2, r3
70001098:	d25d      	bcs.n	70001156 <USBD_VIDEO_DataIn+0x11a>
    {
      uint32_t remaining = hVideo->data_length - hVideo->bytes_sent;
7000109a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000109e:	681a      	ldr	r2, [r3, #0]
700010a0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010a4:	685b      	ldr	r3, [r3, #4]
700010a6:	1ad3      	subs	r3, r2, r3
700010a8:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      uint32_t packet_size = (remaining > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
700010ac:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
700010b0:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
700010b4:	bf28      	it	cs
700010b6:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
700010ba:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

      /* Prepare packet with header */
      uint8_t packet[VIDEO_PACKET_SIZE];

      /* Copy header */
      packet[0] = UVC_PAYLOAD_HEADER_SIZE;
700010be:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010c2:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
700010c6:	2202      	movs	r2, #2
700010c8:	701a      	strb	r2, [r3, #0]
      packet[1] = hVideo->header[1];
700010ca:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010ce:	7b5a      	ldrb	r2, [r3, #13]
700010d0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010d4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
700010d8:	705a      	strb	r2, [r3, #1]

      /* Check if this is the last packet */
      if (hVideo->bytes_sent + packet_size >= hVideo->data_length)
700010da:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010de:	685a      	ldr	r2, [r3, #4]
700010e0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
700010e4:	441a      	add	r2, r3
700010e6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010ea:	681b      	ldr	r3, [r3, #0]
700010ec:	429a      	cmp	r2, r3
700010ee:	d30c      	bcc.n	7000110a <USBD_VIDEO_DataIn+0xce>
      {
        packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
700010f0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700010f4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
700010f8:	785b      	ldrb	r3, [r3, #1]
700010fa:	f043 0302 	orr.w	r3, r3, #2
700010fe:	b2da      	uxtb	r2, r3
70001100:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001104:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001108:	705a      	strb	r2, [r3, #1]
      }

      /* Copy data */
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
             &hVideo->data_buffer[hVideo->bytes_sent],
7000110a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000110e:	689a      	ldr	r2, [r3, #8]
70001110:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001114:	685b      	ldr	r3, [r3, #4]
70001116:	18d1      	adds	r1, r2, r3
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
70001118:	f107 030c 	add.w	r3, r7, #12
7000111c:	3302      	adds	r3, #2
7000111e:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
70001122:	4618      	mov	r0, r3
70001124:	f007 fd70 	bl	70008c08 <memcpy>
             packet_size);

      /* Send packet */
      USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, packet_size + UVC_PAYLOAD_HEADER_SIZE);
70001128:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
7000112c:	3302      	adds	r3, #2
7000112e:	f107 020c 	add.w	r2, r7, #12
70001132:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70001136:	f5a1 7005 	sub.w	r0, r1, #532	@ 0x214
7000113a:	2181      	movs	r1, #129	@ 0x81
7000113c:	6800      	ldr	r0, [r0, #0]
7000113e:	f007 fcb0 	bl	70008aa2 <USBD_LL_Transmit>

      hVideo->bytes_sent += packet_size;
70001142:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001146:	685a      	ldr	r2, [r3, #4]
70001148:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
7000114c:	441a      	add	r2, r3
7000114e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001152:	605a      	str	r2, [r3, #4]
70001154:	e010      	b.n	70001178 <USBD_VIDEO_DataIn+0x13c>
    }
    else
    {
      /* Frame transmission complete, toggle frame ID */
      hVideo->frame_id ^= 1;
70001156:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000115a:	7b9b      	ldrb	r3, [r3, #14]
7000115c:	f083 0301 	eor.w	r3, r3, #1
70001160:	b2da      	uxtb	r2, r3
70001162:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001166:	739a      	strb	r2, [r3, #14]
      hVideo->bytes_sent = 0;
70001168:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000116c:	2200      	movs	r2, #0
7000116e:	605a      	str	r2, [r3, #4]
      hVideo->data_length = 0;
70001170:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001174:	2200      	movs	r2, #0
70001176:	601a      	str	r2, [r3, #0]
    }
  }

  return (uint8_t)USBD_OK;
70001178:	2300      	movs	r3, #0
}
7000117a:	4618      	mov	r0, r3
7000117c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70001180:	46bd      	mov	sp, r7
70001182:	bd80      	pop	{r7, pc}

70001184 <USBD_VIDEO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70001184:	b480      	push	{r7}
70001186:	b083      	sub	sp, #12
70001188:	af00      	add	r7, sp, #0
7000118a:	6078      	str	r0, [r7, #4]
7000118c:	460b      	mov	r3, r1
7000118e:	70fb      	strb	r3, [r7, #3]
  return (uint8_t)USBD_OK;
70001190:	2300      	movs	r3, #0
}
70001192:	4618      	mov	r0, r3
70001194:	370c      	adds	r7, #12
70001196:	46bd      	mov	sp, r7
70001198:	f85d 7b04 	ldr.w	r7, [sp], #4
7000119c:	4770      	bx	lr

7000119e <USBD_VIDEO_EP0_RxReady>:
  * @brief  USBD_VIDEO_EP0_RxReady
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_VIDEO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
7000119e:	b580      	push	{r7, lr}
700011a0:	b084      	sub	sp, #16
700011a2:	af00      	add	r7, sp, #0
700011a4:	6078      	str	r0, [r7, #4]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
700011a6:	687b      	ldr	r3, [r7, #4]
700011a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700011ac:	687b      	ldr	r3, [r7, #4]
700011ae:	32b0      	adds	r2, #176	@ 0xb0
700011b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700011b4:	60fb      	str	r3, [r7, #12]

  if (hVideo->streaming_state == 1U)
700011b6:	68fb      	ldr	r3, [r7, #12]
700011b8:	7bdb      	ldrb	r3, [r3, #15]
700011ba:	2b01      	cmp	r3, #1
700011bc:	d10c      	bne.n	700011d8 <USBD_VIDEO_EP0_RxReady+0x3a>
  {
    /* Streaming interface is active */
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(0, NULL, 0);
700011be:	687b      	ldr	r3, [r7, #4]
700011c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
700011c4:	687a      	ldr	r2, [r7, #4]
700011c6:	33b0      	adds	r3, #176	@ 0xb0
700011c8:	009b      	lsls	r3, r3, #2
700011ca:	4413      	add	r3, r2
700011cc:	685b      	ldr	r3, [r3, #4]
700011ce:	689b      	ldr	r3, [r3, #8]
700011d0:	2200      	movs	r2, #0
700011d2:	2100      	movs	r1, #0
700011d4:	2000      	movs	r0, #0
700011d6:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
700011d8:	2300      	movs	r3, #0
}
700011da:	4618      	mov	r0, r3
700011dc:	3710      	adds	r7, #16
700011de:	46bd      	mov	sp, r7
700011e0:	bd80      	pop	{r7, pc}
	...

700011e4 <USBD_VIDEO_GetFSCfgDesc>:
  * @brief  USBD_VIDEO_GetFSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetFSCfgDesc(uint16_t *length)
{
700011e4:	b480      	push	{r7}
700011e6:	b083      	sub	sp, #12
700011e8:	af00      	add	r7, sp, #0
700011ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
700011ec:	687b      	ldr	r3, [r7, #4]
700011ee:	22a9      	movs	r2, #169	@ 0xa9
700011f0:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
700011f2:	4b03      	ldr	r3, [pc, #12]	@ (70001200 <USBD_VIDEO_GetFSCfgDesc+0x1c>)
}
700011f4:	4618      	mov	r0, r3
700011f6:	370c      	adds	r7, #12
700011f8:	46bd      	mov	sp, r7
700011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
700011fe:	4770      	bx	lr
70001200:	24000064 	.word	0x24000064

70001204 <USBD_VIDEO_GetHSCfgDesc>:
  * @brief  USBD_VIDEO_GetHSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetHSCfgDesc(uint16_t *length)
{
70001204:	b480      	push	{r7}
70001206:	b083      	sub	sp, #12
70001208:	af00      	add	r7, sp, #0
7000120a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
7000120c:	687b      	ldr	r3, [r7, #4]
7000120e:	22a9      	movs	r2, #169	@ 0xa9
70001210:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
70001212:	4b03      	ldr	r3, [pc, #12]	@ (70001220 <USBD_VIDEO_GetHSCfgDesc+0x1c>)
}
70001214:	4618      	mov	r0, r3
70001216:	370c      	adds	r7, #12
70001218:	46bd      	mov	sp, r7
7000121a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000121e:	4770      	bx	lr
70001220:	24000064 	.word	0x24000064

70001224 <USBD_VIDEO_GetDeviceQualifierDesc>:
  * @brief  USBD_VIDEO_GetDeviceQualifierDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetDeviceQualifierDesc(uint16_t *length)
{
70001224:	b480      	push	{r7}
70001226:	b083      	sub	sp, #12
70001228:	af00      	add	r7, sp, #0
7000122a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_DeviceQualifierDesc);
7000122c:	687b      	ldr	r3, [r7, #4]
7000122e:	220a      	movs	r2, #10
70001230:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_DeviceQualifierDesc;
70001232:	4b03      	ldr	r3, [pc, #12]	@ (70001240 <USBD_VIDEO_GetDeviceQualifierDesc+0x1c>)
}
70001234:	4618      	mov	r0, r3
70001236:	370c      	adds	r7, #12
70001238:	46bd      	mov	sp, r7
7000123a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000123e:	4770      	bx	lr
70001240:	24000110 	.word	0x24000110

70001244 <USBD_VIDEO_RegisterInterface>:
  * @param  pdev: device instance
  * @param  fops: Video Interface callback
  * @retval status
  */
uint8_t USBD_VIDEO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_VIDEO_ItfTypeDef *fops)
{
70001244:	b480      	push	{r7}
70001246:	b083      	sub	sp, #12
70001248:	af00      	add	r7, sp, #0
7000124a:	6078      	str	r0, [r7, #4]
7000124c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
7000124e:	683b      	ldr	r3, [r7, #0]
70001250:	2b00      	cmp	r3, #0
70001252:	d101      	bne.n	70001258 <USBD_VIDEO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
70001254:	2303      	movs	r3, #3
70001256:	e009      	b.n	7000126c <USBD_VIDEO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
70001258:	687b      	ldr	r3, [r7, #4]
7000125a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
7000125e:	687a      	ldr	r2, [r7, #4]
70001260:	33b0      	adds	r3, #176	@ 0xb0
70001262:	009b      	lsls	r3, r3, #2
70001264:	4413      	add	r3, r2
70001266:	683a      	ldr	r2, [r7, #0]
70001268:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
7000126a:	2300      	movs	r3, #0
}
7000126c:	4618      	mov	r0, r3
7000126e:	370c      	adds	r7, #12
70001270:	46bd      	mov	sp, r7
70001272:	f85d 7b04 	ldr.w	r7, [sp], #4
70001276:	4770      	bx	lr

70001278 <USBD_VIDEO_SendFrame>:
  * @param  pbuf: pointer to frame buffer
  * @param  size: frame size
  * @retval status
  */
uint8_t USBD_VIDEO_SendFrame(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t size)
{
70001278:	b580      	push	{r7, lr}
7000127a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
7000127e:	af00      	add	r7, sp, #0
70001280:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001284:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001288:	6018      	str	r0, [r3, #0]
7000128a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000128e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70001292:	6019      	str	r1, [r3, #0]
70001294:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001298:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
7000129c:	601a      	str	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
7000129e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700012a2:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
700012a6:	681b      	ldr	r3, [r3, #0]
700012a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700012ac:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700012b0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
700012b4:	681b      	ldr	r3, [r3, #0]
700012b6:	32b0      	adds	r2, #176	@ 0xb0
700012b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700012bc:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (hVideo == NULL)
700012c0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012c4:	2b00      	cmp	r3, #0
700012c6:	d101      	bne.n	700012cc <USBD_VIDEO_SendFrame+0x54>
  {
    return (uint8_t)USBD_FAIL;
700012c8:	2303      	movs	r3, #3
700012ca:	e088      	b.n	700013de <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if streaming is active */
  if (hVideo->streaming_state != 1U)
700012cc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012d0:	7bdb      	ldrb	r3, [r3, #15]
700012d2:	2b01      	cmp	r3, #1
700012d4:	d001      	beq.n	700012da <USBD_VIDEO_SendFrame+0x62>
  {
    return (uint8_t)USBD_BUSY;
700012d6:	2301      	movs	r3, #1
700012d8:	e081      	b.n	700013de <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if previous frame is still being transmitted */
  if (hVideo->data_length != 0)
700012da:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012de:	681b      	ldr	r3, [r3, #0]
700012e0:	2b00      	cmp	r3, #0
700012e2:	d001      	beq.n	700012e8 <USBD_VIDEO_SendFrame+0x70>
  {
    return (uint8_t)USBD_BUSY;
700012e4:	2301      	movs	r3, #1
700012e6:	e07a      	b.n	700013de <USBD_VIDEO_SendFrame+0x166>
  }

  /* Store frame information */
  hVideo->data_buffer = pbuf;
700012e8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012ec:	f507 7206 	add.w	r2, r7, #536	@ 0x218
700012f0:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
700012f4:	6812      	ldr	r2, [r2, #0]
700012f6:	609a      	str	r2, [r3, #8]
  hVideo->data_length = size;
700012f8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012fc:	f507 7206 	add.w	r2, r7, #536	@ 0x218
70001300:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
70001304:	6812      	ldr	r2, [r2, #0]
70001306:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70001308:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000130c:	2200      	movs	r2, #0
7000130e:	605a      	str	r2, [r3, #4]

  /* Prepare header */
  hVideo->header[0] = UVC_PAYLOAD_HEADER_SIZE;
70001310:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001314:	2202      	movs	r2, #2
70001316:	731a      	strb	r2, [r3, #12]
  hVideo->header[1] = UVC_HEADER_FID;
70001318:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000131c:	2201      	movs	r2, #1
7000131e:	735a      	strb	r2, [r3, #13]

  if (hVideo->frame_id)
70001320:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001324:	7b9b      	ldrb	r3, [r3, #14]
70001326:	2b00      	cmp	r3, #0
70001328:	d008      	beq.n	7000133c <USBD_VIDEO_SendFrame+0xc4>
  {
    hVideo->header[1] |= UVC_HEADER_FID;
7000132a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000132e:	7b5b      	ldrb	r3, [r3, #13]
70001330:	f043 0301 	orr.w	r3, r3, #1
70001334:	b2da      	uxtb	r2, r3
70001336:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000133a:	735a      	strb	r2, [r3, #13]
  }

  /* Send first packet */
  uint32_t first_packet_size = (size > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
7000133c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001340:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001344:	681b      	ldr	r3, [r3, #0]
70001346:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
7000134a:	bf28      	it	cs
7000134c:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70001350:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
                                (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE) : size;

  uint8_t packet[VIDEO_PACKET_SIZE];

  /* Copy header */
  packet[0] = hVideo->header[0];
70001354:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001358:	7b1a      	ldrb	r2, [r3, #12]
7000135a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000135e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001362:	701a      	strb	r2, [r3, #0]
  packet[1] = hVideo->header[1];
70001364:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001368:	7b5a      	ldrb	r2, [r3, #13]
7000136a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000136e:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
70001372:	705a      	strb	r2, [r3, #1]

  /* Check if entire frame fits in one packet */
  if (first_packet_size >= size)
70001374:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001378:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
7000137c:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001380:	681b      	ldr	r3, [r3, #0]
70001382:	429a      	cmp	r2, r3
70001384:	d30c      	bcc.n	700013a0 <USBD_VIDEO_SendFrame+0x128>
  {
    packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70001386:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000138a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000138e:	785b      	ldrb	r3, [r3, #1]
70001390:	f043 0302 	orr.w	r3, r3, #2
70001394:	b2da      	uxtb	r2, r3
70001396:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000139a:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000139e:	705a      	strb	r2, [r3, #1]
  }

  /* Copy data */
  memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE], pbuf, first_packet_size);
700013a0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700013a4:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
700013a8:	f107 0210 	add.w	r2, r7, #16
700013ac:	1c90      	adds	r0, r2, #2
700013ae:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700013b2:	6819      	ldr	r1, [r3, #0]
700013b4:	f007 fc28 	bl	70008c08 <memcpy>

  /* Transmit */
  USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, first_packet_size + UVC_PAYLOAD_HEADER_SIZE);
700013b8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
700013bc:	3302      	adds	r3, #2
700013be:	f107 0210 	add.w	r2, r7, #16
700013c2:	f507 7106 	add.w	r1, r7, #536	@ 0x218
700013c6:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
700013ca:	2181      	movs	r1, #129	@ 0x81
700013cc:	6800      	ldr	r0, [r0, #0]
700013ce:	f007 fb68 	bl	70008aa2 <USBD_LL_Transmit>

  hVideo->bytes_sent = first_packet_size;
700013d2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700013d6:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
700013da:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
700013dc:	2300      	movs	r3, #0
}
700013de:	4618      	mov	r0, r3
700013e0:	f507 7706 	add.w	r7, r7, #536	@ 0x218
700013e4:	46bd      	mov	sp, r7
700013e6:	bd80      	pop	{r7, pc}

700013e8 <VIDEO_Init_FS>:
/**
  * @brief  Initializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Init_FS(void)
{
700013e8:	b580      	push	{r7, lr}
700013ea:	af00      	add	r7, sp, #0
  if (camera_initialized)
700013ec:	4b18      	ldr	r3, [pc, #96]	@ (70001450 <VIDEO_Init_FS+0x68>)
700013ee:	781b      	ldrb	r3, [r3, #0]
700013f0:	2b00      	cmp	r3, #0
700013f2:	d001      	beq.n	700013f8 <VIDEO_Init_FS+0x10>
  {
    return (USBD_OK);
700013f4:	2300      	movs	r3, #0
700013f6:	e029      	b.n	7000144c <VIDEO_Init_FS+0x64>
  }

  /* Initialize camera control structure with defaults */
  camera_control.brightness = DEFAULT_BRIGHTNESS;
700013f8:	4b16      	ldr	r3, [pc, #88]	@ (70001454 <VIDEO_Init_FS+0x6c>)
700013fa:	2200      	movs	r2, #0
700013fc:	801a      	strh	r2, [r3, #0]
  camera_control.contrast = DEFAULT_CONTRAST;
700013fe:	4b15      	ldr	r3, [pc, #84]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001400:	2264      	movs	r2, #100	@ 0x64
70001402:	805a      	strh	r2, [r3, #2]
  camera_control.hue = DEFAULT_HUE;
70001404:	4b13      	ldr	r3, [pc, #76]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001406:	2200      	movs	r2, #0
70001408:	809a      	strh	r2, [r3, #4]
  camera_control.saturation = DEFAULT_SATURATION;
7000140a:	4b12      	ldr	r3, [pc, #72]	@ (70001454 <VIDEO_Init_FS+0x6c>)
7000140c:	2264      	movs	r2, #100	@ 0x64
7000140e:	80da      	strh	r2, [r3, #6]
  camera_control.sharpness = DEFAULT_SHARPNESS;
70001410:	4b10      	ldr	r3, [pc, #64]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001412:	2264      	movs	r2, #100	@ 0x64
70001414:	811a      	strh	r2, [r3, #8]
  camera_control.gamma = DEFAULT_GAMMA;
70001416:	4b0f      	ldr	r3, [pc, #60]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001418:	2264      	movs	r2, #100	@ 0x64
7000141a:	815a      	strh	r2, [r3, #10]
  camera_control.white_balance_temp = DEFAULT_WHITE_BALANCE;
7000141c:	4b0d      	ldr	r3, [pc, #52]	@ (70001454 <VIDEO_Init_FS+0x6c>)
7000141e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
70001422:	819a      	strh	r2, [r3, #12]
  camera_control.white_balance_auto = 1;  /* Auto white balance ON */
70001424:	4b0b      	ldr	r3, [pc, #44]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001426:	2201      	movs	r2, #1
70001428:	739a      	strb	r2, [r3, #14]
  camera_control.power_line_freq = 1;     /* 50Hz */
7000142a:	4b0a      	ldr	r3, [pc, #40]	@ (70001454 <VIDEO_Init_FS+0x6c>)
7000142c:	2201      	movs	r2, #1
7000142e:	73da      	strb	r2, [r3, #15]
  camera_control.backlight_comp = 0;      /* OFF */
70001430:	4b08      	ldr	r3, [pc, #32]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001432:	2200      	movs	r2, #0
70001434:	741a      	strb	r2, [r3, #16]
  camera_control.gain = DEFAULT_GAIN;
70001436:	4b07      	ldr	r3, [pc, #28]	@ (70001454 <VIDEO_Init_FS+0x6c>)
70001438:	2232      	movs	r2, #50	@ 0x32
7000143a:	825a      	strh	r2, [r3, #18]

  /* Initialize camera sensor */
  VIDEO_InitCameraSensor();
7000143c:	f000 f8c6 	bl	700015cc <VIDEO_InitCameraSensor>

  /* Apply default settings */
  VIDEO_ApplyCameraSettings();
70001440:	f000 f8cb 	bl	700015da <VIDEO_ApplyCameraSettings>

  camera_initialized = 1;
70001444:	4b02      	ldr	r3, [pc, #8]	@ (70001450 <VIDEO_Init_FS+0x68>)
70001446:	2201      	movs	r2, #1
70001448:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
7000144a:	2300      	movs	r3, #0
}
7000144c:	4618      	mov	r0, r3
7000144e:	bd80      	pop	{r7, pc}
70001450:	24027604 	.word	0x24027604
70001454:	240275f0 	.word	0x240275f0

70001458 <VIDEO_DeInit_FS>:
/**
  * @brief  DeInitializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_DeInit_FS(void)
{
70001458:	b480      	push	{r7}
7000145a:	af00      	add	r7, sp, #0
  camera_initialized = 0;
7000145c:	4b04      	ldr	r3, [pc, #16]	@ (70001470 <VIDEO_DeInit_FS+0x18>)
7000145e:	2200      	movs	r2, #0
70001460:	701a      	strb	r2, [r3, #0]
   * - Disable camera sensor via I2C
   * - Turn off camera power supply
   * - Release GPIO resources
   */

  return (USBD_OK);
70001462:	2300      	movs	r3, #0
}
70001464:	4618      	mov	r0, r3
70001466:	46bd      	mov	sp, r7
70001468:	f85d 7b04 	ldr.w	r7, [sp], #4
7000146c:	4770      	bx	lr
7000146e:	bf00      	nop
70001470:	24027604 	.word	0x24027604

70001474 <VIDEO_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Control_FS(uint8_t req, uint8_t *pbuf, uint16_t length)
{
70001474:	b580      	push	{r7, lr}
70001476:	b084      	sub	sp, #16
70001478:	af00      	add	r7, sp, #0
7000147a:	4603      	mov	r3, r0
7000147c:	6039      	str	r1, [r7, #0]
7000147e:	71fb      	strb	r3, [r7, #7]
70001480:	4613      	mov	r3, r2
70001482:	80bb      	strh	r3, [r7, #4]
  int16_t value;

  switch (req)
70001484:	79fb      	ldrb	r3, [r7, #7]
70001486:	2b01      	cmp	r3, #1
70001488:	d01a      	beq.n	700014c0 <VIDEO_Control_FS+0x4c>
7000148a:	2b00      	cmp	r3, #0
7000148c:	dd7b      	ble.n	70001586 <VIDEO_Control_FS+0x112>
7000148e:	2b87      	cmp	r3, #135	@ 0x87
70001490:	dc79      	bgt.n	70001586 <VIDEO_Control_FS+0x112>
70001492:	2b81      	cmp	r3, #129	@ 0x81
70001494:	db77      	blt.n	70001586 <VIDEO_Control_FS+0x112>
70001496:	3b81      	subs	r3, #129	@ 0x81
70001498:	2b06      	cmp	r3, #6
7000149a:	d874      	bhi.n	70001586 <VIDEO_Control_FS+0x112>
7000149c:	a201      	add	r2, pc, #4	@ (adr r2, 700014a4 <VIDEO_Control_FS+0x30>)
7000149e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700014a2:	bf00      	nop
700014a4:	700014fb 	.word	0x700014fb
700014a8:	70001521 	.word	0x70001521
700014ac:	70001537 	.word	0x70001537
700014b0:	7000154d 	.word	0x7000154d
700014b4:	70001587 	.word	0x70001587
700014b8:	70001579 	.word	0x70001579
700014bc:	70001563 	.word	0x70001563
  {
    case SET_CUR:
      /* Process SET_CUR request */
      if (length >= 2)
700014c0:	88bb      	ldrh	r3, [r7, #4]
700014c2:	2b01      	cmp	r3, #1
700014c4:	d961      	bls.n	7000158a <VIDEO_Control_FS+0x116>
      {
        value = (int16_t)(pbuf[0] | (pbuf[1] << 8));
700014c6:	683b      	ldr	r3, [r7, #0]
700014c8:	781b      	ldrb	r3, [r3, #0]
700014ca:	b21a      	sxth	r2, r3
700014cc:	683b      	ldr	r3, [r7, #0]
700014ce:	3301      	adds	r3, #1
700014d0:	781b      	ldrb	r3, [r3, #0]
700014d2:	b21b      	sxth	r3, r3
700014d4:	021b      	lsls	r3, r3, #8
700014d6:	b21b      	sxth	r3, r3
700014d8:	4313      	orrs	r3, r2
700014da:	81fb      	strh	r3, [r7, #14]
         * This is simplified - in a complete implementation you'd check the
         * actual control selector from the setup packet
         */

        /* For now, we'll handle brightness as an example */
        if (value >= MIN_BRIGHTNESS && value <= MAX_BRIGHTNESS)
700014dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700014e0:	f113 0f80 	cmn.w	r3, #128	@ 0x80
700014e4:	db51      	blt.n	7000158a <VIDEO_Control_FS+0x116>
700014e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
700014ea:	2b7f      	cmp	r3, #127	@ 0x7f
700014ec:	dc4d      	bgt.n	7000158a <VIDEO_Control_FS+0x116>
        {
          camera_control.brightness = value;
700014ee:	4a30      	ldr	r2, [pc, #192]	@ (700015b0 <VIDEO_Control_FS+0x13c>)
700014f0:	89fb      	ldrh	r3, [r7, #14]
700014f2:	8013      	strh	r3, [r2, #0]
          VIDEO_ApplyCameraSettings();
700014f4:	f000 f871 	bl	700015da <VIDEO_ApplyCameraSettings>
        }
      }
      break;
700014f8:	e047      	b.n	7000158a <VIDEO_Control_FS+0x116>

    case GET_CUR:
      /* Process GET_CUR request - return current value */
      if (length >= 2)
700014fa:	88bb      	ldrh	r3, [r7, #4]
700014fc:	2b01      	cmp	r3, #1
700014fe:	d946      	bls.n	7000158e <VIDEO_Control_FS+0x11a>
      {
        /* Return brightness as example */
        pbuf[0] = (uint8_t)(camera_control.brightness & 0xFF);
70001500:	4b2b      	ldr	r3, [pc, #172]	@ (700015b0 <VIDEO_Control_FS+0x13c>)
70001502:	f9b3 3000 	ldrsh.w	r3, [r3]
70001506:	b2da      	uxtb	r2, r3
70001508:	683b      	ldr	r3, [r7, #0]
7000150a:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((camera_control.brightness >> 8) & 0xFF);
7000150c:	4b28      	ldr	r3, [pc, #160]	@ (700015b0 <VIDEO_Control_FS+0x13c>)
7000150e:	f9b3 3000 	ldrsh.w	r3, [r3]
70001512:	121b      	asrs	r3, r3, #8
70001514:	b21a      	sxth	r2, r3
70001516:	683b      	ldr	r3, [r7, #0]
70001518:	3301      	adds	r3, #1
7000151a:	b2d2      	uxtb	r2, r2
7000151c:	701a      	strb	r2, [r3, #0]
      }
      break;
7000151e:	e036      	b.n	7000158e <VIDEO_Control_FS+0x11a>

    case GET_MIN:
      /* Process GET_MIN request - return minimum value */
      if (length >= 2)
70001520:	88bb      	ldrh	r3, [r7, #4]
70001522:	2b01      	cmp	r3, #1
70001524:	d935      	bls.n	70001592 <VIDEO_Control_FS+0x11e>
      {
        pbuf[0] = (uint8_t)(MIN_BRIGHTNESS & 0xFF);
70001526:	683b      	ldr	r3, [r7, #0]
70001528:	2280      	movs	r2, #128	@ 0x80
7000152a:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MIN_BRIGHTNESS >> 8) & 0xFF);
7000152c:	683b      	ldr	r3, [r7, #0]
7000152e:	3301      	adds	r3, #1
70001530:	22ff      	movs	r2, #255	@ 0xff
70001532:	701a      	strb	r2, [r3, #0]
      }
      break;
70001534:	e02d      	b.n	70001592 <VIDEO_Control_FS+0x11e>

    case GET_MAX:
      /* Process GET_MAX request - return maximum value */
      if (length >= 2)
70001536:	88bb      	ldrh	r3, [r7, #4]
70001538:	2b01      	cmp	r3, #1
7000153a:	d92c      	bls.n	70001596 <VIDEO_Control_FS+0x122>
      {
        pbuf[0] = (uint8_t)(MAX_BRIGHTNESS & 0xFF);
7000153c:	683b      	ldr	r3, [r7, #0]
7000153e:	227f      	movs	r2, #127	@ 0x7f
70001540:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MAX_BRIGHTNESS >> 8) & 0xFF);
70001542:	683b      	ldr	r3, [r7, #0]
70001544:	3301      	adds	r3, #1
70001546:	2200      	movs	r2, #0
70001548:	701a      	strb	r2, [r3, #0]
      }
      break;
7000154a:	e024      	b.n	70001596 <VIDEO_Control_FS+0x122>

    case GET_RES:
      /* Process GET_RES request - return resolution/step */
      if (length >= 2)
7000154c:	88bb      	ldrh	r3, [r7, #4]
7000154e:	2b01      	cmp	r3, #1
70001550:	d923      	bls.n	7000159a <VIDEO_Control_FS+0x126>
      {
        pbuf[0] = 0x01;  /* Step of 1 */
70001552:	683b      	ldr	r3, [r7, #0]
70001554:	2201      	movs	r2, #1
70001556:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0x00;
70001558:	683b      	ldr	r3, [r7, #0]
7000155a:	3301      	adds	r3, #1
7000155c:	2200      	movs	r2, #0
7000155e:	701a      	strb	r2, [r3, #0]
      }
      break;
70001560:	e01b      	b.n	7000159a <VIDEO_Control_FS+0x126>

    case GET_DEF:
      /* Process GET_DEF request - return default value */
      if (length >= 2)
70001562:	88bb      	ldrh	r3, [r7, #4]
70001564:	2b01      	cmp	r3, #1
70001566:	d91a      	bls.n	7000159e <VIDEO_Control_FS+0x12a>
      {
        pbuf[0] = (uint8_t)(DEFAULT_BRIGHTNESS & 0xFF);
70001568:	683b      	ldr	r3, [r7, #0]
7000156a:	2200      	movs	r2, #0
7000156c:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((DEFAULT_BRIGHTNESS >> 8) & 0xFF);
7000156e:	683b      	ldr	r3, [r7, #0]
70001570:	3301      	adds	r3, #1
70001572:	2200      	movs	r2, #0
70001574:	701a      	strb	r2, [r3, #0]
      }
      break;
70001576:	e012      	b.n	7000159e <VIDEO_Control_FS+0x12a>

    case GET_INFO:
      /* Return capability info - GET/SET supported */
      if (length >= 1)
70001578:	88bb      	ldrh	r3, [r7, #4]
7000157a:	2b00      	cmp	r3, #0
7000157c:	d011      	beq.n	700015a2 <VIDEO_Control_FS+0x12e>
      {
        pbuf[0] = 0x03;  /* Supports GET and SET */
7000157e:	683b      	ldr	r3, [r7, #0]
70001580:	2203      	movs	r2, #3
70001582:	701a      	strb	r2, [r3, #0]
      }
      break;
70001584:	e00d      	b.n	700015a2 <VIDEO_Control_FS+0x12e>

    default:
      break;
70001586:	bf00      	nop
70001588:	e00c      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
7000158a:	bf00      	nop
7000158c:	e00a      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
7000158e:	bf00      	nop
70001590:	e008      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
70001592:	bf00      	nop
70001594:	e006      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
70001596:	bf00      	nop
70001598:	e004      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
7000159a:	bf00      	nop
7000159c:	e002      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
7000159e:	bf00      	nop
700015a0:	e000      	b.n	700015a4 <VIDEO_Control_FS+0x130>
      break;
700015a2:	bf00      	nop
  }

  return (USBD_OK);
700015a4:	2300      	movs	r3, #0
}
700015a6:	4618      	mov	r0, r3
700015a8:	3710      	adds	r7, #16
700015aa:	46bd      	mov	sp, r7
700015ac:	bd80      	pop	{r7, pc}
700015ae:	bf00      	nop
700015b0:	240275f0 	.word	0x240275f0

700015b4 <VIDEO_PrepareFrame_FS>:
  * @param  pbuf: Pointer to frame buffer pointer
  * @param  psize: Pointer to frame size
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_PrepareFrame_FS(uint8_t **pbuf, uint32_t *psize)
{
700015b4:	b480      	push	{r7}
700015b6:	b083      	sub	sp, #12
700015b8:	af00      	add	r7, sp, #0
700015ba:	6078      	str	r0, [r7, #4]
700015bc:	6039      	str	r1, [r7, #0]
   * - Format conversion
   * - Timestamp addition
   * - Quality adjustment
   */

  return (USBD_OK);
700015be:	2300      	movs	r3, #0
}
700015c0:	4618      	mov	r0, r3
700015c2:	370c      	adds	r7, #12
700015c4:	46bd      	mov	sp, r7
700015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
700015ca:	4770      	bx	lr

700015cc <VIDEO_InitCameraSensor>:
/**
  * @brief  Initialize camera sensor via I2C or configuration interface
  * @retval None
  */
static void VIDEO_InitCameraSensor(void)
{
700015cc:	b580      	push	{r7, lr}
700015ce:	af00      	add	r7, sp, #0
   *
   * Example for a generic camera:
   */

  /* Delay for camera power-up */
  HAL_Delay(100);
700015d0:	2064      	movs	r0, #100	@ 0x64
700015d2:	f000 f8a7 	bl	70001724 <HAL_Delay>
   * reg_data[1] = 0x01;  // Start
   * HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, reg_data, 2, 1000);
   */

  /* TODO: Add your camera-specific initialization here */
}
700015d6:	bf00      	nop
700015d8:	bd80      	pop	{r7, pc}

700015da <VIDEO_ApplyCameraSettings>:
/**
  * @brief  Apply camera control settings to the sensor
  * @retval None
  */
static void VIDEO_ApplyCameraSettings(void)
{
700015da:	b480      	push	{r7}
700015dc:	af00      	add	r7, sp, #0
  gain_reg[1] = (uint8_t)camera_control.gain;
  HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, gain_reg, 2, 1000);
  */

  /* TODO: Add your camera-specific register writes here */
}
700015de:	bf00      	nop
700015e0:	46bd      	mov	sp, r7
700015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700015e6:	4770      	bx	lr

700015e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
700015e8:	480d      	ldr	r0, [pc, #52]	@ (70001620 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
700015ea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
700015ec:	f7ff fb34 	bl	70000c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
700015f0:	480c      	ldr	r0, [pc, #48]	@ (70001624 <LoopForever+0x6>)
  ldr r1, =_edata
700015f2:	490d      	ldr	r1, [pc, #52]	@ (70001628 <LoopForever+0xa>)
  ldr r2, =_sidata
700015f4:	4a0d      	ldr	r2, [pc, #52]	@ (7000162c <LoopForever+0xe>)
  movs r3, #0
700015f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
700015f8:	e002      	b.n	70001600 <LoopCopyDataInit>

700015fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
700015fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
700015fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
700015fe:	3304      	adds	r3, #4

70001600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
70001600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
70001602:	428c      	cmp	r4, r1
  bcc CopyDataInit
70001604:	d3f9      	bcc.n	700015fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
70001606:	4a0a      	ldr	r2, [pc, #40]	@ (70001630 <LoopForever+0x12>)
  ldr r4, =_ebss
70001608:	4c0a      	ldr	r4, [pc, #40]	@ (70001634 <LoopForever+0x16>)
  movs r3, #0
7000160a:	2300      	movs	r3, #0
  b LoopFillZerobss
7000160c:	e001      	b.n	70001612 <LoopFillZerobss>

7000160e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
7000160e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
70001610:	3204      	adds	r2, #4

70001612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
70001612:	42a2      	cmp	r2, r4
  bcc FillZerobss
70001614:	d3fb      	bcc.n	7000160e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
70001616:	f007 fad3 	bl	70008bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
7000161a:	f7fe fe69 	bl	700002f0 <main>

7000161e <LoopForever>:

LoopForever:
  b LoopForever
7000161e:	e7fe      	b.n	7000161e <LoopForever>
  ldr   r0, =_estack
70001620:	20010000 	.word	0x20010000
  ldr r0, =_sdata
70001624:	24000000 	.word	0x24000000
  ldr r1, =_edata
70001628:	24000188 	.word	0x24000188
  ldr r2, =_sidata
7000162c:	70008cac 	.word	0x70008cac
  ldr r2, =_sbss
70001630:	24027288 	.word	0x24027288
  ldr r4, =_ebss
70001634:	24027d10 	.word	0x24027d10

70001638 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
70001638:	e7fe      	b.n	70001638 <ADC1_2_IRQHandler>

7000163a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
7000163a:	b580      	push	{r7, lr}
7000163c:	b082      	sub	sp, #8
7000163e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
70001640:	2300      	movs	r3, #0
70001642:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
70001644:	2003      	movs	r0, #3
70001646:	f000 f981 	bl	7000194c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
7000164a:	200f      	movs	r0, #15
7000164c:	f000 f80e 	bl	7000166c <HAL_InitTick>
70001650:	4603      	mov	r3, r0
70001652:	2b00      	cmp	r3, #0
70001654:	d002      	beq.n	7000165c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
70001656:	2301      	movs	r3, #1
70001658:	71fb      	strb	r3, [r7, #7]
7000165a:	e001      	b.n	70001660 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
7000165c:	f7ff f91a 	bl	70000894 <HAL_MspInit>
  }

  /* Return function status */
  return status;
70001660:	79fb      	ldrb	r3, [r7, #7]
}
70001662:	4618      	mov	r0, r3
70001664:	3708      	adds	r7, #8
70001666:	46bd      	mov	sp, r7
70001668:	bd80      	pop	{r7, pc}
	...

7000166c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
7000166c:	b580      	push	{r7, lr}
7000166e:	b084      	sub	sp, #16
70001670:	af00      	add	r7, sp, #0
70001672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
70001674:	2300      	movs	r3, #0
70001676:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
70001678:	4b17      	ldr	r3, [pc, #92]	@ (700016d8 <HAL_InitTick+0x6c>)
7000167a:	781b      	ldrb	r3, [r3, #0]
7000167c:	2b00      	cmp	r3, #0
7000167e:	d023      	beq.n	700016c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
70001680:	4b16      	ldr	r3, [pc, #88]	@ (700016dc <HAL_InitTick+0x70>)
70001682:	681a      	ldr	r2, [r3, #0]
70001684:	4b14      	ldr	r3, [pc, #80]	@ (700016d8 <HAL_InitTick+0x6c>)
70001686:	781b      	ldrb	r3, [r3, #0]
70001688:	4619      	mov	r1, r3
7000168a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
7000168e:	fbb3 f3f1 	udiv	r3, r3, r1
70001692:	fbb2 f3f3 	udiv	r3, r2, r3
70001696:	4618      	mov	r0, r3
70001698:	f000 f98b 	bl	700019b2 <HAL_SYSTICK_Config>
7000169c:	4603      	mov	r3, r0
7000169e:	2b00      	cmp	r3, #0
700016a0:	d10f      	bne.n	700016c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
700016a2:	687b      	ldr	r3, [r7, #4]
700016a4:	2b0f      	cmp	r3, #15
700016a6:	d809      	bhi.n	700016bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
700016a8:	2200      	movs	r2, #0
700016aa:	6879      	ldr	r1, [r7, #4]
700016ac:	f04f 30ff 	mov.w	r0, #4294967295
700016b0:	f000 f957 	bl	70001962 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
700016b4:	4a0a      	ldr	r2, [pc, #40]	@ (700016e0 <HAL_InitTick+0x74>)
700016b6:	687b      	ldr	r3, [r7, #4]
700016b8:	6013      	str	r3, [r2, #0]
700016ba:	e007      	b.n	700016cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
700016bc:	2301      	movs	r3, #1
700016be:	73fb      	strb	r3, [r7, #15]
700016c0:	e004      	b.n	700016cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
700016c2:	2301      	movs	r3, #1
700016c4:	73fb      	strb	r3, [r7, #15]
700016c6:	e001      	b.n	700016cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
700016c8:	2301      	movs	r3, #1
700016ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
700016cc:	7bfb      	ldrb	r3, [r7, #15]
}
700016ce:	4618      	mov	r0, r3
700016d0:	3710      	adds	r7, #16
700016d2:	46bd      	mov	sp, r7
700016d4:	bd80      	pop	{r7, pc}
700016d6:	bf00      	nop
700016d8:	24000130 	.word	0x24000130
700016dc:	24000004 	.word	0x24000004
700016e0:	2400012c 	.word	0x2400012c

700016e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
700016e4:	b480      	push	{r7}
700016e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
700016e8:	4b06      	ldr	r3, [pc, #24]	@ (70001704 <HAL_IncTick+0x20>)
700016ea:	781b      	ldrb	r3, [r3, #0]
700016ec:	461a      	mov	r2, r3
700016ee:	4b06      	ldr	r3, [pc, #24]	@ (70001708 <HAL_IncTick+0x24>)
700016f0:	681b      	ldr	r3, [r3, #0]
700016f2:	4413      	add	r3, r2
700016f4:	4a04      	ldr	r2, [pc, #16]	@ (70001708 <HAL_IncTick+0x24>)
700016f6:	6013      	str	r3, [r2, #0]
}
700016f8:	bf00      	nop
700016fa:	46bd      	mov	sp, r7
700016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70001700:	4770      	bx	lr
70001702:	bf00      	nop
70001704:	24000130 	.word	0x24000130
70001708:	24027608 	.word	0x24027608

7000170c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
7000170c:	b480      	push	{r7}
7000170e:	af00      	add	r7, sp, #0
  return uwTick;
70001710:	4b03      	ldr	r3, [pc, #12]	@ (70001720 <HAL_GetTick+0x14>)
70001712:	681b      	ldr	r3, [r3, #0]
}
70001714:	4618      	mov	r0, r3
70001716:	46bd      	mov	sp, r7
70001718:	f85d 7b04 	ldr.w	r7, [sp], #4
7000171c:	4770      	bx	lr
7000171e:	bf00      	nop
70001720:	24027608 	.word	0x24027608

70001724 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
70001724:	b580      	push	{r7, lr}
70001726:	b084      	sub	sp, #16
70001728:	af00      	add	r7, sp, #0
7000172a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
7000172c:	f7ff ffee 	bl	7000170c <HAL_GetTick>
70001730:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
70001732:	687b      	ldr	r3, [r7, #4]
70001734:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
70001736:	68fb      	ldr	r3, [r7, #12]
70001738:	f1b3 3fff 	cmp.w	r3, #4294967295
7000173c:	d005      	beq.n	7000174a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
7000173e:	4b0a      	ldr	r3, [pc, #40]	@ (70001768 <HAL_Delay+0x44>)
70001740:	781b      	ldrb	r3, [r3, #0]
70001742:	461a      	mov	r2, r3
70001744:	68fb      	ldr	r3, [r7, #12]
70001746:	4413      	add	r3, r2
70001748:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
7000174a:	bf00      	nop
7000174c:	f7ff ffde 	bl	7000170c <HAL_GetTick>
70001750:	4602      	mov	r2, r0
70001752:	68bb      	ldr	r3, [r7, #8]
70001754:	1ad3      	subs	r3, r2, r3
70001756:	68fa      	ldr	r2, [r7, #12]
70001758:	429a      	cmp	r2, r3
7000175a:	d8f7      	bhi.n	7000174c <HAL_Delay+0x28>
  {
  }
}
7000175c:	bf00      	nop
7000175e:	bf00      	nop
70001760:	3710      	adds	r7, #16
70001762:	46bd      	mov	sp, r7
70001764:	bd80      	pop	{r7, pc}
70001766:	bf00      	nop
70001768:	24000130 	.word	0x24000130

7000176c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
7000176c:	b480      	push	{r7}
7000176e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
70001770:	4b05      	ldr	r3, [pc, #20]	@ (70001788 <HAL_SuspendTick+0x1c>)
70001772:	681b      	ldr	r3, [r3, #0]
70001774:	4a04      	ldr	r2, [pc, #16]	@ (70001788 <HAL_SuspendTick+0x1c>)
70001776:	f023 0302 	bic.w	r3, r3, #2
7000177a:	6013      	str	r3, [r2, #0]
}
7000177c:	bf00      	nop
7000177e:	46bd      	mov	sp, r7
70001780:	f85d 7b04 	ldr.w	r7, [sp], #4
70001784:	4770      	bx	lr
70001786:	bf00      	nop
70001788:	e000e010 	.word	0xe000e010

7000178c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
7000178c:	b480      	push	{r7}
7000178e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
70001790:	4b05      	ldr	r3, [pc, #20]	@ (700017a8 <HAL_ResumeTick+0x1c>)
70001792:	681b      	ldr	r3, [r3, #0]
70001794:	4a04      	ldr	r2, [pc, #16]	@ (700017a8 <HAL_ResumeTick+0x1c>)
70001796:	f043 0302 	orr.w	r3, r3, #2
7000179a:	6013      	str	r3, [r2, #0]
}
7000179c:	bf00      	nop
7000179e:	46bd      	mov	sp, r7
700017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
700017a4:	4770      	bx	lr
700017a6:	bf00      	nop
700017a8:	e000e010 	.word	0xe000e010

700017ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700017ac:	b480      	push	{r7}
700017ae:	b085      	sub	sp, #20
700017b0:	af00      	add	r7, sp, #0
700017b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
700017b4:	687b      	ldr	r3, [r7, #4]
700017b6:	f003 0307 	and.w	r3, r3, #7
700017ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
700017bc:	4b0b      	ldr	r3, [pc, #44]	@ (700017ec <__NVIC_SetPriorityGrouping+0x40>)
700017be:	68db      	ldr	r3, [r3, #12]
700017c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
700017c2:	68ba      	ldr	r2, [r7, #8]
700017c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
700017c8:	4013      	ands	r3, r2
700017ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
700017cc:	68fb      	ldr	r3, [r7, #12]
700017ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
700017d0:	68bb      	ldr	r3, [r7, #8]
700017d2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
700017d4:	4b06      	ldr	r3, [pc, #24]	@ (700017f0 <__NVIC_SetPriorityGrouping+0x44>)
700017d6:	4313      	orrs	r3, r2
700017d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
700017da:	4a04      	ldr	r2, [pc, #16]	@ (700017ec <__NVIC_SetPriorityGrouping+0x40>)
700017dc:	68bb      	ldr	r3, [r7, #8]
700017de:	60d3      	str	r3, [r2, #12]
}
700017e0:	bf00      	nop
700017e2:	3714      	adds	r7, #20
700017e4:	46bd      	mov	sp, r7
700017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
700017ea:	4770      	bx	lr
700017ec:	e000ed00 	.word	0xe000ed00
700017f0:	05fa0000 	.word	0x05fa0000

700017f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
700017f4:	b480      	push	{r7}
700017f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
700017f8:	4b04      	ldr	r3, [pc, #16]	@ (7000180c <__NVIC_GetPriorityGrouping+0x18>)
700017fa:	68db      	ldr	r3, [r3, #12]
700017fc:	0a1b      	lsrs	r3, r3, #8
700017fe:	f003 0307 	and.w	r3, r3, #7
}
70001802:	4618      	mov	r0, r3
70001804:	46bd      	mov	sp, r7
70001806:	f85d 7b04 	ldr.w	r7, [sp], #4
7000180a:	4770      	bx	lr
7000180c:	e000ed00 	.word	0xe000ed00

70001810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
70001810:	b480      	push	{r7}
70001812:	b083      	sub	sp, #12
70001814:	af00      	add	r7, sp, #0
70001816:	4603      	mov	r3, r0
70001818:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
7000181a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000181e:	2b00      	cmp	r3, #0
70001820:	db0b      	blt.n	7000183a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
70001822:	88fb      	ldrh	r3, [r7, #6]
70001824:	f003 021f 	and.w	r2, r3, #31
70001828:	4907      	ldr	r1, [pc, #28]	@ (70001848 <__NVIC_EnableIRQ+0x38>)
7000182a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000182e:	095b      	lsrs	r3, r3, #5
70001830:	2001      	movs	r0, #1
70001832:	fa00 f202 	lsl.w	r2, r0, r2
70001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
7000183a:	bf00      	nop
7000183c:	370c      	adds	r7, #12
7000183e:	46bd      	mov	sp, r7
70001840:	f85d 7b04 	ldr.w	r7, [sp], #4
70001844:	4770      	bx	lr
70001846:	bf00      	nop
70001848:	e000e100 	.word	0xe000e100

7000184c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
7000184c:	b480      	push	{r7}
7000184e:	b083      	sub	sp, #12
70001850:	af00      	add	r7, sp, #0
70001852:	4603      	mov	r3, r0
70001854:	6039      	str	r1, [r7, #0]
70001856:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
70001858:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000185c:	2b00      	cmp	r3, #0
7000185e:	db0a      	blt.n	70001876 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001860:	683b      	ldr	r3, [r7, #0]
70001862:	b2da      	uxtb	r2, r3
70001864:	490c      	ldr	r1, [pc, #48]	@ (70001898 <__NVIC_SetPriority+0x4c>)
70001866:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
7000186a:	0112      	lsls	r2, r2, #4
7000186c:	b2d2      	uxtb	r2, r2
7000186e:	440b      	add	r3, r1
70001870:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70001874:	e00a      	b.n	7000188c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001876:	683b      	ldr	r3, [r7, #0]
70001878:	b2da      	uxtb	r2, r3
7000187a:	4908      	ldr	r1, [pc, #32]	@ (7000189c <__NVIC_SetPriority+0x50>)
7000187c:	88fb      	ldrh	r3, [r7, #6]
7000187e:	f003 030f 	and.w	r3, r3, #15
70001882:	3b04      	subs	r3, #4
70001884:	0112      	lsls	r2, r2, #4
70001886:	b2d2      	uxtb	r2, r2
70001888:	440b      	add	r3, r1
7000188a:	761a      	strb	r2, [r3, #24]
}
7000188c:	bf00      	nop
7000188e:	370c      	adds	r7, #12
70001890:	46bd      	mov	sp, r7
70001892:	f85d 7b04 	ldr.w	r7, [sp], #4
70001896:	4770      	bx	lr
70001898:	e000e100 	.word	0xe000e100
7000189c:	e000ed00 	.word	0xe000ed00

700018a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
700018a0:	b480      	push	{r7}
700018a2:	b089      	sub	sp, #36	@ 0x24
700018a4:	af00      	add	r7, sp, #0
700018a6:	60f8      	str	r0, [r7, #12]
700018a8:	60b9      	str	r1, [r7, #8]
700018aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
700018ac:	68fb      	ldr	r3, [r7, #12]
700018ae:	f003 0307 	and.w	r3, r3, #7
700018b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
700018b4:	69fb      	ldr	r3, [r7, #28]
700018b6:	f1c3 0307 	rsb	r3, r3, #7
700018ba:	2b04      	cmp	r3, #4
700018bc:	bf28      	it	cs
700018be:	2304      	movcs	r3, #4
700018c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
700018c2:	69fb      	ldr	r3, [r7, #28]
700018c4:	3304      	adds	r3, #4
700018c6:	2b06      	cmp	r3, #6
700018c8:	d902      	bls.n	700018d0 <NVIC_EncodePriority+0x30>
700018ca:	69fb      	ldr	r3, [r7, #28]
700018cc:	3b03      	subs	r3, #3
700018ce:	e000      	b.n	700018d2 <NVIC_EncodePriority+0x32>
700018d0:	2300      	movs	r3, #0
700018d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700018d4:	f04f 32ff 	mov.w	r2, #4294967295
700018d8:	69bb      	ldr	r3, [r7, #24]
700018da:	fa02 f303 	lsl.w	r3, r2, r3
700018de:	43da      	mvns	r2, r3
700018e0:	68bb      	ldr	r3, [r7, #8]
700018e2:	401a      	ands	r2, r3
700018e4:	697b      	ldr	r3, [r7, #20]
700018e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
700018e8:	f04f 31ff 	mov.w	r1, #4294967295
700018ec:	697b      	ldr	r3, [r7, #20]
700018ee:	fa01 f303 	lsl.w	r3, r1, r3
700018f2:	43d9      	mvns	r1, r3
700018f4:	687b      	ldr	r3, [r7, #4]
700018f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700018f8:	4313      	orrs	r3, r2
         );
}
700018fa:	4618      	mov	r0, r3
700018fc:	3724      	adds	r7, #36	@ 0x24
700018fe:	46bd      	mov	sp, r7
70001900:	f85d 7b04 	ldr.w	r7, [sp], #4
70001904:	4770      	bx	lr
	...

70001908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
70001908:	b580      	push	{r7, lr}
7000190a:	b082      	sub	sp, #8
7000190c:	af00      	add	r7, sp, #0
7000190e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
70001910:	687b      	ldr	r3, [r7, #4]
70001912:	3b01      	subs	r3, #1
70001914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70001918:	d301      	bcc.n	7000191e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
7000191a:	2301      	movs	r3, #1
7000191c:	e00f      	b.n	7000193e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
7000191e:	4a0a      	ldr	r2, [pc, #40]	@ (70001948 <SysTick_Config+0x40>)
70001920:	687b      	ldr	r3, [r7, #4]
70001922:	3b01      	subs	r3, #1
70001924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
70001926:	210f      	movs	r1, #15
70001928:	f04f 30ff 	mov.w	r0, #4294967295
7000192c:	f7ff ff8e 	bl	7000184c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
70001930:	4b05      	ldr	r3, [pc, #20]	@ (70001948 <SysTick_Config+0x40>)
70001932:	2200      	movs	r2, #0
70001934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
70001936:	4b04      	ldr	r3, [pc, #16]	@ (70001948 <SysTick_Config+0x40>)
70001938:	2207      	movs	r2, #7
7000193a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
7000193c:	2300      	movs	r3, #0
}
7000193e:	4618      	mov	r0, r3
70001940:	3708      	adds	r7, #8
70001942:	46bd      	mov	sp, r7
70001944:	bd80      	pop	{r7, pc}
70001946:	bf00      	nop
70001948:	e000e010 	.word	0xe000e010

7000194c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
7000194c:	b580      	push	{r7, lr}
7000194e:	b082      	sub	sp, #8
70001950:	af00      	add	r7, sp, #0
70001952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
70001954:	6878      	ldr	r0, [r7, #4]
70001956:	f7ff ff29 	bl	700017ac <__NVIC_SetPriorityGrouping>
}
7000195a:	bf00      	nop
7000195c:	3708      	adds	r7, #8
7000195e:	46bd      	mov	sp, r7
70001960:	bd80      	pop	{r7, pc}

70001962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
70001962:	b580      	push	{r7, lr}
70001964:	b086      	sub	sp, #24
70001966:	af00      	add	r7, sp, #0
70001968:	4603      	mov	r3, r0
7000196a:	60b9      	str	r1, [r7, #8]
7000196c:	607a      	str	r2, [r7, #4]
7000196e:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
70001970:	f7ff ff40 	bl	700017f4 <__NVIC_GetPriorityGrouping>
70001974:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
70001976:	687a      	ldr	r2, [r7, #4]
70001978:	68b9      	ldr	r1, [r7, #8]
7000197a:	6978      	ldr	r0, [r7, #20]
7000197c:	f7ff ff90 	bl	700018a0 <NVIC_EncodePriority>
70001980:	4602      	mov	r2, r0
70001982:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001986:	4611      	mov	r1, r2
70001988:	4618      	mov	r0, r3
7000198a:	f7ff ff5f 	bl	7000184c <__NVIC_SetPriority>
}
7000198e:	bf00      	nop
70001990:	3718      	adds	r7, #24
70001992:	46bd      	mov	sp, r7
70001994:	bd80      	pop	{r7, pc}

70001996 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
70001996:	b580      	push	{r7, lr}
70001998:	b082      	sub	sp, #8
7000199a:	af00      	add	r7, sp, #0
7000199c:	4603      	mov	r3, r0
7000199e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
700019a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700019a4:	4618      	mov	r0, r3
700019a6:	f7ff ff33 	bl	70001810 <__NVIC_EnableIRQ>
}
700019aa:	bf00      	nop
700019ac:	3708      	adds	r7, #8
700019ae:	46bd      	mov	sp, r7
700019b0:	bd80      	pop	{r7, pc}

700019b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
700019b2:	b580      	push	{r7, lr}
700019b4:	b082      	sub	sp, #8
700019b6:	af00      	add	r7, sp, #0
700019b8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
700019ba:	6878      	ldr	r0, [r7, #4]
700019bc:	f7ff ffa4 	bl	70001908 <SysTick_Config>
700019c0:	4603      	mov	r3, r0
}
700019c2:	4618      	mov	r0, r3
700019c4:	3708      	adds	r7, #8
700019c6:	46bd      	mov	sp, r7
700019c8:	bd80      	pop	{r7, pc}
	...

700019cc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
700019cc:	b480      	push	{r7}
700019ce:	b083      	sub	sp, #12
700019d0:	af00      	add	r7, sp, #0
700019d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
700019d4:	f3bf 8f5f 	dmb	sy
}
700019d8:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
700019da:	4a0b      	ldr	r2, [pc, #44]	@ (70001a08 <HAL_MPU_Enable+0x3c>)
700019dc:	687b      	ldr	r3, [r7, #4]
700019de:	f043 0301 	orr.w	r3, r3, #1
700019e2:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
700019e4:	4b09      	ldr	r3, [pc, #36]	@ (70001a0c <HAL_MPU_Enable+0x40>)
700019e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700019e8:	4a08      	ldr	r2, [pc, #32]	@ (70001a0c <HAL_MPU_Enable+0x40>)
700019ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700019ee:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
700019f0:	f3bf 8f4f 	dsb	sy
}
700019f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700019f6:	f3bf 8f6f 	isb	sy
}
700019fa:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
700019fc:	bf00      	nop
700019fe:	370c      	adds	r7, #12
70001a00:	46bd      	mov	sp, r7
70001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
70001a06:	4770      	bx	lr
70001a08:	e000ed90 	.word	0xe000ed90
70001a0c:	e000ed00 	.word	0xe000ed00

70001a10 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
70001a10:	b480      	push	{r7}
70001a12:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
70001a14:	f3bf 8f5f 	dmb	sy
}
70001a18:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
70001a1a:	4b0a      	ldr	r3, [pc, #40]	@ (70001a44 <HAL_MPU_Disable+0x34>)
70001a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70001a1e:	4a09      	ldr	r2, [pc, #36]	@ (70001a44 <HAL_MPU_Disable+0x34>)
70001a20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70001a24:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
70001a26:	4b08      	ldr	r3, [pc, #32]	@ (70001a48 <HAL_MPU_Disable+0x38>)
70001a28:	2200      	movs	r2, #0
70001a2a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
70001a2c:	f3bf 8f4f 	dsb	sy
}
70001a30:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001a32:	f3bf 8f6f 	isb	sy
}
70001a36:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70001a38:	bf00      	nop
70001a3a:	46bd      	mov	sp, r7
70001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001a40:	4770      	bx	lr
70001a42:	bf00      	nop
70001a44:	e000ed00 	.word	0xe000ed00
70001a48:	e000ed90 	.word	0xe000ed90

70001a4c <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
70001a4c:	b480      	push	{r7}
70001a4e:	b083      	sub	sp, #12
70001a50:	af00      	add	r7, sp, #0
70001a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
70001a54:	687b      	ldr	r3, [r7, #4]
70001a56:	785a      	ldrb	r2, [r3, #1]
70001a58:	4b1e      	ldr	r3, [pc, #120]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a5a:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70001a5c:	4b1d      	ldr	r3, [pc, #116]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a5e:	691b      	ldr	r3, [r3, #16]
70001a60:	4a1c      	ldr	r2, [pc, #112]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a62:	f023 0301 	bic.w	r3, r3, #1
70001a66:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70001a68:	4b1a      	ldr	r3, [pc, #104]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a6a:	691b      	ldr	r3, [r3, #16]
70001a6c:	4a19      	ldr	r2, [pc, #100]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a6e:	f023 0301 	bic.w	r3, r3, #1
70001a72:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70001a74:	4a17      	ldr	r2, [pc, #92]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
70001a76:	687b      	ldr	r3, [r7, #4]
70001a78:	685b      	ldr	r3, [r3, #4]
70001a7a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a7c:	687b      	ldr	r3, [r7, #4]
70001a7e:	7b1b      	ldrb	r3, [r3, #12]
70001a80:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001a82:	687b      	ldr	r3, [r7, #4]
70001a84:	7adb      	ldrb	r3, [r3, #11]
70001a86:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a88:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70001a8a:	687b      	ldr	r3, [r7, #4]
70001a8c:	7a9b      	ldrb	r3, [r3, #10]
70001a8e:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001a90:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001a92:	687b      	ldr	r3, [r7, #4]
70001a94:	7b5b      	ldrb	r3, [r3, #13]
70001a96:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70001a98:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70001a9a:	687b      	ldr	r3, [r7, #4]
70001a9c:	7b9b      	ldrb	r3, [r3, #14]
70001a9e:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001aa0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001aa2:	687b      	ldr	r3, [r7, #4]
70001aa4:	7bdb      	ldrb	r3, [r3, #15]
70001aa6:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70001aa8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001aaa:	687b      	ldr	r3, [r7, #4]
70001aac:	7a5b      	ldrb	r3, [r3, #9]
70001aae:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001ab0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001ab2:	687b      	ldr	r3, [r7, #4]
70001ab4:	7a1b      	ldrb	r3, [r3, #8]
70001ab6:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001ab8:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
70001aba:	687a      	ldr	r2, [r7, #4]
70001abc:	7812      	ldrb	r2, [r2, #0]
70001abe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001ac0:	4a04      	ldr	r2, [pc, #16]	@ (70001ad4 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001ac2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001ac4:	6113      	str	r3, [r2, #16]
}
70001ac6:	bf00      	nop
70001ac8:	370c      	adds	r7, #12
70001aca:	46bd      	mov	sp, r7
70001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
70001ad0:	4770      	bx	lr
70001ad2:	bf00      	nop
70001ad4:	e000ed90 	.word	0xe000ed90

70001ad8 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
70001ad8:	b580      	push	{r7, lr}
70001ada:	b084      	sub	sp, #16
70001adc:	af00      	add	r7, sp, #0
70001ade:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
70001ae0:	687b      	ldr	r3, [r7, #4]
70001ae2:	2b00      	cmp	r3, #0
70001ae4:	d101      	bne.n	70001aea <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
70001ae6:	2301      	movs	r3, #1
70001ae8:	e020      	b.n	70001b2c <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
70001aea:	687b      	ldr	r3, [r7, #4]
70001aec:	791b      	ldrb	r3, [r3, #4]
70001aee:	b2db      	uxtb	r3, r3
70001af0:	2b00      	cmp	r3, #0
70001af2:	d102      	bne.n	70001afa <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70001af4:	6878      	ldr	r0, [r7, #4]
70001af6:	f7fe fee3 	bl	700008c0 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
70001afa:	687b      	ldr	r3, [r7, #4]
70001afc:	2203      	movs	r2, #3
70001afe:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70001b00:	2300      	movs	r3, #0
70001b02:	60fb      	str	r3, [r7, #12]
70001b04:	e008      	b.n	70001b18 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
70001b06:	687a      	ldr	r2, [r7, #4]
70001b08:	68fb      	ldr	r3, [r7, #12]
70001b0a:	4413      	add	r3, r2
70001b0c:	3305      	adds	r3, #5
70001b0e:	2200      	movs	r2, #0
70001b10:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70001b12:	68fb      	ldr	r3, [r7, #12]
70001b14:	3301      	adds	r3, #1
70001b16:	60fb      	str	r3, [r7, #12]
70001b18:	68fb      	ldr	r3, [r7, #12]
70001b1a:	2b00      	cmp	r3, #0
70001b1c:	d0f3      	beq.n	70001b06 <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
70001b1e:	687b      	ldr	r3, [r7, #4]
70001b20:	2200      	movs	r2, #0
70001b22:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70001b24:	687b      	ldr	r3, [r7, #4]
70001b26:	2201      	movs	r2, #1
70001b28:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70001b2a:	2300      	movs	r3, #0
}
70001b2c:	4618      	mov	r0, r3
70001b2e:	3710      	adds	r7, #16
70001b30:	46bd      	mov	sp, r7
70001b32:	bd80      	pop	{r7, pc}

70001b34 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70001b34:	b480      	push	{r7}
70001b36:	b085      	sub	sp, #20
70001b38:	af00      	add	r7, sp, #0
70001b3a:	6078      	str	r0, [r7, #4]
70001b3c:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
70001b3e:	687b      	ldr	r3, [r7, #4]
70001b40:	2b00      	cmp	r3, #0
70001b42:	d002      	beq.n	70001b4a <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70001b44:	683b      	ldr	r3, [r7, #0]
70001b46:	2b00      	cmp	r3, #0
70001b48:	d101      	bne.n	70001b4e <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
70001b4a:	2301      	movs	r3, #1
70001b4c:	e059      	b.n	70001c02 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
70001b4e:	687b      	ldr	r3, [r7, #4]
70001b50:	791b      	ldrb	r3, [r3, #4]
70001b52:	b2db      	uxtb	r3, r3
70001b54:	2b01      	cmp	r3, #1
70001b56:	d001      	beq.n	70001b5c <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
70001b58:	2301      	movs	r3, #1
70001b5a:	e052      	b.n	70001c02 <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
70001b5c:	683b      	ldr	r3, [r7, #0]
70001b5e:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
70001b60:	683b      	ldr	r3, [r7, #0]
70001b62:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001b64:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
70001b66:	683b      	ldr	r3, [r7, #0]
70001b68:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
70001b6a:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
70001b6c:	683b      	ldr	r3, [r7, #0]
70001b6e:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
70001b70:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
70001b72:	683b      	ldr	r3, [r7, #0]
70001b74:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
70001b76:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
70001b78:	683b      	ldr	r3, [r7, #0]
70001b7a:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
70001b7c:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
70001b7e:	683b      	ldr	r3, [r7, #0]
70001b80:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
70001b82:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70001b84:	683b      	ldr	r3, [r7, #0]
70001b86:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001b88:	4313      	orrs	r3, r2
70001b8a:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
70001b8c:	687b      	ldr	r3, [r7, #4]
70001b8e:	681b      	ldr	r3, [r3, #0]
70001b90:	68fa      	ldr	r2, [r7, #12]
70001b92:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
70001b96:	683b      	ldr	r3, [r7, #0]
70001b98:	695b      	ldr	r3, [r3, #20]
70001b9a:	2b10      	cmp	r3, #16
70001b9c:	d119      	bne.n	70001bd2 <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001b9e:	683b      	ldr	r3, [r7, #0]
70001ba0:	7edb      	ldrb	r3, [r3, #27]
70001ba2:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001ba4:	683b      	ldr	r3, [r7, #0]
70001ba6:	7e9b      	ldrb	r3, [r3, #26]
70001ba8:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001baa:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
70001bac:	683a      	ldr	r2, [r7, #0]
70001bae:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001bb0:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
70001bb2:	683b      	ldr	r3, [r7, #0]
70001bb4:	7e5b      	ldrb	r3, [r3, #25]
70001bb6:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001bb8:	4313      	orrs	r3, r2
70001bba:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
70001bbc:	687b      	ldr	r3, [r7, #4]
70001bbe:	681b      	ldr	r3, [r3, #0]
70001bc0:	68ba      	ldr	r2, [r7, #8]
70001bc2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
70001bc6:	687b      	ldr	r3, [r7, #4]
70001bc8:	681b      	ldr	r3, [r3, #0]
70001bca:	f04f 32ff 	mov.w	r2, #4294967295
70001bce:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
70001bd2:	687b      	ldr	r3, [r7, #4]
70001bd4:	681b      	ldr	r3, [r3, #0]
70001bd6:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
70001bda:	687b      	ldr	r3, [r7, #4]
70001bdc:	681b      	ldr	r3, [r3, #0]
70001bde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
70001be2:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
70001be6:	687b      	ldr	r3, [r7, #4]
70001be8:	681b      	ldr	r3, [r3, #0]
70001bea:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
70001bee:	687b      	ldr	r3, [r7, #4]
70001bf0:	681b      	ldr	r3, [r3, #0]
70001bf2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70001bf6:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
70001bfa:	687b      	ldr	r3, [r7, #4]
70001bfc:	2202      	movs	r2, #2
70001bfe:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70001c00:	2300      	movs	r3, #0
}
70001c02:	4618      	mov	r0, r3
70001c04:	3714      	adds	r7, #20
70001c06:	46bd      	mov	sp, r7
70001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c0c:	4770      	bx	lr

70001c0e <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001c0e:	b580      	push	{r7, lr}
70001c10:	b086      	sub	sp, #24
70001c12:	af00      	add	r7, sp, #0
70001c14:	60f8      	str	r0, [r7, #12]
70001c16:	60b9      	str	r1, [r7, #8]
70001c18:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
70001c1a:	68fb      	ldr	r3, [r7, #12]
70001c1c:	2b00      	cmp	r3, #0
70001c1e:	d002      	beq.n	70001c26 <HAL_DCMIPP_PIPE_SetConfig+0x18>
70001c20:	687b      	ldr	r3, [r7, #4]
70001c22:	2b00      	cmp	r3, #0
70001c24:	d101      	bne.n	70001c2a <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
70001c26:	2301      	movs	r3, #1
70001c28:	e026      	b.n	70001c78 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
70001c2a:	68fa      	ldr	r2, [r7, #12]
70001c2c:	68bb      	ldr	r3, [r7, #8]
70001c2e:	4413      	add	r3, r2
70001c30:	3305      	adds	r3, #5
70001c32:	781b      	ldrb	r3, [r3, #0]
70001c34:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
70001c36:	68fb      	ldr	r3, [r7, #12]
70001c38:	791b      	ldrb	r3, [r3, #4]
70001c3a:	b2db      	uxtb	r3, r3
70001c3c:	2b02      	cmp	r3, #2
70001c3e:	d11a      	bne.n	70001c76 <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
70001c40:	7dfb      	ldrb	r3, [r7, #23]
70001c42:	2b00      	cmp	r3, #0
70001c44:	d002      	beq.n	70001c4c <HAL_DCMIPP_PIPE_SetConfig+0x3e>
70001c46:	7dfb      	ldrb	r3, [r7, #23]
70001c48:	2b04      	cmp	r3, #4
70001c4a:	d112      	bne.n	70001c72 <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001c4c:	68fa      	ldr	r2, [r7, #12]
70001c4e:	68bb      	ldr	r3, [r7, #8]
70001c50:	4413      	add	r3, r2
70001c52:	3305      	adds	r3, #5
70001c54:	2202      	movs	r2, #2
70001c56:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
70001c58:	687a      	ldr	r2, [r7, #4]
70001c5a:	68b9      	ldr	r1, [r7, #8]
70001c5c:	68f8      	ldr	r0, [r7, #12]
70001c5e:	f000 f839 	bl	70001cd4 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
70001c62:	68fa      	ldr	r2, [r7, #12]
70001c64:	68bb      	ldr	r3, [r7, #8]
70001c66:	4413      	add	r3, r2
70001c68:	3305      	adds	r3, #5
70001c6a:	2201      	movs	r2, #1
70001c6c:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
70001c6e:	2300      	movs	r3, #0
70001c70:	e002      	b.n	70001c78 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
70001c72:	2301      	movs	r3, #1
70001c74:	e000      	b.n	70001c78 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
70001c76:	2301      	movs	r3, #1
}
70001c78:	4618      	mov	r0, r3
70001c7a:	3718      	adds	r7, #24
70001c7c:	46bd      	mov	sp, r7
70001c7e:	bd80      	pop	{r7, pc}

70001c80 <HAL_DCMIPP_PIPE_Start>:
  * @param  CaptureMode DCMIPP capture mode for the pipe can be a value from @ref DCMIPP_Capture_Mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_Start(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress,
                                        uint32_t CaptureMode)
{
70001c80:	b580      	push	{r7, lr}
70001c82:	b084      	sub	sp, #16
70001c84:	af00      	add	r7, sp, #0
70001c86:	60f8      	str	r0, [r7, #12]
70001c88:	60b9      	str	r1, [r7, #8]
70001c8a:	607a      	str	r2, [r7, #4]
70001c8c:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_CAPTURE_MODE(CaptureMode));

  /* Check pointer validity */
  if ((hdcmipp == NULL) || ((DstAddress & 0xFU) != 0U))
70001c8e:	68fb      	ldr	r3, [r7, #12]
70001c90:	2b00      	cmp	r3, #0
70001c92:	d004      	beq.n	70001c9e <HAL_DCMIPP_PIPE_Start+0x1e>
70001c94:	687b      	ldr	r3, [r7, #4]
70001c96:	f003 030f 	and.w	r3, r3, #15
70001c9a:	2b00      	cmp	r3, #0
70001c9c:	d001      	beq.n	70001ca2 <HAL_DCMIPP_PIPE_Start+0x22>
  {
    return HAL_ERROR;
70001c9e:	2301      	movs	r3, #1
70001ca0:	e014      	b.n	70001ccc <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Check DCMIPP pipe state */
  if (hdcmipp->PipeState[Pipe]  != HAL_DCMIPP_PIPE_STATE_READY)
70001ca2:	68fa      	ldr	r2, [r7, #12]
70001ca4:	68bb      	ldr	r3, [r7, #8]
70001ca6:	4413      	add	r3, r2
70001ca8:	3305      	adds	r3, #5
70001caa:	781b      	ldrb	r3, [r3, #0]
70001cac:	b2db      	uxtb	r3, r3
70001cae:	2b01      	cmp	r3, #1
70001cb0:	d001      	beq.n	70001cb6 <HAL_DCMIPP_PIPE_Start+0x36>
  {
    return HAL_ERROR;
70001cb2:	2301      	movs	r3, #1
70001cb4:	e00a      	b.n	70001ccc <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Set Capture Mode and Destination address for the selected pipe */
  DCMIPP_SetConfig(hdcmipp, Pipe, DstAddress, CaptureMode);
70001cb6:	683b      	ldr	r3, [r7, #0]
70001cb8:	687a      	ldr	r2, [r7, #4]
70001cba:	68b9      	ldr	r1, [r7, #8]
70001cbc:	68f8      	ldr	r0, [r7, #12]
70001cbe:	f000 f825 	bl	70001d0c <DCMIPP_SetConfig>

  /* Enable Capture for the selected Pipe */
  DCMIPP_EnableCapture(hdcmipp, Pipe);
70001cc2:	68b9      	ldr	r1, [r7, #8]
70001cc4:	68f8      	ldr	r0, [r7, #12]
70001cc6:	f000 f851 	bl	70001d6c <DCMIPP_EnableCapture>

  return HAL_OK;
70001cca:	2300      	movs	r3, #0
}
70001ccc:	4618      	mov	r0, r3
70001cce:	3710      	adds	r7, #16
70001cd0:	46bd      	mov	sp, r7
70001cd2:	bd80      	pop	{r7, pc}

70001cd4 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001cd4:	b480      	push	{r7}
70001cd6:	b085      	sub	sp, #20
70001cd8:	af00      	add	r7, sp, #0
70001cda:	60f8      	str	r0, [r7, #12]
70001cdc:	60b9      	str	r1, [r7, #8]
70001cde:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70001ce0:	68bb      	ldr	r3, [r7, #8]
70001ce2:	2b00      	cmp	r3, #0
70001ce4:	d10c      	bne.n	70001d00 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
70001ce6:	68fb      	ldr	r3, [r7, #12]
70001ce8:	681b      	ldr	r3, [r3, #0]
70001cea:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70001cee:	f023 0103 	bic.w	r1, r3, #3
70001cf2:	687b      	ldr	r3, [r7, #4]
70001cf4:	681a      	ldr	r2, [r3, #0]
70001cf6:	68fb      	ldr	r3, [r7, #12]
70001cf8:	681b      	ldr	r3, [r3, #0]
70001cfa:	430a      	orrs	r2, r1
70001cfc:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001d00:	bf00      	nop
70001d02:	3714      	adds	r7, #20
70001d04:	46bd      	mov	sp, r7
70001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
70001d0a:	4770      	bx	lr

70001d0c <DCMIPP_SetConfig>:
  * @param  DstAddress  Specifies the destination memory address for the captured data.
  * @param  CaptureMode Specifies the capture mode to be set for the pipe.
  * @retval None
  */
static void DCMIPP_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress, uint32_t CaptureMode)
{
70001d0c:	b480      	push	{r7}
70001d0e:	b085      	sub	sp, #20
70001d10:	af00      	add	r7, sp, #0
70001d12:	60f8      	str	r0, [r7, #12]
70001d14:	60b9      	str	r1, [r7, #8]
70001d16:	607a      	str	r2, [r7, #4]
70001d18:	603b      	str	r3, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001d1a:	68bb      	ldr	r3, [r7, #8]
70001d1c:	2b00      	cmp	r3, #0
70001d1e:	d11f      	bne.n	70001d60 <DCMIPP_SetConfig+0x54>
  {
    /* Update the DCMIPP pipe State */
    hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001d20:	68fa      	ldr	r2, [r7, #12]
70001d22:	68bb      	ldr	r3, [r7, #8]
70001d24:	4413      	add	r3, r2
70001d26:	3305      	adds	r3, #5
70001d28:	2202      	movs	r2, #2
70001d2a:	701a      	strb	r2, [r3, #0]

    /* Set the capture mode */
    hdcmipp->Instance->P0FCTCR |= CaptureMode;
70001d2c:	68fb      	ldr	r3, [r7, #12]
70001d2e:	681b      	ldr	r3, [r3, #0]
70001d30:	f8d3 1500 	ldr.w	r1, [r3, #1280]	@ 0x500
70001d34:	68fb      	ldr	r3, [r7, #12]
70001d36:	681b      	ldr	r3, [r3, #0]
70001d38:	683a      	ldr	r2, [r7, #0]
70001d3a:	430a      	orrs	r2, r1
70001d3c:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500

    /* Set the destination address */
    WRITE_REG(hdcmipp->Instance->P0PPM0AR1, DstAddress);
70001d40:	68fb      	ldr	r3, [r7, #12]
70001d42:	681b      	ldr	r3, [r3, #0]
70001d44:	687a      	ldr	r2, [r7, #4]
70001d46:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4

    /* Enable all required interrupts lines for the PIPE0 */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR |
70001d4a:	68fb      	ldr	r3, [r7, #12]
70001d4c:	681b      	ldr	r3, [r3, #0]
70001d4e:	f8d3 13f0 	ldr.w	r1, [r3, #1008]	@ 0x3f0
70001d52:	68fb      	ldr	r3, [r7, #12]
70001d54:	681a      	ldr	r2, [r3, #0]
70001d56:	f248 6320 	movw	r3, #34336	@ 0x8620
70001d5a:	430b      	orrs	r3, r1
70001d5c:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
                           DCMIPP_IT_AXI_TRANSFER_ERROR);
  }
}
70001d60:	bf00      	nop
70001d62:	3714      	adds	r7, #20
70001d64:	46bd      	mov	sp, r7
70001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
70001d6a:	4770      	bx	lr

70001d6c <DCMIPP_EnableCapture>:
  * @param  hdcmipp     Pointer to DCMIPP handle
  * @param  Pipe        Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
static void DCMIPP_EnableCapture(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
70001d6c:	b480      	push	{r7}
70001d6e:	b083      	sub	sp, #12
70001d70:	af00      	add	r7, sp, #0
70001d72:	6078      	str	r0, [r7, #4]
70001d74:	6039      	str	r1, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001d76:	683b      	ldr	r3, [r7, #0]
70001d78:	2b00      	cmp	r3, #0
70001d7a:	d113      	bne.n	70001da4 <DCMIPP_EnableCapture+0x38>
  {
    /* Activate the Pipe */
    SET_BIT(hdcmipp->Instance->P0FSCR, DCMIPP_P0FSCR_PIPEN);
70001d7c:	687b      	ldr	r3, [r7, #4]
70001d7e:	681b      	ldr	r3, [r3, #0]
70001d80:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
70001d84:	687b      	ldr	r3, [r7, #4]
70001d86:	681b      	ldr	r3, [r3, #0]
70001d88:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
70001d8c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

    /* Start the capture */
    SET_BIT(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_CPTREQ);
70001d90:	687b      	ldr	r3, [r7, #4]
70001d92:	681b      	ldr	r3, [r3, #0]
70001d94:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
70001d98:	687b      	ldr	r3, [r7, #4]
70001d9a:	681b      	ldr	r3, [r3, #0]
70001d9c:	f042 0208 	orr.w	r2, r2, #8
70001da0:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001da4:	bf00      	nop
70001da6:	370c      	adds	r7, #12
70001da8:	46bd      	mov	sp, r7
70001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
70001dae:	4770      	bx	lr

70001db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70001db0:	b480      	push	{r7}
70001db2:	b087      	sub	sp, #28
70001db4:	af00      	add	r7, sp, #0
70001db6:	6078      	str	r0, [r7, #4]
70001db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70001dba:	2300      	movs	r3, #0
70001dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001dbe:	e143      	b.n	70002048 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70001dc0:	683b      	ldr	r3, [r7, #0]
70001dc2:	681a      	ldr	r2, [r3, #0]
70001dc4:	2101      	movs	r1, #1
70001dc6:	697b      	ldr	r3, [r7, #20]
70001dc8:	fa01 f303 	lsl.w	r3, r1, r3
70001dcc:	4013      	ands	r3, r2
70001dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70001dd0:	68fb      	ldr	r3, [r7, #12]
70001dd2:	2b00      	cmp	r3, #0
70001dd4:	f000 8135 	beq.w	70002042 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70001dd8:	683b      	ldr	r3, [r7, #0]
70001dda:	685b      	ldr	r3, [r3, #4]
70001ddc:	f003 0303 	and.w	r3, r3, #3
70001de0:	2b01      	cmp	r3, #1
70001de2:	d005      	beq.n	70001df0 <HAL_GPIO_Init+0x40>
70001de4:	683b      	ldr	r3, [r7, #0]
70001de6:	685b      	ldr	r3, [r3, #4]
70001de8:	f003 0303 	and.w	r3, r3, #3
70001dec:	2b02      	cmp	r3, #2
70001dee:	d130      	bne.n	70001e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70001df0:	687b      	ldr	r3, [r7, #4]
70001df2:	689b      	ldr	r3, [r3, #8]
70001df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001df6:	697b      	ldr	r3, [r7, #20]
70001df8:	005b      	lsls	r3, r3, #1
70001dfa:	2203      	movs	r2, #3
70001dfc:	fa02 f303 	lsl.w	r3, r2, r3
70001e00:	43db      	mvns	r3, r3
70001e02:	693a      	ldr	r2, [r7, #16]
70001e04:	4013      	ands	r3, r2
70001e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001e08:	683b      	ldr	r3, [r7, #0]
70001e0a:	68da      	ldr	r2, [r3, #12]
70001e0c:	697b      	ldr	r3, [r7, #20]
70001e0e:	005b      	lsls	r3, r3, #1
70001e10:	fa02 f303 	lsl.w	r3, r2, r3
70001e14:	693a      	ldr	r2, [r7, #16]
70001e16:	4313      	orrs	r3, r2
70001e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70001e1a:	687b      	ldr	r3, [r7, #4]
70001e1c:	693a      	ldr	r2, [r7, #16]
70001e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70001e20:	687b      	ldr	r3, [r7, #4]
70001e22:	685b      	ldr	r3, [r3, #4]
70001e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70001e26:	2201      	movs	r2, #1
70001e28:	697b      	ldr	r3, [r7, #20]
70001e2a:	fa02 f303 	lsl.w	r3, r2, r3
70001e2e:	43db      	mvns	r3, r3
70001e30:	693a      	ldr	r2, [r7, #16]
70001e32:	4013      	ands	r3, r2
70001e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70001e36:	683b      	ldr	r3, [r7, #0]
70001e38:	685b      	ldr	r3, [r3, #4]
70001e3a:	091b      	lsrs	r3, r3, #4
70001e3c:	f003 0201 	and.w	r2, r3, #1
70001e40:	697b      	ldr	r3, [r7, #20]
70001e42:	fa02 f303 	lsl.w	r3, r2, r3
70001e46:	693a      	ldr	r2, [r7, #16]
70001e48:	4313      	orrs	r3, r2
70001e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70001e4c:	687b      	ldr	r3, [r7, #4]
70001e4e:	693a      	ldr	r2, [r7, #16]
70001e50:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001e52:	683b      	ldr	r3, [r7, #0]
70001e54:	685b      	ldr	r3, [r3, #4]
70001e56:	f003 0303 	and.w	r3, r3, #3
70001e5a:	2b03      	cmp	r3, #3
70001e5c:	d109      	bne.n	70001e72 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001e5e:	683b      	ldr	r3, [r7, #0]
70001e60:	685b      	ldr	r3, [r3, #4]
70001e62:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001e66:	2b03      	cmp	r3, #3
70001e68:	d11b      	bne.n	70001ea2 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001e6a:	683b      	ldr	r3, [r7, #0]
70001e6c:	689b      	ldr	r3, [r3, #8]
70001e6e:	2b01      	cmp	r3, #1
70001e70:	d017      	beq.n	70001ea2 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70001e72:	687b      	ldr	r3, [r7, #4]
70001e74:	68db      	ldr	r3, [r3, #12]
70001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70001e78:	697b      	ldr	r3, [r7, #20]
70001e7a:	005b      	lsls	r3, r3, #1
70001e7c:	2203      	movs	r2, #3
70001e7e:	fa02 f303 	lsl.w	r3, r2, r3
70001e82:	43db      	mvns	r3, r3
70001e84:	693a      	ldr	r2, [r7, #16]
70001e86:	4013      	ands	r3, r2
70001e88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70001e8a:	683b      	ldr	r3, [r7, #0]
70001e8c:	689a      	ldr	r2, [r3, #8]
70001e8e:	697b      	ldr	r3, [r7, #20]
70001e90:	005b      	lsls	r3, r3, #1
70001e92:	fa02 f303 	lsl.w	r3, r2, r3
70001e96:	693a      	ldr	r2, [r7, #16]
70001e98:	4313      	orrs	r3, r2
70001e9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70001e9c:	687b      	ldr	r3, [r7, #4]
70001e9e:	693a      	ldr	r2, [r7, #16]
70001ea0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70001ea2:	683b      	ldr	r3, [r7, #0]
70001ea4:	685b      	ldr	r3, [r3, #4]
70001ea6:	f003 0303 	and.w	r3, r3, #3
70001eaa:	2b02      	cmp	r3, #2
70001eac:	d123      	bne.n	70001ef6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70001eae:	697b      	ldr	r3, [r7, #20]
70001eb0:	08da      	lsrs	r2, r3, #3
70001eb2:	687b      	ldr	r3, [r7, #4]
70001eb4:	3208      	adds	r2, #8
70001eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001eba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001ebc:	697b      	ldr	r3, [r7, #20]
70001ebe:	f003 0307 	and.w	r3, r3, #7
70001ec2:	009b      	lsls	r3, r3, #2
70001ec4:	220f      	movs	r2, #15
70001ec6:	fa02 f303 	lsl.w	r3, r2, r3
70001eca:	43db      	mvns	r3, r3
70001ecc:	693a      	ldr	r2, [r7, #16]
70001ece:	4013      	ands	r3, r2
70001ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001ed2:	683b      	ldr	r3, [r7, #0]
70001ed4:	691a      	ldr	r2, [r3, #16]
70001ed6:	697b      	ldr	r3, [r7, #20]
70001ed8:	f003 0307 	and.w	r3, r3, #7
70001edc:	009b      	lsls	r3, r3, #2
70001ede:	fa02 f303 	lsl.w	r3, r2, r3
70001ee2:	693a      	ldr	r2, [r7, #16]
70001ee4:	4313      	orrs	r3, r2
70001ee6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70001ee8:	697b      	ldr	r3, [r7, #20]
70001eea:	08da      	lsrs	r2, r3, #3
70001eec:	687b      	ldr	r3, [r7, #4]
70001eee:	3208      	adds	r2, #8
70001ef0:	6939      	ldr	r1, [r7, #16]
70001ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70001ef6:	687b      	ldr	r3, [r7, #4]
70001ef8:	681b      	ldr	r3, [r3, #0]
70001efa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70001efc:	697b      	ldr	r3, [r7, #20]
70001efe:	005b      	lsls	r3, r3, #1
70001f00:	2203      	movs	r2, #3
70001f02:	fa02 f303 	lsl.w	r3, r2, r3
70001f06:	43db      	mvns	r3, r3
70001f08:	693a      	ldr	r2, [r7, #16]
70001f0a:	4013      	ands	r3, r2
70001f0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70001f0e:	683b      	ldr	r3, [r7, #0]
70001f10:	685b      	ldr	r3, [r3, #4]
70001f12:	f003 0203 	and.w	r2, r3, #3
70001f16:	697b      	ldr	r3, [r7, #20]
70001f18:	005b      	lsls	r3, r3, #1
70001f1a:	fa02 f303 	lsl.w	r3, r2, r3
70001f1e:	693a      	ldr	r2, [r7, #16]
70001f20:	4313      	orrs	r3, r2
70001f22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70001f24:	687b      	ldr	r3, [r7, #4]
70001f26:	693a      	ldr	r2, [r7, #16]
70001f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
70001f2a:	683b      	ldr	r3, [r7, #0]
70001f2c:	685b      	ldr	r3, [r3, #4]
70001f2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70001f32:	2b00      	cmp	r3, #0
70001f34:	f000 8085 	beq.w	70002042 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70001f38:	4a4b      	ldr	r2, [pc, #300]	@ (70002068 <HAL_GPIO_Init+0x2b8>)
70001f3a:	697b      	ldr	r3, [r7, #20]
70001f3c:	089b      	lsrs	r3, r3, #2
70001f3e:	334c      	adds	r3, #76	@ 0x4c
70001f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70001f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001f46:	697b      	ldr	r3, [r7, #20]
70001f48:	f003 0303 	and.w	r3, r3, #3
70001f4c:	009b      	lsls	r3, r3, #2
70001f4e:	220f      	movs	r2, #15
70001f50:	fa02 f303 	lsl.w	r3, r2, r3
70001f54:	43db      	mvns	r3, r3
70001f56:	693a      	ldr	r2, [r7, #16]
70001f58:	4013      	ands	r3, r2
70001f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001f5c:	687b      	ldr	r3, [r7, #4]
70001f5e:	0a9a      	lsrs	r2, r3, #10
70001f60:	4b42      	ldr	r3, [pc, #264]	@ (7000206c <HAL_GPIO_Init+0x2bc>)
70001f62:	4013      	ands	r3, r2
70001f64:	697a      	ldr	r2, [r7, #20]
70001f66:	f002 0203 	and.w	r2, r2, #3
70001f6a:	0092      	lsls	r2, r2, #2
70001f6c:	4093      	lsls	r3, r2
70001f6e:	693a      	ldr	r2, [r7, #16]
70001f70:	4313      	orrs	r3, r2
70001f72:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70001f74:	493c      	ldr	r1, [pc, #240]	@ (70002068 <HAL_GPIO_Init+0x2b8>)
70001f76:	697b      	ldr	r3, [r7, #20]
70001f78:	089b      	lsrs	r3, r3, #2
70001f7a:	334c      	adds	r3, #76	@ 0x4c
70001f7c:	693a      	ldr	r2, [r7, #16]
70001f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
70001f82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001f86:	681b      	ldr	r3, [r3, #0]
70001f88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001f8a:	68fb      	ldr	r3, [r7, #12]
70001f8c:	43db      	mvns	r3, r3
70001f8e:	693a      	ldr	r2, [r7, #16]
70001f90:	4013      	ands	r3, r2
70001f92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70001f94:	683b      	ldr	r3, [r7, #0]
70001f96:	685b      	ldr	r3, [r3, #4]
70001f98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70001f9c:	2b00      	cmp	r3, #0
70001f9e:	d003      	beq.n	70001fa8 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70001fa0:	693a      	ldr	r2, [r7, #16]
70001fa2:	68fb      	ldr	r3, [r7, #12]
70001fa4:	4313      	orrs	r3, r2
70001fa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70001fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001fac:	693b      	ldr	r3, [r7, #16]
70001fae:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70001fb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001fb4:	685b      	ldr	r3, [r3, #4]
70001fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001fb8:	68fb      	ldr	r3, [r7, #12]
70001fba:	43db      	mvns	r3, r3
70001fbc:	693a      	ldr	r2, [r7, #16]
70001fbe:	4013      	ands	r3, r2
70001fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
70001fc2:	683b      	ldr	r3, [r7, #0]
70001fc4:	685b      	ldr	r3, [r3, #4]
70001fc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70001fca:	2b00      	cmp	r3, #0
70001fcc:	d003      	beq.n	70001fd6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70001fce:	693a      	ldr	r2, [r7, #16]
70001fd0:	68fb      	ldr	r3, [r7, #12]
70001fd2:	4313      	orrs	r3, r2
70001fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70001fd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001fda:	693b      	ldr	r3, [r7, #16]
70001fdc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70001fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001fe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70001fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001fe8:	68fb      	ldr	r3, [r7, #12]
70001fea:	43db      	mvns	r3, r3
70001fec:	693a      	ldr	r2, [r7, #16]
70001fee:	4013      	ands	r3, r2
70001ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70001ff2:	683b      	ldr	r3, [r7, #0]
70001ff4:	685b      	ldr	r3, [r3, #4]
70001ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001ffa:	2b00      	cmp	r3, #0
70001ffc:	d003      	beq.n	70002006 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70001ffe:	693a      	ldr	r2, [r7, #16]
70002000:	68fb      	ldr	r3, [r7, #12]
70002002:	4313      	orrs	r3, r2
70002004:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70002006:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000200a:	693b      	ldr	r3, [r7, #16]
7000200c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70002010:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70002014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70002018:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
7000201a:	68fb      	ldr	r3, [r7, #12]
7000201c:	43db      	mvns	r3, r3
7000201e:	693a      	ldr	r2, [r7, #16]
70002020:	4013      	ands	r3, r2
70002022:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70002024:	683b      	ldr	r3, [r7, #0]
70002026:	685b      	ldr	r3, [r3, #4]
70002028:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000202c:	2b00      	cmp	r3, #0
7000202e:	d003      	beq.n	70002038 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70002030:	693a      	ldr	r2, [r7, #16]
70002032:	68fb      	ldr	r3, [r7, #12]
70002034:	4313      	orrs	r3, r2
70002036:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70002038:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000203c:	693b      	ldr	r3, [r7, #16]
7000203e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70002042:	697b      	ldr	r3, [r7, #20]
70002044:	3301      	adds	r3, #1
70002046:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70002048:	683b      	ldr	r3, [r7, #0]
7000204a:	681a      	ldr	r2, [r3, #0]
7000204c:	697b      	ldr	r3, [r7, #20]
7000204e:	fa22 f303 	lsr.w	r3, r2, r3
70002052:	2b00      	cmp	r3, #0
70002054:	f47f aeb4 	bne.w	70001dc0 <HAL_GPIO_Init+0x10>
  }
}
70002058:	bf00      	nop
7000205a:	bf00      	nop
7000205c:	371c      	adds	r7, #28
7000205e:	46bd      	mov	sp, r7
70002060:	f85d 7b04 	ldr.w	r7, [sp], #4
70002064:	4770      	bx	lr
70002066:	bf00      	nop
70002068:	58000400 	.word	0x58000400
7000206c:	0029ff7f 	.word	0x0029ff7f

70002070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
70002070:	b480      	push	{r7}
70002072:	b083      	sub	sp, #12
70002074:	af00      	add	r7, sp, #0
70002076:	6078      	str	r0, [r7, #4]
70002078:	460b      	mov	r3, r1
7000207a:	807b      	strh	r3, [r7, #2]
7000207c:	4613      	mov	r3, r2
7000207e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
70002080:	787b      	ldrb	r3, [r7, #1]
70002082:	2b00      	cmp	r3, #0
70002084:	d003      	beq.n	7000208e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
70002086:	887a      	ldrh	r2, [r7, #2]
70002088:	687b      	ldr	r3, [r7, #4]
7000208a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
7000208c:	e002      	b.n	70002094 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
7000208e:	887a      	ldrh	r2, [r7, #2]
70002090:	687b      	ldr	r3, [r7, #4]
70002092:	629a      	str	r2, [r3, #40]	@ 0x28
}
70002094:	bf00      	nop
70002096:	370c      	adds	r7, #12
70002098:	46bd      	mov	sp, r7
7000209a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000209e:	4770      	bx	lr

700020a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
700020a0:	b580      	push	{r7, lr}
700020a2:	b086      	sub	sp, #24
700020a4:	af02      	add	r7, sp, #8
700020a6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
700020a8:	687b      	ldr	r3, [r7, #4]
700020aa:	2b00      	cmp	r3, #0
700020ac:	d101      	bne.n	700020b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
700020ae:	2301      	movs	r3, #1
700020b0:	e108      	b.n	700022c4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
700020b2:	687b      	ldr	r3, [r7, #4]
700020b4:	681b      	ldr	r3, [r3, #0]
700020b6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
700020b8:	687b      	ldr	r3, [r7, #4]
700020ba:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
700020be:	b2db      	uxtb	r3, r3
700020c0:	2b00      	cmp	r3, #0
700020c2:	d106      	bne.n	700020d2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
700020c4:	687b      	ldr	r3, [r7, #4]
700020c6:	2200      	movs	r2, #0
700020c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
700020cc:	6878      	ldr	r0, [r7, #4]
700020ce:	f006 fa37 	bl	70008540 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
700020d2:	687b      	ldr	r3, [r7, #4]
700020d4:	2203      	movs	r2, #3
700020d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
700020da:	68bb      	ldr	r3, [r7, #8]
700020dc:	4a7b      	ldr	r2, [pc, #492]	@ (700022cc <HAL_PCD_Init+0x22c>)
700020de:	4293      	cmp	r3, r2
700020e0:	d102      	bne.n	700020e8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
700020e2:	687b      	ldr	r3, [r7, #4]
700020e4:	2200      	movs	r2, #0
700020e6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
700020e8:	687b      	ldr	r3, [r7, #4]
700020ea:	681b      	ldr	r3, [r3, #0]
700020ec:	4618      	mov	r0, r3
700020ee:	f003 fbea 	bl	700058c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
700020f2:	687b      	ldr	r3, [r7, #4]
700020f4:	6818      	ldr	r0, [r3, #0]
700020f6:	687b      	ldr	r3, [r7, #4]
700020f8:	7c1a      	ldrb	r2, [r3, #16]
700020fa:	f88d 2000 	strb.w	r2, [sp]
700020fe:	3304      	adds	r3, #4
70002100:	cb0e      	ldmia	r3, {r1, r2, r3}
70002102:	f003 fadb 	bl	700056bc <USB_CoreInit>
70002106:	4603      	mov	r3, r0
70002108:	2b00      	cmp	r3, #0
7000210a:	d005      	beq.n	70002118 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
7000210c:	687b      	ldr	r3, [r7, #4]
7000210e:	2202      	movs	r2, #2
70002110:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70002114:	2301      	movs	r3, #1
70002116:	e0d5      	b.n	700022c4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
70002118:	687b      	ldr	r3, [r7, #4]
7000211a:	681b      	ldr	r3, [r3, #0]
7000211c:	2100      	movs	r1, #0
7000211e:	4618      	mov	r0, r3
70002120:	f003 fbe2 	bl	700058e8 <USB_SetCurrentMode>
70002124:	4603      	mov	r3, r0
70002126:	2b00      	cmp	r3, #0
70002128:	d005      	beq.n	70002136 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
7000212a:	687b      	ldr	r3, [r7, #4]
7000212c:	2202      	movs	r2, #2
7000212e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70002132:	2301      	movs	r3, #1
70002134:	e0c6      	b.n	700022c4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70002136:	2300      	movs	r3, #0
70002138:	73fb      	strb	r3, [r7, #15]
7000213a:	e04a      	b.n	700021d2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
7000213c:	7bfa      	ldrb	r2, [r7, #15]
7000213e:	6879      	ldr	r1, [r7, #4]
70002140:	4613      	mov	r3, r2
70002142:	00db      	lsls	r3, r3, #3
70002144:	4413      	add	r3, r2
70002146:	009b      	lsls	r3, r3, #2
70002148:	440b      	add	r3, r1
7000214a:	3315      	adds	r3, #21
7000214c:	2201      	movs	r2, #1
7000214e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
70002150:	7bfa      	ldrb	r2, [r7, #15]
70002152:	6879      	ldr	r1, [r7, #4]
70002154:	4613      	mov	r3, r2
70002156:	00db      	lsls	r3, r3, #3
70002158:	4413      	add	r3, r2
7000215a:	009b      	lsls	r3, r3, #2
7000215c:	440b      	add	r3, r1
7000215e:	3314      	adds	r3, #20
70002160:	7bfa      	ldrb	r2, [r7, #15]
70002162:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
70002164:	7bfa      	ldrb	r2, [r7, #15]
70002166:	7bfb      	ldrb	r3, [r7, #15]
70002168:	b298      	uxth	r0, r3
7000216a:	6879      	ldr	r1, [r7, #4]
7000216c:	4613      	mov	r3, r2
7000216e:	00db      	lsls	r3, r3, #3
70002170:	4413      	add	r3, r2
70002172:	009b      	lsls	r3, r3, #2
70002174:	440b      	add	r3, r1
70002176:	332e      	adds	r3, #46	@ 0x2e
70002178:	4602      	mov	r2, r0
7000217a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
7000217c:	7bfa      	ldrb	r2, [r7, #15]
7000217e:	6879      	ldr	r1, [r7, #4]
70002180:	4613      	mov	r3, r2
70002182:	00db      	lsls	r3, r3, #3
70002184:	4413      	add	r3, r2
70002186:	009b      	lsls	r3, r3, #2
70002188:	440b      	add	r3, r1
7000218a:	3318      	adds	r3, #24
7000218c:	2200      	movs	r2, #0
7000218e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
70002190:	7bfa      	ldrb	r2, [r7, #15]
70002192:	6879      	ldr	r1, [r7, #4]
70002194:	4613      	mov	r3, r2
70002196:	00db      	lsls	r3, r3, #3
70002198:	4413      	add	r3, r2
7000219a:	009b      	lsls	r3, r3, #2
7000219c:	440b      	add	r3, r1
7000219e:	331c      	adds	r3, #28
700021a0:	2200      	movs	r2, #0
700021a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
700021a4:	7bfa      	ldrb	r2, [r7, #15]
700021a6:	6879      	ldr	r1, [r7, #4]
700021a8:	4613      	mov	r3, r2
700021aa:	00db      	lsls	r3, r3, #3
700021ac:	4413      	add	r3, r2
700021ae:	009b      	lsls	r3, r3, #2
700021b0:	440b      	add	r3, r1
700021b2:	3320      	adds	r3, #32
700021b4:	2200      	movs	r2, #0
700021b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
700021b8:	7bfa      	ldrb	r2, [r7, #15]
700021ba:	6879      	ldr	r1, [r7, #4]
700021bc:	4613      	mov	r3, r2
700021be:	00db      	lsls	r3, r3, #3
700021c0:	4413      	add	r3, r2
700021c2:	009b      	lsls	r3, r3, #2
700021c4:	440b      	add	r3, r1
700021c6:	3324      	adds	r3, #36	@ 0x24
700021c8:	2200      	movs	r2, #0
700021ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700021cc:	7bfb      	ldrb	r3, [r7, #15]
700021ce:	3301      	adds	r3, #1
700021d0:	73fb      	strb	r3, [r7, #15]
700021d2:	687b      	ldr	r3, [r7, #4]
700021d4:	791b      	ldrb	r3, [r3, #4]
700021d6:	7bfa      	ldrb	r2, [r7, #15]
700021d8:	429a      	cmp	r2, r3
700021da:	d3af      	bcc.n	7000213c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700021dc:	2300      	movs	r3, #0
700021de:	73fb      	strb	r3, [r7, #15]
700021e0:	e044      	b.n	7000226c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
700021e2:	7bfa      	ldrb	r2, [r7, #15]
700021e4:	6879      	ldr	r1, [r7, #4]
700021e6:	4613      	mov	r3, r2
700021e8:	00db      	lsls	r3, r3, #3
700021ea:	4413      	add	r3, r2
700021ec:	009b      	lsls	r3, r3, #2
700021ee:	440b      	add	r3, r1
700021f0:	f203 2355 	addw	r3, r3, #597	@ 0x255
700021f4:	2200      	movs	r2, #0
700021f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
700021f8:	7bfa      	ldrb	r2, [r7, #15]
700021fa:	6879      	ldr	r1, [r7, #4]
700021fc:	4613      	mov	r3, r2
700021fe:	00db      	lsls	r3, r3, #3
70002200:	4413      	add	r3, r2
70002202:	009b      	lsls	r3, r3, #2
70002204:	440b      	add	r3, r1
70002206:	f503 7315 	add.w	r3, r3, #596	@ 0x254
7000220a:	7bfa      	ldrb	r2, [r7, #15]
7000220c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
7000220e:	7bfa      	ldrb	r2, [r7, #15]
70002210:	6879      	ldr	r1, [r7, #4]
70002212:	4613      	mov	r3, r2
70002214:	00db      	lsls	r3, r3, #3
70002216:	4413      	add	r3, r2
70002218:	009b      	lsls	r3, r3, #2
7000221a:	440b      	add	r3, r1
7000221c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
70002220:	2200      	movs	r2, #0
70002222:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
70002224:	7bfa      	ldrb	r2, [r7, #15]
70002226:	6879      	ldr	r1, [r7, #4]
70002228:	4613      	mov	r3, r2
7000222a:	00db      	lsls	r3, r3, #3
7000222c:	4413      	add	r3, r2
7000222e:	009b      	lsls	r3, r3, #2
70002230:	440b      	add	r3, r1
70002232:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
70002236:	2200      	movs	r2, #0
70002238:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
7000223a:	7bfa      	ldrb	r2, [r7, #15]
7000223c:	6879      	ldr	r1, [r7, #4]
7000223e:	4613      	mov	r3, r2
70002240:	00db      	lsls	r3, r3, #3
70002242:	4413      	add	r3, r2
70002244:	009b      	lsls	r3, r3, #2
70002246:	440b      	add	r3, r1
70002248:	f503 7318 	add.w	r3, r3, #608	@ 0x260
7000224c:	2200      	movs	r2, #0
7000224e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
70002250:	7bfa      	ldrb	r2, [r7, #15]
70002252:	6879      	ldr	r1, [r7, #4]
70002254:	4613      	mov	r3, r2
70002256:	00db      	lsls	r3, r3, #3
70002258:	4413      	add	r3, r2
7000225a:	009b      	lsls	r3, r3, #2
7000225c:	440b      	add	r3, r1
7000225e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70002262:	2200      	movs	r2, #0
70002264:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70002266:	7bfb      	ldrb	r3, [r7, #15]
70002268:	3301      	adds	r3, #1
7000226a:	73fb      	strb	r3, [r7, #15]
7000226c:	687b      	ldr	r3, [r7, #4]
7000226e:	791b      	ldrb	r3, [r3, #4]
70002270:	7bfa      	ldrb	r2, [r7, #15]
70002272:	429a      	cmp	r2, r3
70002274:	d3b5      	bcc.n	700021e2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
70002276:	687b      	ldr	r3, [r7, #4]
70002278:	6818      	ldr	r0, [r3, #0]
7000227a:	687b      	ldr	r3, [r7, #4]
7000227c:	7c1a      	ldrb	r2, [r3, #16]
7000227e:	f88d 2000 	strb.w	r2, [sp]
70002282:	3304      	adds	r3, #4
70002284:	cb0e      	ldmia	r3, {r1, r2, r3}
70002286:	f003 fb7b 	bl	70005980 <USB_DevInit>
7000228a:	4603      	mov	r3, r0
7000228c:	2b00      	cmp	r3, #0
7000228e:	d005      	beq.n	7000229c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
70002290:	687b      	ldr	r3, [r7, #4]
70002292:	2202      	movs	r2, #2
70002294:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
70002298:	2301      	movs	r3, #1
7000229a:	e013      	b.n	700022c4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
7000229c:	687b      	ldr	r3, [r7, #4]
7000229e:	2200      	movs	r2, #0
700022a0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
700022a2:	687b      	ldr	r3, [r7, #4]
700022a4:	2201      	movs	r2, #1
700022a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
700022aa:	687b      	ldr	r3, [r7, #4]
700022ac:	7b1b      	ldrb	r3, [r3, #12]
700022ae:	2b01      	cmp	r3, #1
700022b0:	d102      	bne.n	700022b8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
700022b2:	6878      	ldr	r0, [r7, #4]
700022b4:	f001 f958 	bl	70003568 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
700022b8:	687b      	ldr	r3, [r7, #4]
700022ba:	681b      	ldr	r3, [r3, #0]
700022bc:	4618      	mov	r0, r3
700022be:	f004 fbfe 	bl	70006abe <USB_DevDisconnect>

  return HAL_OK;
700022c2:	2300      	movs	r3, #0
}
700022c4:	4618      	mov	r0, r3
700022c6:	3710      	adds	r7, #16
700022c8:	46bd      	mov	sp, r7
700022ca:	bd80      	pop	{r7, pc}
700022cc:	40080000 	.word	0x40080000

700022d0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
700022d0:	b580      	push	{r7, lr}
700022d2:	b084      	sub	sp, #16
700022d4:	af00      	add	r7, sp, #0
700022d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
700022d8:	687b      	ldr	r3, [r7, #4]
700022da:	681b      	ldr	r3, [r3, #0]
700022dc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
700022de:	687b      	ldr	r3, [r7, #4]
700022e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
700022e4:	2b01      	cmp	r3, #1
700022e6:	d101      	bne.n	700022ec <HAL_PCD_Start+0x1c>
700022e8:	2302      	movs	r3, #2
700022ea:	e022      	b.n	70002332 <HAL_PCD_Start+0x62>
700022ec:	687b      	ldr	r3, [r7, #4]
700022ee:	2201      	movs	r2, #1
700022f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
700022f4:	68fb      	ldr	r3, [r7, #12]
700022f6:	68db      	ldr	r3, [r3, #12]
700022f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700022fc:	2b00      	cmp	r3, #0
700022fe:	d009      	beq.n	70002314 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
70002300:	687b      	ldr	r3, [r7, #4]
70002302:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002304:	2b01      	cmp	r3, #1
70002306:	d105      	bne.n	70002314 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70002308:	68fb      	ldr	r3, [r7, #12]
7000230a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000230c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
70002310:	68fb      	ldr	r3, [r7, #12]
70002312:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
70002314:	687b      	ldr	r3, [r7, #4]
70002316:	681b      	ldr	r3, [r3, #0]
70002318:	4618      	mov	r0, r3
7000231a:	f003 fac3 	bl	700058a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
7000231e:	687b      	ldr	r3, [r7, #4]
70002320:	681b      	ldr	r3, [r3, #0]
70002322:	4618      	mov	r0, r3
70002324:	f004 fbaa 	bl	70006a7c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
70002328:	687b      	ldr	r3, [r7, #4]
7000232a:	2200      	movs	r2, #0
7000232c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002330:	2300      	movs	r3, #0
}
70002332:	4618      	mov	r0, r3
70002334:	3710      	adds	r7, #16
70002336:	46bd      	mov	sp, r7
70002338:	bd80      	pop	{r7, pc}

7000233a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
7000233a:	b590      	push	{r4, r7, lr}
7000233c:	b08d      	sub	sp, #52	@ 0x34
7000233e:	af00      	add	r7, sp, #0
70002340:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002342:	687b      	ldr	r3, [r7, #4]
70002344:	681b      	ldr	r3, [r3, #0]
70002346:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002348:	6a3b      	ldr	r3, [r7, #32]
7000234a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
7000234c:	687b      	ldr	r3, [r7, #4]
7000234e:	681b      	ldr	r3, [r3, #0]
70002350:	4618      	mov	r0, r3
70002352:	f004 fc68 	bl	70006c26 <USB_GetMode>
70002356:	4603      	mov	r3, r0
70002358:	2b00      	cmp	r3, #0
7000235a:	f040 84b9 	bne.w	70002cd0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
7000235e:	687b      	ldr	r3, [r7, #4]
70002360:	681b      	ldr	r3, [r3, #0]
70002362:	4618      	mov	r0, r3
70002364:	f004 fbcc 	bl	70006b00 <USB_ReadInterrupts>
70002368:	4603      	mov	r3, r0
7000236a:	2b00      	cmp	r3, #0
7000236c:	f000 84af 	beq.w	70002cce <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
70002370:	69fb      	ldr	r3, [r7, #28]
70002372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002376:	689b      	ldr	r3, [r3, #8]
70002378:	0a1b      	lsrs	r3, r3, #8
7000237a:	f3c3 020d 	ubfx	r2, r3, #0, #14
7000237e:	687b      	ldr	r3, [r7, #4]
70002380:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
70002384:	687b      	ldr	r3, [r7, #4]
70002386:	681b      	ldr	r3, [r3, #0]
70002388:	4618      	mov	r0, r3
7000238a:	f004 fbb9 	bl	70006b00 <USB_ReadInterrupts>
7000238e:	4603      	mov	r3, r0
70002390:	f003 0302 	and.w	r3, r3, #2
70002394:	2b02      	cmp	r3, #2
70002396:	d107      	bne.n	700023a8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
70002398:	687b      	ldr	r3, [r7, #4]
7000239a:	681b      	ldr	r3, [r3, #0]
7000239c:	695a      	ldr	r2, [r3, #20]
7000239e:	687b      	ldr	r3, [r7, #4]
700023a0:	681b      	ldr	r3, [r3, #0]
700023a2:	f002 0202 	and.w	r2, r2, #2
700023a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
700023a8:	687b      	ldr	r3, [r7, #4]
700023aa:	681b      	ldr	r3, [r3, #0]
700023ac:	4618      	mov	r0, r3
700023ae:	f004 fba7 	bl	70006b00 <USB_ReadInterrupts>
700023b2:	4603      	mov	r3, r0
700023b4:	f003 0310 	and.w	r3, r3, #16
700023b8:	2b10      	cmp	r3, #16
700023ba:	d161      	bne.n	70002480 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
700023bc:	687b      	ldr	r3, [r7, #4]
700023be:	681b      	ldr	r3, [r3, #0]
700023c0:	699a      	ldr	r2, [r3, #24]
700023c2:	687b      	ldr	r3, [r7, #4]
700023c4:	681b      	ldr	r3, [r3, #0]
700023c6:	f022 0210 	bic.w	r2, r2, #16
700023ca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
700023cc:	6a3b      	ldr	r3, [r7, #32]
700023ce:	6a1b      	ldr	r3, [r3, #32]
700023d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
700023d2:	69bb      	ldr	r3, [r7, #24]
700023d4:	f003 020f 	and.w	r2, r3, #15
700023d8:	4613      	mov	r3, r2
700023da:	00db      	lsls	r3, r3, #3
700023dc:	4413      	add	r3, r2
700023de:	009b      	lsls	r3, r3, #2
700023e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
700023e4:	687a      	ldr	r2, [r7, #4]
700023e6:	4413      	add	r3, r2
700023e8:	3304      	adds	r3, #4
700023ea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
700023ec:	69bb      	ldr	r3, [r7, #24]
700023ee:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
700023f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700023f6:	d124      	bne.n	70002442 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
700023f8:	69ba      	ldr	r2, [r7, #24]
700023fa:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
700023fe:	4013      	ands	r3, r2
70002400:	2b00      	cmp	r3, #0
70002402:	d035      	beq.n	70002470 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
70002404:	697b      	ldr	r3, [r7, #20]
70002406:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
70002408:	69bb      	ldr	r3, [r7, #24]
7000240a:	091b      	lsrs	r3, r3, #4
7000240c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
7000240e:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002412:	b29b      	uxth	r3, r3
70002414:	461a      	mov	r2, r3
70002416:	6a38      	ldr	r0, [r7, #32]
70002418:	f004 f9de 	bl	700067d8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000241c:	697b      	ldr	r3, [r7, #20]
7000241e:	68da      	ldr	r2, [r3, #12]
70002420:	69bb      	ldr	r3, [r7, #24]
70002422:	091b      	lsrs	r3, r3, #4
70002424:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002428:	441a      	add	r2, r3
7000242a:	697b      	ldr	r3, [r7, #20]
7000242c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000242e:	697b      	ldr	r3, [r7, #20]
70002430:	695a      	ldr	r2, [r3, #20]
70002432:	69bb      	ldr	r3, [r7, #24]
70002434:	091b      	lsrs	r3, r3, #4
70002436:	f3c3 030a 	ubfx	r3, r3, #0, #11
7000243a:	441a      	add	r2, r3
7000243c:	697b      	ldr	r3, [r7, #20]
7000243e:	615a      	str	r2, [r3, #20]
70002440:	e016      	b.n	70002470 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
70002442:	69bb      	ldr	r3, [r7, #24]
70002444:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
70002448:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
7000244c:	d110      	bne.n	70002470 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
7000244e:	687b      	ldr	r3, [r7, #4]
70002450:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002454:	2208      	movs	r2, #8
70002456:	4619      	mov	r1, r3
70002458:	6a38      	ldr	r0, [r7, #32]
7000245a:	f004 f9bd 	bl	700067d8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000245e:	697b      	ldr	r3, [r7, #20]
70002460:	695a      	ldr	r2, [r3, #20]
70002462:	69bb      	ldr	r3, [r7, #24]
70002464:	091b      	lsrs	r3, r3, #4
70002466:	f3c3 030a 	ubfx	r3, r3, #0, #11
7000246a:	441a      	add	r2, r3
7000246c:	697b      	ldr	r3, [r7, #20]
7000246e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
70002470:	687b      	ldr	r3, [r7, #4]
70002472:	681b      	ldr	r3, [r3, #0]
70002474:	699a      	ldr	r2, [r3, #24]
70002476:	687b      	ldr	r3, [r7, #4]
70002478:	681b      	ldr	r3, [r3, #0]
7000247a:	f042 0210 	orr.w	r2, r2, #16
7000247e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
70002480:	687b      	ldr	r3, [r7, #4]
70002482:	681b      	ldr	r3, [r3, #0]
70002484:	4618      	mov	r0, r3
70002486:	f004 fb3b 	bl	70006b00 <USB_ReadInterrupts>
7000248a:	4603      	mov	r3, r0
7000248c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70002490:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70002494:	f040 80a7 	bne.w	700025e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
70002498:	2300      	movs	r3, #0
7000249a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
7000249c:	687b      	ldr	r3, [r7, #4]
7000249e:	681b      	ldr	r3, [r3, #0]
700024a0:	4618      	mov	r0, r3
700024a2:	f004 fb40 	bl	70006b26 <USB_ReadDevAllOutEpInterrupt>
700024a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
700024a8:	e099      	b.n	700025de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
700024aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700024ac:	f003 0301 	and.w	r3, r3, #1
700024b0:	2b00      	cmp	r3, #0
700024b2:	f000 808e 	beq.w	700025d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
700024b6:	687b      	ldr	r3, [r7, #4]
700024b8:	681b      	ldr	r3, [r3, #0]
700024ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700024bc:	b2d2      	uxtb	r2, r2
700024be:	4611      	mov	r1, r2
700024c0:	4618      	mov	r0, r3
700024c2:	f004 fb64 	bl	70006b8e <USB_ReadDevOutEPInterrupt>
700024c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
700024c8:	693b      	ldr	r3, [r7, #16]
700024ca:	f003 0301 	and.w	r3, r3, #1
700024ce:	2b00      	cmp	r3, #0
700024d0:	d00c      	beq.n	700024ec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
700024d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024d4:	015a      	lsls	r2, r3, #5
700024d6:	69fb      	ldr	r3, [r7, #28]
700024d8:	4413      	add	r3, r2
700024da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700024de:	461a      	mov	r2, r3
700024e0:	2301      	movs	r3, #1
700024e2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
700024e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700024e6:	6878      	ldr	r0, [r7, #4]
700024e8:	f000 feb8 	bl	7000325c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
700024ec:	693b      	ldr	r3, [r7, #16]
700024ee:	f003 0308 	and.w	r3, r3, #8
700024f2:	2b00      	cmp	r3, #0
700024f4:	d00c      	beq.n	70002510 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
700024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024f8:	015a      	lsls	r2, r3, #5
700024fa:	69fb      	ldr	r3, [r7, #28]
700024fc:	4413      	add	r3, r2
700024fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002502:	461a      	mov	r2, r3
70002504:	2308      	movs	r3, #8
70002506:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
70002508:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000250a:	6878      	ldr	r0, [r7, #4]
7000250c:	f000 ff8e 	bl	7000342c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
70002510:	693b      	ldr	r3, [r7, #16]
70002512:	f003 0310 	and.w	r3, r3, #16
70002516:	2b00      	cmp	r3, #0
70002518:	d008      	beq.n	7000252c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
7000251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000251c:	015a      	lsls	r2, r3, #5
7000251e:	69fb      	ldr	r3, [r7, #28]
70002520:	4413      	add	r3, r2
70002522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002526:	461a      	mov	r2, r3
70002528:	2310      	movs	r3, #16
7000252a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
7000252c:	693b      	ldr	r3, [r7, #16]
7000252e:	f003 0302 	and.w	r3, r3, #2
70002532:	2b00      	cmp	r3, #0
70002534:	d030      	beq.n	70002598 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
70002536:	6a3b      	ldr	r3, [r7, #32]
70002538:	695b      	ldr	r3, [r3, #20]
7000253a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000253e:	2b80      	cmp	r3, #128	@ 0x80
70002540:	d109      	bne.n	70002556 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
70002542:	69fb      	ldr	r3, [r7, #28]
70002544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002548:	685b      	ldr	r3, [r3, #4]
7000254a:	69fa      	ldr	r2, [r7, #28]
7000254c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002550:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
70002554:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
70002556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002558:	4613      	mov	r3, r2
7000255a:	00db      	lsls	r3, r3, #3
7000255c:	4413      	add	r3, r2
7000255e:	009b      	lsls	r3, r3, #2
70002560:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002564:	687a      	ldr	r2, [r7, #4]
70002566:	4413      	add	r3, r2
70002568:	3304      	adds	r3, #4
7000256a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
7000256c:	697b      	ldr	r3, [r7, #20]
7000256e:	78db      	ldrb	r3, [r3, #3]
70002570:	2b01      	cmp	r3, #1
70002572:	d108      	bne.n	70002586 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
70002574:	697b      	ldr	r3, [r7, #20]
70002576:	2200      	movs	r2, #0
70002578:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
7000257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000257c:	b2db      	uxtb	r3, r3
7000257e:	4619      	mov	r1, r3
70002580:	6878      	ldr	r0, [r7, #4]
70002582:	f006 f917 	bl	700087b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
70002586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002588:	015a      	lsls	r2, r3, #5
7000258a:	69fb      	ldr	r3, [r7, #28]
7000258c:	4413      	add	r3, r2
7000258e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002592:	461a      	mov	r2, r3
70002594:	2302      	movs	r3, #2
70002596:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
70002598:	693b      	ldr	r3, [r7, #16]
7000259a:	f003 0320 	and.w	r3, r3, #32
7000259e:	2b00      	cmp	r3, #0
700025a0:	d008      	beq.n	700025b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700025a4:	015a      	lsls	r2, r3, #5
700025a6:	69fb      	ldr	r3, [r7, #28]
700025a8:	4413      	add	r3, r2
700025aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700025ae:	461a      	mov	r2, r3
700025b0:	2320      	movs	r3, #32
700025b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
700025b4:	693b      	ldr	r3, [r7, #16]
700025b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700025ba:	2b00      	cmp	r3, #0
700025bc:	d009      	beq.n	700025d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
700025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700025c0:	015a      	lsls	r2, r3, #5
700025c2:	69fb      	ldr	r3, [r7, #28]
700025c4:	4413      	add	r3, r2
700025c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700025ca:	461a      	mov	r2, r3
700025cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
700025d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
700025d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700025d4:	3301      	adds	r3, #1
700025d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
700025d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700025da:	085b      	lsrs	r3, r3, #1
700025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700025de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700025e0:	2b00      	cmp	r3, #0
700025e2:	f47f af62 	bne.w	700024aa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
700025e6:	687b      	ldr	r3, [r7, #4]
700025e8:	681b      	ldr	r3, [r3, #0]
700025ea:	4618      	mov	r0, r3
700025ec:	f004 fa88 	bl	70006b00 <USB_ReadInterrupts>
700025f0:	4603      	mov	r3, r0
700025f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700025f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700025fa:	f040 80db 	bne.w	700027b4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
700025fe:	687b      	ldr	r3, [r7, #4]
70002600:	681b      	ldr	r3, [r3, #0]
70002602:	4618      	mov	r0, r3
70002604:	f004 faa9 	bl	70006b5a <USB_ReadDevAllInEpInterrupt>
70002608:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
7000260a:	2300      	movs	r3, #0
7000260c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
7000260e:	e0cd      	b.n	700027ac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
70002610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002612:	f003 0301 	and.w	r3, r3, #1
70002616:	2b00      	cmp	r3, #0
70002618:	f000 80c2 	beq.w	700027a0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
7000261c:	687b      	ldr	r3, [r7, #4]
7000261e:	681b      	ldr	r3, [r3, #0]
70002620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002622:	b2d2      	uxtb	r2, r2
70002624:	4611      	mov	r1, r2
70002626:	4618      	mov	r0, r3
70002628:	f004 facf 	bl	70006bca <USB_ReadDevInEPInterrupt>
7000262c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
7000262e:	693b      	ldr	r3, [r7, #16]
70002630:	f003 0301 	and.w	r3, r3, #1
70002634:	2b00      	cmp	r3, #0
70002636:	d057      	beq.n	700026e8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000263a:	f003 030f 	and.w	r3, r3, #15
7000263e:	2201      	movs	r2, #1
70002640:	fa02 f303 	lsl.w	r3, r2, r3
70002644:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002646:	69fb      	ldr	r3, [r7, #28]
70002648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000264c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000264e:	68fb      	ldr	r3, [r7, #12]
70002650:	43db      	mvns	r3, r3
70002652:	69f9      	ldr	r1, [r7, #28]
70002654:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002658:	4013      	ands	r3, r2
7000265a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
7000265c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000265e:	015a      	lsls	r2, r3, #5
70002660:	69fb      	ldr	r3, [r7, #28]
70002662:	4413      	add	r3, r2
70002664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002668:	461a      	mov	r2, r3
7000266a:	2301      	movs	r3, #1
7000266c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
7000266e:	687b      	ldr	r3, [r7, #4]
70002670:	799b      	ldrb	r3, [r3, #6]
70002672:	2b01      	cmp	r3, #1
70002674:	d132      	bne.n	700026dc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
70002676:	6879      	ldr	r1, [r7, #4]
70002678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000267a:	4613      	mov	r3, r2
7000267c:	00db      	lsls	r3, r3, #3
7000267e:	4413      	add	r3, r2
70002680:	009b      	lsls	r3, r3, #2
70002682:	440b      	add	r3, r1
70002684:	3320      	adds	r3, #32
70002686:	6819      	ldr	r1, [r3, #0]
70002688:	6878      	ldr	r0, [r7, #4]
7000268a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000268c:	4613      	mov	r3, r2
7000268e:	00db      	lsls	r3, r3, #3
70002690:	4413      	add	r3, r2
70002692:	009b      	lsls	r3, r3, #2
70002694:	4403      	add	r3, r0
70002696:	331c      	adds	r3, #28
70002698:	681b      	ldr	r3, [r3, #0]
7000269a:	4419      	add	r1, r3
7000269c:	6878      	ldr	r0, [r7, #4]
7000269e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700026a0:	4613      	mov	r3, r2
700026a2:	00db      	lsls	r3, r3, #3
700026a4:	4413      	add	r3, r2
700026a6:	009b      	lsls	r3, r3, #2
700026a8:	4403      	add	r3, r0
700026aa:	3320      	adds	r3, #32
700026ac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
700026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700026b0:	2b00      	cmp	r3, #0
700026b2:	d113      	bne.n	700026dc <HAL_PCD_IRQHandler+0x3a2>
700026b4:	6879      	ldr	r1, [r7, #4]
700026b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700026b8:	4613      	mov	r3, r2
700026ba:	00db      	lsls	r3, r3, #3
700026bc:	4413      	add	r3, r2
700026be:	009b      	lsls	r3, r3, #2
700026c0:	440b      	add	r3, r1
700026c2:	3324      	adds	r3, #36	@ 0x24
700026c4:	681b      	ldr	r3, [r3, #0]
700026c6:	2b00      	cmp	r3, #0
700026c8:	d108      	bne.n	700026dc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700026ca:	687b      	ldr	r3, [r7, #4]
700026cc:	6818      	ldr	r0, [r3, #0]
700026ce:	687b      	ldr	r3, [r7, #4]
700026d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700026d4:	461a      	mov	r2, r3
700026d6:	2101      	movs	r1, #1
700026d8:	f004 fad8 	bl	70006c8c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
700026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700026de:	b2db      	uxtb	r3, r3
700026e0:	4619      	mov	r1, r3
700026e2:	6878      	ldr	r0, [r7, #4]
700026e4:	f005 ffd1 	bl	7000868a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
700026e8:	693b      	ldr	r3, [r7, #16]
700026ea:	f003 0308 	and.w	r3, r3, #8
700026ee:	2b00      	cmp	r3, #0
700026f0:	d008      	beq.n	70002704 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
700026f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700026f4:	015a      	lsls	r2, r3, #5
700026f6:	69fb      	ldr	r3, [r7, #28]
700026f8:	4413      	add	r3, r2
700026fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700026fe:	461a      	mov	r2, r3
70002700:	2308      	movs	r3, #8
70002702:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
70002704:	693b      	ldr	r3, [r7, #16]
70002706:	f003 0310 	and.w	r3, r3, #16
7000270a:	2b00      	cmp	r3, #0
7000270c:	d008      	beq.n	70002720 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
7000270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002710:	015a      	lsls	r2, r3, #5
70002712:	69fb      	ldr	r3, [r7, #28]
70002714:	4413      	add	r3, r2
70002716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000271a:	461a      	mov	r2, r3
7000271c:	2310      	movs	r3, #16
7000271e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
70002720:	693b      	ldr	r3, [r7, #16]
70002722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002726:	2b00      	cmp	r3, #0
70002728:	d008      	beq.n	7000273c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
7000272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000272c:	015a      	lsls	r2, r3, #5
7000272e:	69fb      	ldr	r3, [r7, #28]
70002730:	4413      	add	r3, r2
70002732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002736:	461a      	mov	r2, r3
70002738:	2340      	movs	r3, #64	@ 0x40
7000273a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
7000273c:	693b      	ldr	r3, [r7, #16]
7000273e:	f003 0302 	and.w	r3, r3, #2
70002742:	2b00      	cmp	r3, #0
70002744:	d023      	beq.n	7000278e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
70002746:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002748:	6a38      	ldr	r0, [r7, #32]
7000274a:	f003 fab7 	bl	70005cbc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
7000274e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002750:	4613      	mov	r3, r2
70002752:	00db      	lsls	r3, r3, #3
70002754:	4413      	add	r3, r2
70002756:	009b      	lsls	r3, r3, #2
70002758:	3310      	adds	r3, #16
7000275a:	687a      	ldr	r2, [r7, #4]
7000275c:	4413      	add	r3, r2
7000275e:	3304      	adds	r3, #4
70002760:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
70002762:	697b      	ldr	r3, [r7, #20]
70002764:	78db      	ldrb	r3, [r3, #3]
70002766:	2b01      	cmp	r3, #1
70002768:	d108      	bne.n	7000277c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
7000276a:	697b      	ldr	r3, [r7, #20]
7000276c:	2200      	movs	r2, #0
7000276e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
70002770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002772:	b2db      	uxtb	r3, r3
70002774:	4619      	mov	r1, r3
70002776:	6878      	ldr	r0, [r7, #4]
70002778:	f006 f82e 	bl	700087d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
7000277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000277e:	015a      	lsls	r2, r3, #5
70002780:	69fb      	ldr	r3, [r7, #28]
70002782:	4413      	add	r3, r2
70002784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002788:	461a      	mov	r2, r3
7000278a:	2302      	movs	r3, #2
7000278c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
7000278e:	693b      	ldr	r3, [r7, #16]
70002790:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002794:	2b00      	cmp	r3, #0
70002796:	d003      	beq.n	700027a0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
70002798:	6a79      	ldr	r1, [r7, #36]	@ 0x24
7000279a:	6878      	ldr	r0, [r7, #4]
7000279c:	f000 fcd2 	bl	70003144 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
700027a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700027a2:	3301      	adds	r3, #1
700027a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
700027a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700027a8:	085b      	lsrs	r3, r3, #1
700027aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700027ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700027ae:	2b00      	cmp	r3, #0
700027b0:	f47f af2e 	bne.w	70002610 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
700027b4:	687b      	ldr	r3, [r7, #4]
700027b6:	681b      	ldr	r3, [r3, #0]
700027b8:	4618      	mov	r0, r3
700027ba:	f004 f9a1 	bl	70006b00 <USB_ReadInterrupts>
700027be:	4603      	mov	r3, r0
700027c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700027c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700027c8:	d122      	bne.n	70002810 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700027ca:	69fb      	ldr	r3, [r7, #28]
700027cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700027d0:	685b      	ldr	r3, [r3, #4]
700027d2:	69fa      	ldr	r2, [r7, #28]
700027d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700027d8:	f023 0301 	bic.w	r3, r3, #1
700027dc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
700027de:	687b      	ldr	r3, [r7, #4]
700027e0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
700027e4:	2b01      	cmp	r3, #1
700027e6:	d108      	bne.n	700027fa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
700027e8:	687b      	ldr	r3, [r7, #4]
700027ea:	2200      	movs	r2, #0
700027ec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
700027f0:	2100      	movs	r1, #0
700027f2:	6878      	ldr	r0, [r7, #4]
700027f4:	f000 fedc 	bl	700035b0 <HAL_PCDEx_LPM_Callback>
700027f8:	e002      	b.n	70002800 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
700027fa:	6878      	ldr	r0, [r7, #4]
700027fc:	f005 ffb2 	bl	70008764 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
70002800:	687b      	ldr	r3, [r7, #4]
70002802:	681b      	ldr	r3, [r3, #0]
70002804:	695a      	ldr	r2, [r3, #20]
70002806:	687b      	ldr	r3, [r7, #4]
70002808:	681b      	ldr	r3, [r3, #0]
7000280a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
7000280e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
70002810:	687b      	ldr	r3, [r7, #4]
70002812:	681b      	ldr	r3, [r3, #0]
70002814:	4618      	mov	r0, r3
70002816:	f004 f973 	bl	70006b00 <USB_ReadInterrupts>
7000281a:	4603      	mov	r3, r0
7000281c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70002820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70002824:	d112      	bne.n	7000284c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
70002826:	69fb      	ldr	r3, [r7, #28]
70002828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000282c:	689b      	ldr	r3, [r3, #8]
7000282e:	f003 0301 	and.w	r3, r3, #1
70002832:	2b01      	cmp	r3, #1
70002834:	d102      	bne.n	7000283c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
70002836:	6878      	ldr	r0, [r7, #4]
70002838:	f005 ff78 	bl	7000872c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
7000283c:	687b      	ldr	r3, [r7, #4]
7000283e:	681b      	ldr	r3, [r3, #0]
70002840:	695a      	ldr	r2, [r3, #20]
70002842:	687b      	ldr	r3, [r7, #4]
70002844:	681b      	ldr	r3, [r3, #0]
70002846:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
7000284a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
7000284c:	687b      	ldr	r3, [r7, #4]
7000284e:	681b      	ldr	r3, [r3, #0]
70002850:	4618      	mov	r0, r3
70002852:	f004 f955 	bl	70006b00 <USB_ReadInterrupts>
70002856:	4603      	mov	r3, r0
70002858:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
7000285c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70002860:	d121      	bne.n	700028a6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
70002862:	687b      	ldr	r3, [r7, #4]
70002864:	681b      	ldr	r3, [r3, #0]
70002866:	695a      	ldr	r2, [r3, #20]
70002868:	687b      	ldr	r3, [r7, #4]
7000286a:	681b      	ldr	r3, [r3, #0]
7000286c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
70002870:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
70002872:	687b      	ldr	r3, [r7, #4]
70002874:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
70002878:	2b00      	cmp	r3, #0
7000287a:	d111      	bne.n	700028a0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
7000287c:	687b      	ldr	r3, [r7, #4]
7000287e:	2201      	movs	r2, #1
70002880:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
70002884:	687b      	ldr	r3, [r7, #4]
70002886:	681b      	ldr	r3, [r3, #0]
70002888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000288a:	089b      	lsrs	r3, r3, #2
7000288c:	f003 020f 	and.w	r2, r3, #15
70002890:	687b      	ldr	r3, [r7, #4]
70002892:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
70002896:	2101      	movs	r1, #1
70002898:	6878      	ldr	r0, [r7, #4]
7000289a:	f000 fe89 	bl	700035b0 <HAL_PCDEx_LPM_Callback>
7000289e:	e002      	b.n	700028a6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
700028a0:	6878      	ldr	r0, [r7, #4]
700028a2:	f005 ff43 	bl	7000872c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
700028a6:	687b      	ldr	r3, [r7, #4]
700028a8:	681b      	ldr	r3, [r3, #0]
700028aa:	4618      	mov	r0, r3
700028ac:	f004 f928 	bl	70006b00 <USB_ReadInterrupts>
700028b0:	4603      	mov	r3, r0
700028b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
700028b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700028ba:	f040 80b7 	bne.w	70002a2c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700028be:	69fb      	ldr	r3, [r7, #28]
700028c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700028c4:	685b      	ldr	r3, [r3, #4]
700028c6:	69fa      	ldr	r2, [r7, #28]
700028c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700028cc:	f023 0301 	bic.w	r3, r3, #1
700028d0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
700028d2:	687b      	ldr	r3, [r7, #4]
700028d4:	681b      	ldr	r3, [r3, #0]
700028d6:	2110      	movs	r1, #16
700028d8:	4618      	mov	r0, r3
700028da:	f003 f9ef 	bl	70005cbc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
700028de:	2300      	movs	r3, #0
700028e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
700028e2:	e046      	b.n	70002972 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
700028e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700028e6:	015a      	lsls	r2, r3, #5
700028e8:	69fb      	ldr	r3, [r7, #28]
700028ea:	4413      	add	r3, r2
700028ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700028f0:	461a      	mov	r2, r3
700028f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
700028f6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
700028f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700028fa:	015a      	lsls	r2, r3, #5
700028fc:	69fb      	ldr	r3, [r7, #28]
700028fe:	4413      	add	r3, r2
70002900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002904:	681b      	ldr	r3, [r3, #0]
70002906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002908:	0151      	lsls	r1, r2, #5
7000290a:	69fa      	ldr	r2, [r7, #28]
7000290c:	440a      	add	r2, r1
7000290e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70002912:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002916:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
70002918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000291a:	015a      	lsls	r2, r3, #5
7000291c:	69fb      	ldr	r3, [r7, #28]
7000291e:	4413      	add	r3, r2
70002920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002924:	461a      	mov	r2, r3
70002926:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
7000292a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
7000292c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000292e:	015a      	lsls	r2, r3, #5
70002930:	69fb      	ldr	r3, [r7, #28]
70002932:	4413      	add	r3, r2
70002934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002938:	681b      	ldr	r3, [r3, #0]
7000293a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
7000293c:	0151      	lsls	r1, r2, #5
7000293e:	69fa      	ldr	r2, [r7, #28]
70002940:	440a      	add	r2, r1
70002942:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002946:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000294a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
7000294c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000294e:	015a      	lsls	r2, r3, #5
70002950:	69fb      	ldr	r3, [r7, #28]
70002952:	4413      	add	r3, r2
70002954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002958:	681b      	ldr	r3, [r3, #0]
7000295a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
7000295c:	0151      	lsls	r1, r2, #5
7000295e:	69fa      	ldr	r2, [r7, #28]
70002960:	440a      	add	r2, r1
70002962:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002966:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000296a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
7000296c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000296e:	3301      	adds	r3, #1
70002970:	62fb      	str	r3, [r7, #44]	@ 0x2c
70002972:	687b      	ldr	r3, [r7, #4]
70002974:	791b      	ldrb	r3, [r3, #4]
70002976:	461a      	mov	r2, r3
70002978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000297a:	4293      	cmp	r3, r2
7000297c:	d3b2      	bcc.n	700028e4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
7000297e:	69fb      	ldr	r3, [r7, #28]
70002980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002984:	69db      	ldr	r3, [r3, #28]
70002986:	69fa      	ldr	r2, [r7, #28]
70002988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000298c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
70002990:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
70002992:	687b      	ldr	r3, [r7, #4]
70002994:	7bdb      	ldrb	r3, [r3, #15]
70002996:	2b00      	cmp	r3, #0
70002998:	d016      	beq.n	700029c8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
7000299a:	69fb      	ldr	r3, [r7, #28]
7000299c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700029a4:	69fa      	ldr	r2, [r7, #28]
700029a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700029aa:	f043 030b 	orr.w	r3, r3, #11
700029ae:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
700029b2:	69fb      	ldr	r3, [r7, #28]
700029b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700029ba:	69fa      	ldr	r2, [r7, #28]
700029bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700029c0:	f043 030b 	orr.w	r3, r3, #11
700029c4:	6453      	str	r3, [r2, #68]	@ 0x44
700029c6:	e015      	b.n	700029f4 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
700029c8:	69fb      	ldr	r3, [r7, #28]
700029ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029ce:	695a      	ldr	r2, [r3, #20]
700029d0:	69fb      	ldr	r3, [r7, #28]
700029d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029d6:	4619      	mov	r1, r3
700029d8:	f242 032b 	movw	r3, #8235	@ 0x202b
700029dc:	4313      	orrs	r3, r2
700029de:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
700029e0:	69fb      	ldr	r3, [r7, #28]
700029e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029e6:	691b      	ldr	r3, [r3, #16]
700029e8:	69fa      	ldr	r2, [r7, #28]
700029ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700029ee:	f043 030b 	orr.w	r3, r3, #11
700029f2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
700029f4:	69fb      	ldr	r3, [r7, #28]
700029f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700029fa:	681b      	ldr	r3, [r3, #0]
700029fc:	69fa      	ldr	r2, [r7, #28]
700029fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002a02:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70002a06:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002a08:	687b      	ldr	r3, [r7, #4]
70002a0a:	6818      	ldr	r0, [r3, #0]
70002a0c:	687b      	ldr	r3, [r7, #4]
70002a0e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
70002a10:	687b      	ldr	r3, [r7, #4]
70002a12:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002a16:	461a      	mov	r2, r3
70002a18:	f004 f938 	bl	70006c8c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
70002a1c:	687b      	ldr	r3, [r7, #4]
70002a1e:	681b      	ldr	r3, [r3, #0]
70002a20:	695a      	ldr	r2, [r3, #20]
70002a22:	687b      	ldr	r3, [r7, #4]
70002a24:	681b      	ldr	r3, [r3, #0]
70002a26:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
70002a2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
70002a2c:	687b      	ldr	r3, [r7, #4]
70002a2e:	681b      	ldr	r3, [r3, #0]
70002a30:	4618      	mov	r0, r3
70002a32:	f004 f865 	bl	70006b00 <USB_ReadInterrupts>
70002a36:	4603      	mov	r3, r0
70002a38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70002a3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70002a40:	d123      	bne.n	70002a8a <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
70002a42:	687b      	ldr	r3, [r7, #4]
70002a44:	681b      	ldr	r3, [r3, #0]
70002a46:	4618      	mov	r0, r3
70002a48:	f004 f8fc 	bl	70006c44 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
70002a4c:	687b      	ldr	r3, [r7, #4]
70002a4e:	681b      	ldr	r3, [r3, #0]
70002a50:	4618      	mov	r0, r3
70002a52:	f003 f9ac 	bl	70005dae <USB_GetDevSpeed>
70002a56:	4603      	mov	r3, r0
70002a58:	461a      	mov	r2, r3
70002a5a:	687b      	ldr	r3, [r7, #4]
70002a5c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002a5e:	687b      	ldr	r3, [r7, #4]
70002a60:	681c      	ldr	r4, [r3, #0]
70002a62:	f001 fca7 	bl	700043b4 <HAL_RCC_GetHCLKFreq>
70002a66:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
70002a68:	687b      	ldr	r3, [r7, #4]
70002a6a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002a6c:	461a      	mov	r2, r3
70002a6e:	4620      	mov	r0, r4
70002a70:	f002 fe76 	bl	70005760 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
70002a74:	6878      	ldr	r0, [r7, #4]
70002a76:	f005 fe30 	bl	700086da <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
70002a7a:	687b      	ldr	r3, [r7, #4]
70002a7c:	681b      	ldr	r3, [r3, #0]
70002a7e:	695a      	ldr	r2, [r3, #20]
70002a80:	687b      	ldr	r3, [r7, #4]
70002a82:	681b      	ldr	r3, [r3, #0]
70002a84:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
70002a88:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
70002a8a:	687b      	ldr	r3, [r7, #4]
70002a8c:	681b      	ldr	r3, [r3, #0]
70002a8e:	4618      	mov	r0, r3
70002a90:	f004 f836 	bl	70006b00 <USB_ReadInterrupts>
70002a94:	4603      	mov	r3, r0
70002a96:	f003 0308 	and.w	r3, r3, #8
70002a9a:	2b08      	cmp	r3, #8
70002a9c:	d10a      	bne.n	70002ab4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
70002a9e:	6878      	ldr	r0, [r7, #4]
70002aa0:	f005 fe0d 	bl	700086be <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
70002aa4:	687b      	ldr	r3, [r7, #4]
70002aa6:	681b      	ldr	r3, [r3, #0]
70002aa8:	695a      	ldr	r2, [r3, #20]
70002aaa:	687b      	ldr	r3, [r7, #4]
70002aac:	681b      	ldr	r3, [r3, #0]
70002aae:	f002 0208 	and.w	r2, r2, #8
70002ab2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
70002ab4:	687b      	ldr	r3, [r7, #4]
70002ab6:	681b      	ldr	r3, [r3, #0]
70002ab8:	4618      	mov	r0, r3
70002aba:	f004 f821 	bl	70006b00 <USB_ReadInterrupts>
70002abe:	4603      	mov	r3, r0
70002ac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002ac4:	2b80      	cmp	r3, #128	@ 0x80
70002ac6:	d123      	bne.n	70002b10 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
70002ac8:	6a3b      	ldr	r3, [r7, #32]
70002aca:	699b      	ldr	r3, [r3, #24]
70002acc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
70002ad0:	6a3b      	ldr	r3, [r7, #32]
70002ad2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002ad4:	2301      	movs	r3, #1
70002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
70002ad8:	e014      	b.n	70002b04 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
70002ada:	6879      	ldr	r1, [r7, #4]
70002adc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002ade:	4613      	mov	r3, r2
70002ae0:	00db      	lsls	r3, r3, #3
70002ae2:	4413      	add	r3, r2
70002ae4:	009b      	lsls	r3, r3, #2
70002ae6:	440b      	add	r3, r1
70002ae8:	f203 2357 	addw	r3, r3, #599	@ 0x257
70002aec:	781b      	ldrb	r3, [r3, #0]
70002aee:	2b01      	cmp	r3, #1
70002af0:	d105      	bne.n	70002afe <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
70002af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002af4:	b2db      	uxtb	r3, r3
70002af6:	4619      	mov	r1, r3
70002af8:	6878      	ldr	r0, [r7, #4]
70002afa:	f000 faf2 	bl	700030e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b00:	3301      	adds	r3, #1
70002b02:	627b      	str	r3, [r7, #36]	@ 0x24
70002b04:	687b      	ldr	r3, [r7, #4]
70002b06:	791b      	ldrb	r3, [r3, #4]
70002b08:	461a      	mov	r2, r3
70002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b0c:	4293      	cmp	r3, r2
70002b0e:	d3e4      	bcc.n	70002ada <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
70002b10:	687b      	ldr	r3, [r7, #4]
70002b12:	681b      	ldr	r3, [r3, #0]
70002b14:	4618      	mov	r0, r3
70002b16:	f003 fff3 	bl	70006b00 <USB_ReadInterrupts>
70002b1a:	4603      	mov	r3, r0
70002b1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70002b20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70002b24:	d13c      	bne.n	70002ba0 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002b26:	2301      	movs	r3, #1
70002b28:	627b      	str	r3, [r7, #36]	@ 0x24
70002b2a:	e02b      	b.n	70002b84 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
70002b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b2e:	015a      	lsls	r2, r3, #5
70002b30:	69fb      	ldr	r3, [r7, #28]
70002b32:	4413      	add	r3, r2
70002b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002b38:	681b      	ldr	r3, [r3, #0]
70002b3a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002b3c:	6879      	ldr	r1, [r7, #4]
70002b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002b40:	4613      	mov	r3, r2
70002b42:	00db      	lsls	r3, r3, #3
70002b44:	4413      	add	r3, r2
70002b46:	009b      	lsls	r3, r3, #2
70002b48:	440b      	add	r3, r1
70002b4a:	3318      	adds	r3, #24
70002b4c:	781b      	ldrb	r3, [r3, #0]
70002b4e:	2b01      	cmp	r3, #1
70002b50:	d115      	bne.n	70002b7e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
70002b52:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002b54:	2b00      	cmp	r3, #0
70002b56:	da12      	bge.n	70002b7e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
70002b58:	6879      	ldr	r1, [r7, #4]
70002b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002b5c:	4613      	mov	r3, r2
70002b5e:	00db      	lsls	r3, r3, #3
70002b60:	4413      	add	r3, r2
70002b62:	009b      	lsls	r3, r3, #2
70002b64:	440b      	add	r3, r1
70002b66:	3317      	adds	r3, #23
70002b68:	2201      	movs	r2, #1
70002b6a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
70002b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b6e:	b2db      	uxtb	r3, r3
70002b70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
70002b74:	b2db      	uxtb	r3, r3
70002b76:	4619      	mov	r1, r3
70002b78:	6878      	ldr	r0, [r7, #4]
70002b7a:	f000 fab2 	bl	700030e2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b80:	3301      	adds	r3, #1
70002b82:	627b      	str	r3, [r7, #36]	@ 0x24
70002b84:	687b      	ldr	r3, [r7, #4]
70002b86:	791b      	ldrb	r3, [r3, #4]
70002b88:	461a      	mov	r2, r3
70002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002b8c:	4293      	cmp	r3, r2
70002b8e:	d3cd      	bcc.n	70002b2c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
70002b90:	687b      	ldr	r3, [r7, #4]
70002b92:	681b      	ldr	r3, [r3, #0]
70002b94:	695a      	ldr	r2, [r3, #20]
70002b96:	687b      	ldr	r3, [r7, #4]
70002b98:	681b      	ldr	r3, [r3, #0]
70002b9a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
70002b9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
70002ba0:	687b      	ldr	r3, [r7, #4]
70002ba2:	681b      	ldr	r3, [r3, #0]
70002ba4:	4618      	mov	r0, r3
70002ba6:	f003 ffab 	bl	70006b00 <USB_ReadInterrupts>
70002baa:	4603      	mov	r3, r0
70002bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70002bb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70002bb4:	d156      	bne.n	70002c64 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002bb6:	2301      	movs	r3, #1
70002bb8:	627b      	str	r3, [r7, #36]	@ 0x24
70002bba:	e045      	b.n	70002c48 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
70002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002bbe:	015a      	lsls	r2, r3, #5
70002bc0:	69fb      	ldr	r3, [r7, #28]
70002bc2:	4413      	add	r3, r2
70002bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002bc8:	681b      	ldr	r3, [r3, #0]
70002bca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002bcc:	6879      	ldr	r1, [r7, #4]
70002bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002bd0:	4613      	mov	r3, r2
70002bd2:	00db      	lsls	r3, r3, #3
70002bd4:	4413      	add	r3, r2
70002bd6:	009b      	lsls	r3, r3, #2
70002bd8:	440b      	add	r3, r1
70002bda:	f503 7316 	add.w	r3, r3, #600	@ 0x258
70002bde:	781b      	ldrb	r3, [r3, #0]
70002be0:	2b01      	cmp	r3, #1
70002be2:	d12e      	bne.n	70002c42 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002be4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002be6:	2b00      	cmp	r3, #0
70002be8:	da2b      	bge.n	70002c42 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
70002bea:	69bb      	ldr	r3, [r7, #24]
70002bec:	0c1a      	lsrs	r2, r3, #16
70002bee:	687b      	ldr	r3, [r7, #4]
70002bf0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
70002bf4:	4053      	eors	r3, r2
70002bf6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002bfa:	2b00      	cmp	r3, #0
70002bfc:	d121      	bne.n	70002c42 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
70002bfe:	6879      	ldr	r1, [r7, #4]
70002c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002c02:	4613      	mov	r3, r2
70002c04:	00db      	lsls	r3, r3, #3
70002c06:	4413      	add	r3, r2
70002c08:	009b      	lsls	r3, r3, #2
70002c0a:	440b      	add	r3, r1
70002c0c:	f203 2357 	addw	r3, r3, #599	@ 0x257
70002c10:	2201      	movs	r2, #1
70002c12:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
70002c14:	6a3b      	ldr	r3, [r7, #32]
70002c16:	699b      	ldr	r3, [r3, #24]
70002c18:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70002c1c:	6a3b      	ldr	r3, [r7, #32]
70002c1e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
70002c20:	6a3b      	ldr	r3, [r7, #32]
70002c22:	695b      	ldr	r3, [r3, #20]
70002c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002c28:	2b00      	cmp	r3, #0
70002c2a:	d10a      	bne.n	70002c42 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
70002c2c:	69fb      	ldr	r3, [r7, #28]
70002c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002c32:	685b      	ldr	r3, [r3, #4]
70002c34:	69fa      	ldr	r2, [r7, #28]
70002c36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002c3e:	6053      	str	r3, [r2, #4]
            break;
70002c40:	e008      	b.n	70002c54 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002c44:	3301      	adds	r3, #1
70002c46:	627b      	str	r3, [r7, #36]	@ 0x24
70002c48:	687b      	ldr	r3, [r7, #4]
70002c4a:	791b      	ldrb	r3, [r3, #4]
70002c4c:	461a      	mov	r2, r3
70002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002c50:	4293      	cmp	r3, r2
70002c52:	d3b3      	bcc.n	70002bbc <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
70002c54:	687b      	ldr	r3, [r7, #4]
70002c56:	681b      	ldr	r3, [r3, #0]
70002c58:	695a      	ldr	r2, [r3, #20]
70002c5a:	687b      	ldr	r3, [r7, #4]
70002c5c:	681b      	ldr	r3, [r3, #0]
70002c5e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
70002c62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
70002c64:	687b      	ldr	r3, [r7, #4]
70002c66:	681b      	ldr	r3, [r3, #0]
70002c68:	4618      	mov	r0, r3
70002c6a:	f003 ff49 	bl	70006b00 <USB_ReadInterrupts>
70002c6e:	4603      	mov	r3, r0
70002c70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70002c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70002c78:	d10a      	bne.n	70002c90 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
70002c7a:	6878      	ldr	r0, [r7, #4]
70002c7c:	f005 fdbe 	bl	700087fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
70002c80:	687b      	ldr	r3, [r7, #4]
70002c82:	681b      	ldr	r3, [r3, #0]
70002c84:	695a      	ldr	r2, [r3, #20]
70002c86:	687b      	ldr	r3, [r7, #4]
70002c88:	681b      	ldr	r3, [r3, #0]
70002c8a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
70002c8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
70002c90:	687b      	ldr	r3, [r7, #4]
70002c92:	681b      	ldr	r3, [r3, #0]
70002c94:	4618      	mov	r0, r3
70002c96:	f003 ff33 	bl	70006b00 <USB_ReadInterrupts>
70002c9a:	4603      	mov	r3, r0
70002c9c:	f003 0304 	and.w	r3, r3, #4
70002ca0:	2b04      	cmp	r3, #4
70002ca2:	d115      	bne.n	70002cd0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
70002ca4:	687b      	ldr	r3, [r7, #4]
70002ca6:	681b      	ldr	r3, [r3, #0]
70002ca8:	685b      	ldr	r3, [r3, #4]
70002caa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
70002cac:	69bb      	ldr	r3, [r7, #24]
70002cae:	f003 0304 	and.w	r3, r3, #4
70002cb2:	2b00      	cmp	r3, #0
70002cb4:	d002      	beq.n	70002cbc <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
70002cb6:	6878      	ldr	r0, [r7, #4]
70002cb8:	f005 fdae 	bl	70008818 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
70002cbc:	687b      	ldr	r3, [r7, #4]
70002cbe:	681b      	ldr	r3, [r3, #0]
70002cc0:	6859      	ldr	r1, [r3, #4]
70002cc2:	687b      	ldr	r3, [r7, #4]
70002cc4:	681b      	ldr	r3, [r3, #0]
70002cc6:	69ba      	ldr	r2, [r7, #24]
70002cc8:	430a      	orrs	r2, r1
70002cca:	605a      	str	r2, [r3, #4]
70002ccc:	e000      	b.n	70002cd0 <HAL_PCD_IRQHandler+0x996>
      return;
70002cce:	bf00      	nop
    }
  }
}
70002cd0:	3734      	adds	r7, #52	@ 0x34
70002cd2:	46bd      	mov	sp, r7
70002cd4:	bd90      	pop	{r4, r7, pc}

70002cd6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
70002cd6:	b580      	push	{r7, lr}
70002cd8:	b082      	sub	sp, #8
70002cda:	af00      	add	r7, sp, #0
70002cdc:	6078      	str	r0, [r7, #4]
70002cde:	460b      	mov	r3, r1
70002ce0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
70002ce2:	687b      	ldr	r3, [r7, #4]
70002ce4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002ce8:	2b01      	cmp	r3, #1
70002cea:	d101      	bne.n	70002cf0 <HAL_PCD_SetAddress+0x1a>
70002cec:	2302      	movs	r3, #2
70002cee:	e012      	b.n	70002d16 <HAL_PCD_SetAddress+0x40>
70002cf0:	687b      	ldr	r3, [r7, #4]
70002cf2:	2201      	movs	r2, #1
70002cf4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
70002cf8:	687b      	ldr	r3, [r7, #4]
70002cfa:	78fa      	ldrb	r2, [r7, #3]
70002cfc:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
70002cfe:	687b      	ldr	r3, [r7, #4]
70002d00:	681b      	ldr	r3, [r3, #0]
70002d02:	78fa      	ldrb	r2, [r7, #3]
70002d04:	4611      	mov	r1, r2
70002d06:	4618      	mov	r0, r3
70002d08:	f003 fe92 	bl	70006a30 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
70002d0c:	687b      	ldr	r3, [r7, #4]
70002d0e:	2200      	movs	r2, #0
70002d10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002d14:	2300      	movs	r3, #0
}
70002d16:	4618      	mov	r0, r3
70002d18:	3708      	adds	r7, #8
70002d1a:	46bd      	mov	sp, r7
70002d1c:	bd80      	pop	{r7, pc}

70002d1e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
70002d1e:	b580      	push	{r7, lr}
70002d20:	b084      	sub	sp, #16
70002d22:	af00      	add	r7, sp, #0
70002d24:	6078      	str	r0, [r7, #4]
70002d26:	4608      	mov	r0, r1
70002d28:	4611      	mov	r1, r2
70002d2a:	461a      	mov	r2, r3
70002d2c:	4603      	mov	r3, r0
70002d2e:	70fb      	strb	r3, [r7, #3]
70002d30:	460b      	mov	r3, r1
70002d32:	803b      	strh	r3, [r7, #0]
70002d34:	4613      	mov	r3, r2
70002d36:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
70002d38:	2300      	movs	r3, #0
70002d3a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002d3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002d40:	2b00      	cmp	r3, #0
70002d42:	da0f      	bge.n	70002d64 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002d44:	78fb      	ldrb	r3, [r7, #3]
70002d46:	f003 020f 	and.w	r2, r3, #15
70002d4a:	4613      	mov	r3, r2
70002d4c:	00db      	lsls	r3, r3, #3
70002d4e:	4413      	add	r3, r2
70002d50:	009b      	lsls	r3, r3, #2
70002d52:	3310      	adds	r3, #16
70002d54:	687a      	ldr	r2, [r7, #4]
70002d56:	4413      	add	r3, r2
70002d58:	3304      	adds	r3, #4
70002d5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002d5c:	68fb      	ldr	r3, [r7, #12]
70002d5e:	2201      	movs	r2, #1
70002d60:	705a      	strb	r2, [r3, #1]
70002d62:	e00f      	b.n	70002d84 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002d64:	78fb      	ldrb	r3, [r7, #3]
70002d66:	f003 020f 	and.w	r2, r3, #15
70002d6a:	4613      	mov	r3, r2
70002d6c:	00db      	lsls	r3, r3, #3
70002d6e:	4413      	add	r3, r2
70002d70:	009b      	lsls	r3, r3, #2
70002d72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002d76:	687a      	ldr	r2, [r7, #4]
70002d78:	4413      	add	r3, r2
70002d7a:	3304      	adds	r3, #4
70002d7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002d7e:	68fb      	ldr	r3, [r7, #12]
70002d80:	2200      	movs	r2, #0
70002d82:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
70002d84:	78fb      	ldrb	r3, [r7, #3]
70002d86:	f003 030f 	and.w	r3, r3, #15
70002d8a:	b2da      	uxtb	r2, r3
70002d8c:	68fb      	ldr	r3, [r7, #12]
70002d8e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
70002d90:	883b      	ldrh	r3, [r7, #0]
70002d92:	f3c3 020a 	ubfx	r2, r3, #0, #11
70002d96:	68fb      	ldr	r3, [r7, #12]
70002d98:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
70002d9a:	68fb      	ldr	r3, [r7, #12]
70002d9c:	78ba      	ldrb	r2, [r7, #2]
70002d9e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
70002da0:	68fb      	ldr	r3, [r7, #12]
70002da2:	785b      	ldrb	r3, [r3, #1]
70002da4:	2b00      	cmp	r3, #0
70002da6:	d004      	beq.n	70002db2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
70002da8:	68fb      	ldr	r3, [r7, #12]
70002daa:	781b      	ldrb	r3, [r3, #0]
70002dac:	461a      	mov	r2, r3
70002dae:	68fb      	ldr	r3, [r7, #12]
70002db0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
70002db2:	78bb      	ldrb	r3, [r7, #2]
70002db4:	2b02      	cmp	r3, #2
70002db6:	d102      	bne.n	70002dbe <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
70002db8:	68fb      	ldr	r3, [r7, #12]
70002dba:	2200      	movs	r2, #0
70002dbc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
70002dbe:	687b      	ldr	r3, [r7, #4]
70002dc0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002dc4:	2b01      	cmp	r3, #1
70002dc6:	d101      	bne.n	70002dcc <HAL_PCD_EP_Open+0xae>
70002dc8:	2302      	movs	r3, #2
70002dca:	e00e      	b.n	70002dea <HAL_PCD_EP_Open+0xcc>
70002dcc:	687b      	ldr	r3, [r7, #4]
70002dce:	2201      	movs	r2, #1
70002dd0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
70002dd4:	687b      	ldr	r3, [r7, #4]
70002dd6:	681b      	ldr	r3, [r3, #0]
70002dd8:	68f9      	ldr	r1, [r7, #12]
70002dda:	4618      	mov	r0, r3
70002ddc:	f003 f80c 	bl	70005df8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002de0:	687b      	ldr	r3, [r7, #4]
70002de2:	2200      	movs	r2, #0
70002de4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
70002de8:	7afb      	ldrb	r3, [r7, #11]
}
70002dea:	4618      	mov	r0, r3
70002dec:	3710      	adds	r7, #16
70002dee:	46bd      	mov	sp, r7
70002df0:	bd80      	pop	{r7, pc}

70002df2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002df2:	b580      	push	{r7, lr}
70002df4:	b084      	sub	sp, #16
70002df6:	af00      	add	r7, sp, #0
70002df8:	6078      	str	r0, [r7, #4]
70002dfa:	460b      	mov	r3, r1
70002dfc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002dfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002e02:	2b00      	cmp	r3, #0
70002e04:	da0f      	bge.n	70002e26 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002e06:	78fb      	ldrb	r3, [r7, #3]
70002e08:	f003 020f 	and.w	r2, r3, #15
70002e0c:	4613      	mov	r3, r2
70002e0e:	00db      	lsls	r3, r3, #3
70002e10:	4413      	add	r3, r2
70002e12:	009b      	lsls	r3, r3, #2
70002e14:	3310      	adds	r3, #16
70002e16:	687a      	ldr	r2, [r7, #4]
70002e18:	4413      	add	r3, r2
70002e1a:	3304      	adds	r3, #4
70002e1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002e1e:	68fb      	ldr	r3, [r7, #12]
70002e20:	2201      	movs	r2, #1
70002e22:	705a      	strb	r2, [r3, #1]
70002e24:	e00f      	b.n	70002e46 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002e26:	78fb      	ldrb	r3, [r7, #3]
70002e28:	f003 020f 	and.w	r2, r3, #15
70002e2c:	4613      	mov	r3, r2
70002e2e:	00db      	lsls	r3, r3, #3
70002e30:	4413      	add	r3, r2
70002e32:	009b      	lsls	r3, r3, #2
70002e34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002e38:	687a      	ldr	r2, [r7, #4]
70002e3a:	4413      	add	r3, r2
70002e3c:	3304      	adds	r3, #4
70002e3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002e40:	68fb      	ldr	r3, [r7, #12]
70002e42:	2200      	movs	r2, #0
70002e44:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
70002e46:	78fb      	ldrb	r3, [r7, #3]
70002e48:	f003 030f 	and.w	r3, r3, #15
70002e4c:	b2da      	uxtb	r2, r3
70002e4e:	68fb      	ldr	r3, [r7, #12]
70002e50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002e52:	687b      	ldr	r3, [r7, #4]
70002e54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002e58:	2b01      	cmp	r3, #1
70002e5a:	d101      	bne.n	70002e60 <HAL_PCD_EP_Close+0x6e>
70002e5c:	2302      	movs	r3, #2
70002e5e:	e00e      	b.n	70002e7e <HAL_PCD_EP_Close+0x8c>
70002e60:	687b      	ldr	r3, [r7, #4]
70002e62:	2201      	movs	r2, #1
70002e64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
70002e68:	687b      	ldr	r3, [r7, #4]
70002e6a:	681b      	ldr	r3, [r3, #0]
70002e6c:	68f9      	ldr	r1, [r7, #12]
70002e6e:	4618      	mov	r0, r3
70002e70:	f003 f84a 	bl	70005f08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002e74:	687b      	ldr	r3, [r7, #4]
70002e76:	2200      	movs	r2, #0
70002e78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
70002e7c:	2300      	movs	r3, #0
}
70002e7e:	4618      	mov	r0, r3
70002e80:	3710      	adds	r7, #16
70002e82:	46bd      	mov	sp, r7
70002e84:	bd80      	pop	{r7, pc}

70002e86 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002e86:	b580      	push	{r7, lr}
70002e88:	b086      	sub	sp, #24
70002e8a:	af00      	add	r7, sp, #0
70002e8c:	60f8      	str	r0, [r7, #12]
70002e8e:	607a      	str	r2, [r7, #4]
70002e90:	603b      	str	r3, [r7, #0]
70002e92:	460b      	mov	r3, r1
70002e94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002e96:	7afb      	ldrb	r3, [r7, #11]
70002e98:	f003 020f 	and.w	r2, r3, #15
70002e9c:	4613      	mov	r3, r2
70002e9e:	00db      	lsls	r3, r3, #3
70002ea0:	4413      	add	r3, r2
70002ea2:	009b      	lsls	r3, r3, #2
70002ea4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002ea8:	68fa      	ldr	r2, [r7, #12]
70002eaa:	4413      	add	r3, r2
70002eac:	3304      	adds	r3, #4
70002eae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002eb0:	697b      	ldr	r3, [r7, #20]
70002eb2:	687a      	ldr	r2, [r7, #4]
70002eb4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002eb6:	697b      	ldr	r3, [r7, #20]
70002eb8:	683a      	ldr	r2, [r7, #0]
70002eba:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002ebc:	697b      	ldr	r3, [r7, #20]
70002ebe:	2200      	movs	r2, #0
70002ec0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
70002ec2:	697b      	ldr	r3, [r7, #20]
70002ec4:	2200      	movs	r2, #0
70002ec6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002ec8:	7afb      	ldrb	r3, [r7, #11]
70002eca:	f003 030f 	and.w	r3, r3, #15
70002ece:	b2da      	uxtb	r2, r3
70002ed0:	697b      	ldr	r3, [r7, #20]
70002ed2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002ed4:	68fb      	ldr	r3, [r7, #12]
70002ed6:	799b      	ldrb	r3, [r3, #6]
70002ed8:	2b01      	cmp	r3, #1
70002eda:	d102      	bne.n	70002ee2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002edc:	687a      	ldr	r2, [r7, #4]
70002ede:	697b      	ldr	r3, [r7, #20]
70002ee0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002ee2:	68fb      	ldr	r3, [r7, #12]
70002ee4:	6818      	ldr	r0, [r3, #0]
70002ee6:	68fb      	ldr	r3, [r7, #12]
70002ee8:	799b      	ldrb	r3, [r3, #6]
70002eea:	461a      	mov	r2, r3
70002eec:	6979      	ldr	r1, [r7, #20]
70002eee:	f003 f8e7 	bl	700060c0 <USB_EPStartXfer>

  return HAL_OK;
70002ef2:	2300      	movs	r3, #0
}
70002ef4:	4618      	mov	r0, r3
70002ef6:	3718      	adds	r7, #24
70002ef8:	46bd      	mov	sp, r7
70002efa:	bd80      	pop	{r7, pc}

70002efc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002efc:	b580      	push	{r7, lr}
70002efe:	b086      	sub	sp, #24
70002f00:	af00      	add	r7, sp, #0
70002f02:	60f8      	str	r0, [r7, #12]
70002f04:	607a      	str	r2, [r7, #4]
70002f06:	603b      	str	r3, [r7, #0]
70002f08:	460b      	mov	r3, r1
70002f0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002f0c:	7afb      	ldrb	r3, [r7, #11]
70002f0e:	f003 020f 	and.w	r2, r3, #15
70002f12:	4613      	mov	r3, r2
70002f14:	00db      	lsls	r3, r3, #3
70002f16:	4413      	add	r3, r2
70002f18:	009b      	lsls	r3, r3, #2
70002f1a:	3310      	adds	r3, #16
70002f1c:	68fa      	ldr	r2, [r7, #12]
70002f1e:	4413      	add	r3, r2
70002f20:	3304      	adds	r3, #4
70002f22:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002f24:	697b      	ldr	r3, [r7, #20]
70002f26:	687a      	ldr	r2, [r7, #4]
70002f28:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002f2a:	697b      	ldr	r3, [r7, #20]
70002f2c:	683a      	ldr	r2, [r7, #0]
70002f2e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002f30:	697b      	ldr	r3, [r7, #20]
70002f32:	2200      	movs	r2, #0
70002f34:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
70002f36:	697b      	ldr	r3, [r7, #20]
70002f38:	2201      	movs	r2, #1
70002f3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002f3c:	7afb      	ldrb	r3, [r7, #11]
70002f3e:	f003 030f 	and.w	r3, r3, #15
70002f42:	b2da      	uxtb	r2, r3
70002f44:	697b      	ldr	r3, [r7, #20]
70002f46:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002f48:	68fb      	ldr	r3, [r7, #12]
70002f4a:	799b      	ldrb	r3, [r3, #6]
70002f4c:	2b01      	cmp	r3, #1
70002f4e:	d102      	bne.n	70002f56 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002f50:	687a      	ldr	r2, [r7, #4]
70002f52:	697b      	ldr	r3, [r7, #20]
70002f54:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002f56:	68fb      	ldr	r3, [r7, #12]
70002f58:	6818      	ldr	r0, [r3, #0]
70002f5a:	68fb      	ldr	r3, [r7, #12]
70002f5c:	799b      	ldrb	r3, [r3, #6]
70002f5e:	461a      	mov	r2, r3
70002f60:	6979      	ldr	r1, [r7, #20]
70002f62:	f003 f8ad 	bl	700060c0 <USB_EPStartXfer>

  return HAL_OK;
70002f66:	2300      	movs	r3, #0
}
70002f68:	4618      	mov	r0, r3
70002f6a:	3718      	adds	r7, #24
70002f6c:	46bd      	mov	sp, r7
70002f6e:	bd80      	pop	{r7, pc}

70002f70 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002f70:	b580      	push	{r7, lr}
70002f72:	b084      	sub	sp, #16
70002f74:	af00      	add	r7, sp, #0
70002f76:	6078      	str	r0, [r7, #4]
70002f78:	460b      	mov	r3, r1
70002f7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
70002f7c:	78fb      	ldrb	r3, [r7, #3]
70002f7e:	f003 030f 	and.w	r3, r3, #15
70002f82:	687a      	ldr	r2, [r7, #4]
70002f84:	7912      	ldrb	r2, [r2, #4]
70002f86:	4293      	cmp	r3, r2
70002f88:	d901      	bls.n	70002f8e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
70002f8a:	2301      	movs	r3, #1
70002f8c:	e04f      	b.n	7000302e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002f8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002f92:	2b00      	cmp	r3, #0
70002f94:	da0f      	bge.n	70002fb6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002f96:	78fb      	ldrb	r3, [r7, #3]
70002f98:	f003 020f 	and.w	r2, r3, #15
70002f9c:	4613      	mov	r3, r2
70002f9e:	00db      	lsls	r3, r3, #3
70002fa0:	4413      	add	r3, r2
70002fa2:	009b      	lsls	r3, r3, #2
70002fa4:	3310      	adds	r3, #16
70002fa6:	687a      	ldr	r2, [r7, #4]
70002fa8:	4413      	add	r3, r2
70002faa:	3304      	adds	r3, #4
70002fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002fae:	68fb      	ldr	r3, [r7, #12]
70002fb0:	2201      	movs	r2, #1
70002fb2:	705a      	strb	r2, [r3, #1]
70002fb4:	e00d      	b.n	70002fd2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
70002fb6:	78fa      	ldrb	r2, [r7, #3]
70002fb8:	4613      	mov	r3, r2
70002fba:	00db      	lsls	r3, r3, #3
70002fbc:	4413      	add	r3, r2
70002fbe:	009b      	lsls	r3, r3, #2
70002fc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002fc4:	687a      	ldr	r2, [r7, #4]
70002fc6:	4413      	add	r3, r2
70002fc8:	3304      	adds	r3, #4
70002fca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002fcc:	68fb      	ldr	r3, [r7, #12]
70002fce:	2200      	movs	r2, #0
70002fd0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
70002fd2:	68fb      	ldr	r3, [r7, #12]
70002fd4:	2201      	movs	r2, #1
70002fd6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002fd8:	78fb      	ldrb	r3, [r7, #3]
70002fda:	f003 030f 	and.w	r3, r3, #15
70002fde:	b2da      	uxtb	r2, r3
70002fe0:	68fb      	ldr	r3, [r7, #12]
70002fe2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002fe4:	687b      	ldr	r3, [r7, #4]
70002fe6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002fea:	2b01      	cmp	r3, #1
70002fec:	d101      	bne.n	70002ff2 <HAL_PCD_EP_SetStall+0x82>
70002fee:	2302      	movs	r3, #2
70002ff0:	e01d      	b.n	7000302e <HAL_PCD_EP_SetStall+0xbe>
70002ff2:	687b      	ldr	r3, [r7, #4]
70002ff4:	2201      	movs	r2, #1
70002ff6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
70002ffa:	687b      	ldr	r3, [r7, #4]
70002ffc:	681b      	ldr	r3, [r3, #0]
70002ffe:	68f9      	ldr	r1, [r7, #12]
70003000:	4618      	mov	r0, r3
70003002:	f003 fc41 	bl	70006888 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
70003006:	78fb      	ldrb	r3, [r7, #3]
70003008:	f003 030f 	and.w	r3, r3, #15
7000300c:	2b00      	cmp	r3, #0
7000300e:	d109      	bne.n	70003024 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
70003010:	687b      	ldr	r3, [r7, #4]
70003012:	6818      	ldr	r0, [r3, #0]
70003014:	687b      	ldr	r3, [r7, #4]
70003016:	7999      	ldrb	r1, [r3, #6]
70003018:	687b      	ldr	r3, [r7, #4]
7000301a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
7000301e:	461a      	mov	r2, r3
70003020:	f003 fe34 	bl	70006c8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
70003024:	687b      	ldr	r3, [r7, #4]
70003026:	2200      	movs	r2, #0
70003028:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
7000302c:	2300      	movs	r3, #0
}
7000302e:	4618      	mov	r0, r3
70003030:	3710      	adds	r7, #16
70003032:	46bd      	mov	sp, r7
70003034:	bd80      	pop	{r7, pc}

70003036 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70003036:	b580      	push	{r7, lr}
70003038:	b084      	sub	sp, #16
7000303a:	af00      	add	r7, sp, #0
7000303c:	6078      	str	r0, [r7, #4]
7000303e:	460b      	mov	r3, r1
70003040:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
70003042:	78fb      	ldrb	r3, [r7, #3]
70003044:	f003 030f 	and.w	r3, r3, #15
70003048:	687a      	ldr	r2, [r7, #4]
7000304a:	7912      	ldrb	r2, [r2, #4]
7000304c:	4293      	cmp	r3, r2
7000304e:	d901      	bls.n	70003054 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
70003050:	2301      	movs	r3, #1
70003052:	e042      	b.n	700030da <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
70003054:	f997 3003 	ldrsb.w	r3, [r7, #3]
70003058:	2b00      	cmp	r3, #0
7000305a:	da0f      	bge.n	7000307c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
7000305c:	78fb      	ldrb	r3, [r7, #3]
7000305e:	f003 020f 	and.w	r2, r3, #15
70003062:	4613      	mov	r3, r2
70003064:	00db      	lsls	r3, r3, #3
70003066:	4413      	add	r3, r2
70003068:	009b      	lsls	r3, r3, #2
7000306a:	3310      	adds	r3, #16
7000306c:	687a      	ldr	r2, [r7, #4]
7000306e:	4413      	add	r3, r2
70003070:	3304      	adds	r3, #4
70003072:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70003074:	68fb      	ldr	r3, [r7, #12]
70003076:	2201      	movs	r2, #1
70003078:	705a      	strb	r2, [r3, #1]
7000307a:	e00f      	b.n	7000309c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
7000307c:	78fb      	ldrb	r3, [r7, #3]
7000307e:	f003 020f 	and.w	r2, r3, #15
70003082:	4613      	mov	r3, r2
70003084:	00db      	lsls	r3, r3, #3
70003086:	4413      	add	r3, r2
70003088:	009b      	lsls	r3, r3, #2
7000308a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
7000308e:	687a      	ldr	r2, [r7, #4]
70003090:	4413      	add	r3, r2
70003092:	3304      	adds	r3, #4
70003094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70003096:	68fb      	ldr	r3, [r7, #12]
70003098:	2200      	movs	r2, #0
7000309a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
7000309c:	68fb      	ldr	r3, [r7, #12]
7000309e:	2200      	movs	r2, #0
700030a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
700030a2:	78fb      	ldrb	r3, [r7, #3]
700030a4:	f003 030f 	and.w	r3, r3, #15
700030a8:	b2da      	uxtb	r2, r3
700030aa:	68fb      	ldr	r3, [r7, #12]
700030ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
700030ae:	687b      	ldr	r3, [r7, #4]
700030b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
700030b4:	2b01      	cmp	r3, #1
700030b6:	d101      	bne.n	700030bc <HAL_PCD_EP_ClrStall+0x86>
700030b8:	2302      	movs	r3, #2
700030ba:	e00e      	b.n	700030da <HAL_PCD_EP_ClrStall+0xa4>
700030bc:	687b      	ldr	r3, [r7, #4]
700030be:	2201      	movs	r2, #1
700030c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
700030c4:	687b      	ldr	r3, [r7, #4]
700030c6:	681b      	ldr	r3, [r3, #0]
700030c8:	68f9      	ldr	r1, [r7, #12]
700030ca:	4618      	mov	r0, r3
700030cc:	f003 fc4a 	bl	70006964 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
700030d0:	687b      	ldr	r3, [r7, #4]
700030d2:	2200      	movs	r2, #0
700030d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
700030d8:	2300      	movs	r3, #0
}
700030da:	4618      	mov	r0, r3
700030dc:	3710      	adds	r7, #16
700030de:	46bd      	mov	sp, r7
700030e0:	bd80      	pop	{r7, pc}

700030e2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
700030e2:	b580      	push	{r7, lr}
700030e4:	b084      	sub	sp, #16
700030e6:	af00      	add	r7, sp, #0
700030e8:	6078      	str	r0, [r7, #4]
700030ea:	460b      	mov	r3, r1
700030ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
700030ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
700030f2:	2b00      	cmp	r3, #0
700030f4:	da0c      	bge.n	70003110 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
700030f6:	78fb      	ldrb	r3, [r7, #3]
700030f8:	f003 020f 	and.w	r2, r3, #15
700030fc:	4613      	mov	r3, r2
700030fe:	00db      	lsls	r3, r3, #3
70003100:	4413      	add	r3, r2
70003102:	009b      	lsls	r3, r3, #2
70003104:	3310      	adds	r3, #16
70003106:	687a      	ldr	r2, [r7, #4]
70003108:	4413      	add	r3, r2
7000310a:	3304      	adds	r3, #4
7000310c:	60fb      	str	r3, [r7, #12]
7000310e:	e00c      	b.n	7000312a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70003110:	78fb      	ldrb	r3, [r7, #3]
70003112:	f003 020f 	and.w	r2, r3, #15
70003116:	4613      	mov	r3, r2
70003118:	00db      	lsls	r3, r3, #3
7000311a:	4413      	add	r3, r2
7000311c:	009b      	lsls	r3, r3, #2
7000311e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70003122:	687a      	ldr	r2, [r7, #4]
70003124:	4413      	add	r3, r2
70003126:	3304      	adds	r3, #4
70003128:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
7000312a:	687b      	ldr	r3, [r7, #4]
7000312c:	681b      	ldr	r3, [r3, #0]
7000312e:	68f9      	ldr	r1, [r7, #12]
70003130:	4618      	mov	r0, r3
70003132:	f003 fa69 	bl	70006608 <USB_EPStopXfer>
70003136:	4603      	mov	r3, r0
70003138:	72fb      	strb	r3, [r7, #11]

  return ret;
7000313a:	7afb      	ldrb	r3, [r7, #11]
}
7000313c:	4618      	mov	r0, r3
7000313e:	3710      	adds	r7, #16
70003140:	46bd      	mov	sp, r7
70003142:	bd80      	pop	{r7, pc}

70003144 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70003144:	b580      	push	{r7, lr}
70003146:	b08a      	sub	sp, #40	@ 0x28
70003148:	af02      	add	r7, sp, #8
7000314a:	6078      	str	r0, [r7, #4]
7000314c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
7000314e:	687b      	ldr	r3, [r7, #4]
70003150:	681b      	ldr	r3, [r3, #0]
70003152:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70003154:	697b      	ldr	r3, [r7, #20]
70003156:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
70003158:	683a      	ldr	r2, [r7, #0]
7000315a:	4613      	mov	r3, r2
7000315c:	00db      	lsls	r3, r3, #3
7000315e:	4413      	add	r3, r2
70003160:	009b      	lsls	r3, r3, #2
70003162:	3310      	adds	r3, #16
70003164:	687a      	ldr	r2, [r7, #4]
70003166:	4413      	add	r3, r2
70003168:	3304      	adds	r3, #4
7000316a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
7000316c:	68fb      	ldr	r3, [r7, #12]
7000316e:	695a      	ldr	r2, [r3, #20]
70003170:	68fb      	ldr	r3, [r7, #12]
70003172:	691b      	ldr	r3, [r3, #16]
70003174:	429a      	cmp	r2, r3
70003176:	d901      	bls.n	7000317c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
70003178:	2301      	movs	r3, #1
7000317a:	e06b      	b.n	70003254 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
7000317c:	68fb      	ldr	r3, [r7, #12]
7000317e:	691a      	ldr	r2, [r3, #16]
70003180:	68fb      	ldr	r3, [r7, #12]
70003182:	695b      	ldr	r3, [r3, #20]
70003184:	1ad3      	subs	r3, r2, r3
70003186:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
70003188:	68fb      	ldr	r3, [r7, #12]
7000318a:	689b      	ldr	r3, [r3, #8]
7000318c:	69fa      	ldr	r2, [r7, #28]
7000318e:	429a      	cmp	r2, r3
70003190:	d902      	bls.n	70003198 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
70003192:	68fb      	ldr	r3, [r7, #12]
70003194:	689b      	ldr	r3, [r3, #8]
70003196:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
70003198:	69fb      	ldr	r3, [r7, #28]
7000319a:	3303      	adds	r3, #3
7000319c:	089b      	lsrs	r3, r3, #2
7000319e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
700031a0:	e02a      	b.n	700031f8 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
700031a2:	68fb      	ldr	r3, [r7, #12]
700031a4:	691a      	ldr	r2, [r3, #16]
700031a6:	68fb      	ldr	r3, [r7, #12]
700031a8:	695b      	ldr	r3, [r3, #20]
700031aa:	1ad3      	subs	r3, r2, r3
700031ac:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
700031ae:	68fb      	ldr	r3, [r7, #12]
700031b0:	689b      	ldr	r3, [r3, #8]
700031b2:	69fa      	ldr	r2, [r7, #28]
700031b4:	429a      	cmp	r2, r3
700031b6:	d902      	bls.n	700031be <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
700031b8:	68fb      	ldr	r3, [r7, #12]
700031ba:	689b      	ldr	r3, [r3, #8]
700031bc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
700031be:	69fb      	ldr	r3, [r7, #28]
700031c0:	3303      	adds	r3, #3
700031c2:	089b      	lsrs	r3, r3, #2
700031c4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
700031c6:	68fb      	ldr	r3, [r7, #12]
700031c8:	68d9      	ldr	r1, [r3, #12]
700031ca:	683b      	ldr	r3, [r7, #0]
700031cc:	b2da      	uxtb	r2, r3
700031ce:	69fb      	ldr	r3, [r7, #28]
700031d0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
700031d2:	687b      	ldr	r3, [r7, #4]
700031d4:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
700031d6:	9300      	str	r3, [sp, #0]
700031d8:	4603      	mov	r3, r0
700031da:	6978      	ldr	r0, [r7, #20]
700031dc:	f003 fabe 	bl	7000675c <USB_WritePacket>

    ep->xfer_buff  += len;
700031e0:	68fb      	ldr	r3, [r7, #12]
700031e2:	68da      	ldr	r2, [r3, #12]
700031e4:	69fb      	ldr	r3, [r7, #28]
700031e6:	441a      	add	r2, r3
700031e8:	68fb      	ldr	r3, [r7, #12]
700031ea:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
700031ec:	68fb      	ldr	r3, [r7, #12]
700031ee:	695a      	ldr	r2, [r3, #20]
700031f0:	69fb      	ldr	r3, [r7, #28]
700031f2:	441a      	add	r2, r3
700031f4:	68fb      	ldr	r3, [r7, #12]
700031f6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
700031f8:	683b      	ldr	r3, [r7, #0]
700031fa:	015a      	lsls	r2, r3, #5
700031fc:	693b      	ldr	r3, [r7, #16]
700031fe:	4413      	add	r3, r2
70003200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70003204:	699b      	ldr	r3, [r3, #24]
70003206:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70003208:	69ba      	ldr	r2, [r7, #24]
7000320a:	429a      	cmp	r2, r3
7000320c:	d809      	bhi.n	70003222 <PCD_WriteEmptyTxFifo+0xde>
7000320e:	68fb      	ldr	r3, [r7, #12]
70003210:	695a      	ldr	r2, [r3, #20]
70003212:	68fb      	ldr	r3, [r7, #12]
70003214:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70003216:	429a      	cmp	r2, r3
70003218:	d203      	bcs.n	70003222 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
7000321a:	68fb      	ldr	r3, [r7, #12]
7000321c:	691b      	ldr	r3, [r3, #16]
7000321e:	2b00      	cmp	r3, #0
70003220:	d1bf      	bne.n	700031a2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
70003222:	68fb      	ldr	r3, [r7, #12]
70003224:	691a      	ldr	r2, [r3, #16]
70003226:	68fb      	ldr	r3, [r7, #12]
70003228:	695b      	ldr	r3, [r3, #20]
7000322a:	429a      	cmp	r2, r3
7000322c:	d811      	bhi.n	70003252 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
7000322e:	683b      	ldr	r3, [r7, #0]
70003230:	f003 030f 	and.w	r3, r3, #15
70003234:	2201      	movs	r2, #1
70003236:	fa02 f303 	lsl.w	r3, r2, r3
7000323a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
7000323c:	693b      	ldr	r3, [r7, #16]
7000323e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70003242:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003244:	68bb      	ldr	r3, [r7, #8]
70003246:	43db      	mvns	r3, r3
70003248:	6939      	ldr	r1, [r7, #16]
7000324a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000324e:	4013      	ands	r3, r2
70003250:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
70003252:	2300      	movs	r3, #0
}
70003254:	4618      	mov	r0, r3
70003256:	3720      	adds	r7, #32
70003258:	46bd      	mov	sp, r7
7000325a:	bd80      	pop	{r7, pc}

7000325c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
7000325c:	b580      	push	{r7, lr}
7000325e:	b088      	sub	sp, #32
70003260:	af00      	add	r7, sp, #0
70003262:	6078      	str	r0, [r7, #4]
70003264:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003266:	687b      	ldr	r3, [r7, #4]
70003268:	681b      	ldr	r3, [r3, #0]
7000326a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000326c:	69fb      	ldr	r3, [r7, #28]
7000326e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70003270:	69fb      	ldr	r3, [r7, #28]
70003272:	333c      	adds	r3, #60	@ 0x3c
70003274:	3304      	adds	r3, #4
70003276:	681b      	ldr	r3, [r3, #0]
70003278:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
7000327a:	683b      	ldr	r3, [r7, #0]
7000327c:	015a      	lsls	r2, r3, #5
7000327e:	69bb      	ldr	r3, [r7, #24]
70003280:	4413      	add	r3, r2
70003282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003286:	689b      	ldr	r3, [r3, #8]
70003288:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
7000328a:	687b      	ldr	r3, [r7, #4]
7000328c:	799b      	ldrb	r3, [r3, #6]
7000328e:	2b01      	cmp	r3, #1
70003290:	d17b      	bne.n	7000338a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
70003292:	693b      	ldr	r3, [r7, #16]
70003294:	f003 0308 	and.w	r3, r3, #8
70003298:	2b00      	cmp	r3, #0
7000329a:	d015      	beq.n	700032c8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000329c:	697b      	ldr	r3, [r7, #20]
7000329e:	4a61      	ldr	r2, [pc, #388]	@ (70003424 <PCD_EP_OutXfrComplete_int+0x1c8>)
700032a0:	4293      	cmp	r3, r2
700032a2:	f240 80b9 	bls.w	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
700032a6:	693b      	ldr	r3, [r7, #16]
700032a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
700032ac:	2b00      	cmp	r3, #0
700032ae:	f000 80b3 	beq.w	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
700032b2:	683b      	ldr	r3, [r7, #0]
700032b4:	015a      	lsls	r2, r3, #5
700032b6:	69bb      	ldr	r3, [r7, #24]
700032b8:	4413      	add	r3, r2
700032ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700032be:	461a      	mov	r2, r3
700032c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700032c4:	6093      	str	r3, [r2, #8]
700032c6:	e0a7      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
700032c8:	693b      	ldr	r3, [r7, #16]
700032ca:	f003 0320 	and.w	r3, r3, #32
700032ce:	2b00      	cmp	r3, #0
700032d0:	d009      	beq.n	700032e6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700032d2:	683b      	ldr	r3, [r7, #0]
700032d4:	015a      	lsls	r2, r3, #5
700032d6:	69bb      	ldr	r3, [r7, #24]
700032d8:	4413      	add	r3, r2
700032da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700032de:	461a      	mov	r2, r3
700032e0:	2320      	movs	r3, #32
700032e2:	6093      	str	r3, [r2, #8]
700032e4:	e098      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
700032e6:	693b      	ldr	r3, [r7, #16]
700032e8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
700032ec:	2b00      	cmp	r3, #0
700032ee:	f040 8093 	bne.w	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
700032f2:	697b      	ldr	r3, [r7, #20]
700032f4:	4a4b      	ldr	r2, [pc, #300]	@ (70003424 <PCD_EP_OutXfrComplete_int+0x1c8>)
700032f6:	4293      	cmp	r3, r2
700032f8:	d90f      	bls.n	7000331a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
700032fa:	693b      	ldr	r3, [r7, #16]
700032fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003300:	2b00      	cmp	r3, #0
70003302:	d00a      	beq.n	7000331a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003304:	683b      	ldr	r3, [r7, #0]
70003306:	015a      	lsls	r2, r3, #5
70003308:	69bb      	ldr	r3, [r7, #24]
7000330a:	4413      	add	r3, r2
7000330c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003310:	461a      	mov	r2, r3
70003312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003316:	6093      	str	r3, [r2, #8]
70003318:	e07e      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
7000331a:	683a      	ldr	r2, [r7, #0]
7000331c:	4613      	mov	r3, r2
7000331e:	00db      	lsls	r3, r3, #3
70003320:	4413      	add	r3, r2
70003322:	009b      	lsls	r3, r3, #2
70003324:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70003328:	687a      	ldr	r2, [r7, #4]
7000332a:	4413      	add	r3, r2
7000332c:	3304      	adds	r3, #4
7000332e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
70003330:	68fb      	ldr	r3, [r7, #12]
70003332:	6a1a      	ldr	r2, [r3, #32]
70003334:	683b      	ldr	r3, [r7, #0]
70003336:	0159      	lsls	r1, r3, #5
70003338:	69bb      	ldr	r3, [r7, #24]
7000333a:	440b      	add	r3, r1
7000333c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003340:	691b      	ldr	r3, [r3, #16]
70003342:	f3c3 0312 	ubfx	r3, r3, #0, #19
70003346:	1ad2      	subs	r2, r2, r3
70003348:	68fb      	ldr	r3, [r7, #12]
7000334a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
7000334c:	683b      	ldr	r3, [r7, #0]
7000334e:	2b00      	cmp	r3, #0
70003350:	d114      	bne.n	7000337c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
70003352:	68fb      	ldr	r3, [r7, #12]
70003354:	691b      	ldr	r3, [r3, #16]
70003356:	2b00      	cmp	r3, #0
70003358:	d109      	bne.n	7000336e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
7000335a:	687b      	ldr	r3, [r7, #4]
7000335c:	6818      	ldr	r0, [r3, #0]
7000335e:	687b      	ldr	r3, [r7, #4]
70003360:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003364:	461a      	mov	r2, r3
70003366:	2101      	movs	r1, #1
70003368:	f003 fc90 	bl	70006c8c <USB_EP0_OutStart>
7000336c:	e006      	b.n	7000337c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
7000336e:	68fb      	ldr	r3, [r7, #12]
70003370:	68da      	ldr	r2, [r3, #12]
70003372:	68fb      	ldr	r3, [r7, #12]
70003374:	695b      	ldr	r3, [r3, #20]
70003376:	441a      	add	r2, r3
70003378:	68fb      	ldr	r3, [r7, #12]
7000337a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
7000337c:	683b      	ldr	r3, [r7, #0]
7000337e:	b2db      	uxtb	r3, r3
70003380:	4619      	mov	r1, r3
70003382:	6878      	ldr	r0, [r7, #4]
70003384:	f005 f966 	bl	70008654 <HAL_PCD_DataOutStageCallback>
70003388:	e046      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
7000338a:	697b      	ldr	r3, [r7, #20]
7000338c:	4a26      	ldr	r2, [pc, #152]	@ (70003428 <PCD_EP_OutXfrComplete_int+0x1cc>)
7000338e:	4293      	cmp	r3, r2
70003390:	d124      	bne.n	700033dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
70003392:	693b      	ldr	r3, [r7, #16]
70003394:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70003398:	2b00      	cmp	r3, #0
7000339a:	d00a      	beq.n	700033b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
7000339c:	683b      	ldr	r3, [r7, #0]
7000339e:	015a      	lsls	r2, r3, #5
700033a0:	69bb      	ldr	r3, [r7, #24]
700033a2:	4413      	add	r3, r2
700033a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700033a8:	461a      	mov	r2, r3
700033aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700033ae:	6093      	str	r3, [r2, #8]
700033b0:	e032      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
700033b2:	693b      	ldr	r3, [r7, #16]
700033b4:	f003 0320 	and.w	r3, r3, #32
700033b8:	2b00      	cmp	r3, #0
700033ba:	d008      	beq.n	700033ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700033bc:	683b      	ldr	r3, [r7, #0]
700033be:	015a      	lsls	r2, r3, #5
700033c0:	69bb      	ldr	r3, [r7, #24]
700033c2:	4413      	add	r3, r2
700033c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700033c8:	461a      	mov	r2, r3
700033ca:	2320      	movs	r3, #32
700033cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700033ce:	683b      	ldr	r3, [r7, #0]
700033d0:	b2db      	uxtb	r3, r3
700033d2:	4619      	mov	r1, r3
700033d4:	6878      	ldr	r0, [r7, #4]
700033d6:	f005 f93d 	bl	70008654 <HAL_PCD_DataOutStageCallback>
700033da:	e01d      	b.n	70003418 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
700033dc:	683b      	ldr	r3, [r7, #0]
700033de:	2b00      	cmp	r3, #0
700033e0:	d114      	bne.n	7000340c <PCD_EP_OutXfrComplete_int+0x1b0>
700033e2:	6879      	ldr	r1, [r7, #4]
700033e4:	683a      	ldr	r2, [r7, #0]
700033e6:	4613      	mov	r3, r2
700033e8:	00db      	lsls	r3, r3, #3
700033ea:	4413      	add	r3, r2
700033ec:	009b      	lsls	r3, r3, #2
700033ee:	440b      	add	r3, r1
700033f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
700033f4:	681b      	ldr	r3, [r3, #0]
700033f6:	2b00      	cmp	r3, #0
700033f8:	d108      	bne.n	7000340c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
700033fa:	687b      	ldr	r3, [r7, #4]
700033fc:	6818      	ldr	r0, [r3, #0]
700033fe:	687b      	ldr	r3, [r7, #4]
70003400:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003404:	461a      	mov	r2, r3
70003406:	2100      	movs	r1, #0
70003408:	f003 fc40 	bl	70006c8c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
7000340c:	683b      	ldr	r3, [r7, #0]
7000340e:	b2db      	uxtb	r3, r3
70003410:	4619      	mov	r1, r3
70003412:	6878      	ldr	r0, [r7, #4]
70003414:	f005 f91e 	bl	70008654 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
70003418:	2300      	movs	r3, #0
}
7000341a:	4618      	mov	r0, r3
7000341c:	3720      	adds	r7, #32
7000341e:	46bd      	mov	sp, r7
70003420:	bd80      	pop	{r7, pc}
70003422:	bf00      	nop
70003424:	4f54300a 	.word	0x4f54300a
70003428:	4f54310a 	.word	0x4f54310a

7000342c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
7000342c:	b580      	push	{r7, lr}
7000342e:	b086      	sub	sp, #24
70003430:	af00      	add	r7, sp, #0
70003432:	6078      	str	r0, [r7, #4]
70003434:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003436:	687b      	ldr	r3, [r7, #4]
70003438:	681b      	ldr	r3, [r3, #0]
7000343a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000343c:	697b      	ldr	r3, [r7, #20]
7000343e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70003440:	697b      	ldr	r3, [r7, #20]
70003442:	333c      	adds	r3, #60	@ 0x3c
70003444:	3304      	adds	r3, #4
70003446:	681b      	ldr	r3, [r3, #0]
70003448:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
7000344a:	683b      	ldr	r3, [r7, #0]
7000344c:	015a      	lsls	r2, r3, #5
7000344e:	693b      	ldr	r3, [r7, #16]
70003450:	4413      	add	r3, r2
70003452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003456:	689b      	ldr	r3, [r3, #8]
70003458:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000345a:	68fb      	ldr	r3, [r7, #12]
7000345c:	4a15      	ldr	r2, [pc, #84]	@ (700034b4 <PCD_EP_OutSetupPacket_int+0x88>)
7000345e:	4293      	cmp	r3, r2
70003460:	d90e      	bls.n	70003480 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70003462:	68bb      	ldr	r3, [r7, #8]
70003464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003468:	2b00      	cmp	r3, #0
7000346a:	d009      	beq.n	70003480 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
7000346c:	683b      	ldr	r3, [r7, #0]
7000346e:	015a      	lsls	r2, r3, #5
70003470:	693b      	ldr	r3, [r7, #16]
70003472:	4413      	add	r3, r2
70003474:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003478:	461a      	mov	r2, r3
7000347a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000347e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
70003480:	6878      	ldr	r0, [r7, #4]
70003482:	f005 f8d5 	bl	70008630 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
70003486:	68fb      	ldr	r3, [r7, #12]
70003488:	4a0a      	ldr	r2, [pc, #40]	@ (700034b4 <PCD_EP_OutSetupPacket_int+0x88>)
7000348a:	4293      	cmp	r3, r2
7000348c:	d90c      	bls.n	700034a8 <PCD_EP_OutSetupPacket_int+0x7c>
7000348e:	687b      	ldr	r3, [r7, #4]
70003490:	799b      	ldrb	r3, [r3, #6]
70003492:	2b01      	cmp	r3, #1
70003494:	d108      	bne.n	700034a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
70003496:	687b      	ldr	r3, [r7, #4]
70003498:	6818      	ldr	r0, [r3, #0]
7000349a:	687b      	ldr	r3, [r7, #4]
7000349c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700034a0:	461a      	mov	r2, r3
700034a2:	2101      	movs	r1, #1
700034a4:	f003 fbf2 	bl	70006c8c <USB_EP0_OutStart>
  }

  return HAL_OK;
700034a8:	2300      	movs	r3, #0
}
700034aa:	4618      	mov	r0, r3
700034ac:	3718      	adds	r7, #24
700034ae:	46bd      	mov	sp, r7
700034b0:	bd80      	pop	{r7, pc}
700034b2:	bf00      	nop
700034b4:	4f54300a 	.word	0x4f54300a

700034b8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
700034b8:	b480      	push	{r7}
700034ba:	b085      	sub	sp, #20
700034bc:	af00      	add	r7, sp, #0
700034be:	6078      	str	r0, [r7, #4]
700034c0:	460b      	mov	r3, r1
700034c2:	70fb      	strb	r3, [r7, #3]
700034c4:	4613      	mov	r3, r2
700034c6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
700034c8:	687b      	ldr	r3, [r7, #4]
700034ca:	681b      	ldr	r3, [r3, #0]
700034cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700034ce:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
700034d0:	78fb      	ldrb	r3, [r7, #3]
700034d2:	2b00      	cmp	r3, #0
700034d4:	d107      	bne.n	700034e6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
700034d6:	883b      	ldrh	r3, [r7, #0]
700034d8:	0419      	lsls	r1, r3, #16
700034da:	687b      	ldr	r3, [r7, #4]
700034dc:	681b      	ldr	r3, [r3, #0]
700034de:	68ba      	ldr	r2, [r7, #8]
700034e0:	430a      	orrs	r2, r1
700034e2:	629a      	str	r2, [r3, #40]	@ 0x28
700034e4:	e028      	b.n	70003538 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
700034e6:	687b      	ldr	r3, [r7, #4]
700034e8:	681b      	ldr	r3, [r3, #0]
700034ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700034ec:	0c1b      	lsrs	r3, r3, #16
700034ee:	68ba      	ldr	r2, [r7, #8]
700034f0:	4413      	add	r3, r2
700034f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
700034f4:	2300      	movs	r3, #0
700034f6:	73fb      	strb	r3, [r7, #15]
700034f8:	e00d      	b.n	70003516 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
700034fa:	687b      	ldr	r3, [r7, #4]
700034fc:	681a      	ldr	r2, [r3, #0]
700034fe:	7bfb      	ldrb	r3, [r7, #15]
70003500:	3340      	adds	r3, #64	@ 0x40
70003502:	009b      	lsls	r3, r3, #2
70003504:	4413      	add	r3, r2
70003506:	685b      	ldr	r3, [r3, #4]
70003508:	0c1b      	lsrs	r3, r3, #16
7000350a:	68ba      	ldr	r2, [r7, #8]
7000350c:	4413      	add	r3, r2
7000350e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
70003510:	7bfb      	ldrb	r3, [r7, #15]
70003512:	3301      	adds	r3, #1
70003514:	73fb      	strb	r3, [r7, #15]
70003516:	7bfa      	ldrb	r2, [r7, #15]
70003518:	78fb      	ldrb	r3, [r7, #3]
7000351a:	3b01      	subs	r3, #1
7000351c:	429a      	cmp	r2, r3
7000351e:	d3ec      	bcc.n	700034fa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
70003520:	883b      	ldrh	r3, [r7, #0]
70003522:	0418      	lsls	r0, r3, #16
70003524:	687b      	ldr	r3, [r7, #4]
70003526:	6819      	ldr	r1, [r3, #0]
70003528:	78fb      	ldrb	r3, [r7, #3]
7000352a:	3b01      	subs	r3, #1
7000352c:	68ba      	ldr	r2, [r7, #8]
7000352e:	4302      	orrs	r2, r0
70003530:	3340      	adds	r3, #64	@ 0x40
70003532:	009b      	lsls	r3, r3, #2
70003534:	440b      	add	r3, r1
70003536:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
70003538:	2300      	movs	r3, #0
}
7000353a:	4618      	mov	r0, r3
7000353c:	3714      	adds	r7, #20
7000353e:	46bd      	mov	sp, r7
70003540:	f85d 7b04 	ldr.w	r7, [sp], #4
70003544:	4770      	bx	lr

70003546 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
70003546:	b480      	push	{r7}
70003548:	b083      	sub	sp, #12
7000354a:	af00      	add	r7, sp, #0
7000354c:	6078      	str	r0, [r7, #4]
7000354e:	460b      	mov	r3, r1
70003550:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
70003552:	687b      	ldr	r3, [r7, #4]
70003554:	681b      	ldr	r3, [r3, #0]
70003556:	887a      	ldrh	r2, [r7, #2]
70003558:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
7000355a:	2300      	movs	r3, #0
}
7000355c:	4618      	mov	r0, r3
7000355e:	370c      	adds	r7, #12
70003560:	46bd      	mov	sp, r7
70003562:	f85d 7b04 	ldr.w	r7, [sp], #4
70003566:	4770      	bx	lr

70003568 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
70003568:	b480      	push	{r7}
7000356a:	b085      	sub	sp, #20
7000356c:	af00      	add	r7, sp, #0
7000356e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003570:	687b      	ldr	r3, [r7, #4]
70003572:	681b      	ldr	r3, [r3, #0]
70003574:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
70003576:	687b      	ldr	r3, [r7, #4]
70003578:	2201      	movs	r2, #1
7000357a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
7000357e:	687b      	ldr	r3, [r7, #4]
70003580:	2200      	movs	r2, #0
70003582:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
70003586:	68fb      	ldr	r3, [r7, #12]
70003588:	699b      	ldr	r3, [r3, #24]
7000358a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
7000358e:	68fb      	ldr	r3, [r7, #12]
70003590:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
70003592:	68fb      	ldr	r3, [r7, #12]
70003594:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
70003596:	4b05      	ldr	r3, [pc, #20]	@ (700035ac <HAL_PCDEx_ActivateLPM+0x44>)
70003598:	4313      	orrs	r3, r2
7000359a:	68fa      	ldr	r2, [r7, #12]
7000359c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
7000359e:	2300      	movs	r3, #0
}
700035a0:	4618      	mov	r0, r3
700035a2:	3714      	adds	r7, #20
700035a4:	46bd      	mov	sp, r7
700035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
700035aa:	4770      	bx	lr
700035ac:	10000003 	.word	0x10000003

700035b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
700035b0:	b480      	push	{r7}
700035b2:	b083      	sub	sp, #12
700035b4:	af00      	add	r7, sp, #0
700035b6:	6078      	str	r0, [r7, #4]
700035b8:	460b      	mov	r3, r1
700035ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
700035bc:	bf00      	nop
700035be:	370c      	adds	r7, #12
700035c0:	46bd      	mov	sp, r7
700035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
700035c6:	4770      	bx	lr

700035c8 <HAL_PWR_ConfigPVD>:
  *         configure will replace a possible previous configuration done through
  *         HAL_PWREx_ConfigAVD.
  * @retval None.
  */
void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
{
700035c8:	b480      	push	{r7}
700035ca:	b083      	sub	sp, #12
700035cc:	af00      	add	r7, sp, #0
700035ce:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
700035d0:	687b      	ldr	r3, [r7, #4]
700035d2:	2b00      	cmp	r3, #0
700035d4:	d069      	beq.n	700036aa <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
700035d6:	4b38      	ldr	r3, [pc, #224]	@ (700036b8 <HAL_PWR_ConfigPVD+0xf0>)
700035d8:	681b      	ldr	r3, [r3, #0]
700035da:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
700035de:	687b      	ldr	r3, [r7, #4]
700035e0:	681b      	ldr	r3, [r3, #0]
700035e2:	4935      	ldr	r1, [pc, #212]	@ (700036b8 <HAL_PWR_ConfigPVD+0xf0>)
700035e4:	4313      	orrs	r3, r2
700035e6:	600b      	str	r3, [r1, #0]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
700035e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700035ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700035f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700035f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700035f8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
700035fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003600:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003604:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003608:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000360c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
70003610:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003614:	681b      	ldr	r3, [r3, #0]
70003616:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000361a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000361e:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
70003620:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003624:	685b      	ldr	r3, [r3, #4]
70003626:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000362a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000362e:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
70003630:	687b      	ldr	r3, [r7, #4]
70003632:	685b      	ldr	r3, [r3, #4]
70003634:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70003638:	2b00      	cmp	r3, #0
7000363a:	d009      	beq.n	70003650 <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
7000363c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003644:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003648:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000364c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
70003650:	687b      	ldr	r3, [r7, #4]
70003652:	685b      	ldr	r3, [r3, #4]
70003654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003658:	2b00      	cmp	r3, #0
7000365a:	d009      	beq.n	70003670 <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
7000365c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003664:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000366c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
70003670:	687b      	ldr	r3, [r7, #4]
70003672:	685b      	ldr	r3, [r3, #4]
70003674:	f003 0301 	and.w	r3, r3, #1
70003678:	2b00      	cmp	r3, #0
7000367a:	d007      	beq.n	7000368c <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
7000367c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003680:	681b      	ldr	r3, [r3, #0]
70003682:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003686:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000368a:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
7000368c:	687b      	ldr	r3, [r7, #4]
7000368e:	685b      	ldr	r3, [r3, #4]
70003690:	f003 0302 	and.w	r3, r3, #2
70003694:	2b00      	cmp	r3, #0
70003696:	d009      	beq.n	700036ac <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
70003698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
7000369c:	685b      	ldr	r3, [r3, #4]
7000369e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700036a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700036a6:	6053      	str	r3, [r2, #4]
700036a8:	e000      	b.n	700036ac <HAL_PWR_ConfigPVD+0xe4>
    return;
700036aa:	bf00      	nop
  }
}
700036ac:	370c      	adds	r7, #12
700036ae:	46bd      	mov	sp, r7
700036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
700036b4:	4770      	bx	lr
700036b6:	bf00      	nop
700036b8:	58024800 	.word	0x58024800

700036bc <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
700036bc:	b480      	push	{r7}
700036be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_PVDE);
700036c0:	4b05      	ldr	r3, [pc, #20]	@ (700036d8 <HAL_PWR_EnablePVD+0x1c>)
700036c2:	681b      	ldr	r3, [r3, #0]
700036c4:	4a04      	ldr	r2, [pc, #16]	@ (700036d8 <HAL_PWR_EnablePVD+0x1c>)
700036c6:	f043 0310 	orr.w	r3, r3, #16
700036ca:	6013      	str	r3, [r2, #0]
}
700036cc:	bf00      	nop
700036ce:	46bd      	mov	sp, r7
700036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
700036d4:	4770      	bx	lr
700036d6:	bf00      	nop
700036d8:	58024800 	.word	0x58024800

700036dc <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBReg(void)
{
700036dc:	b480      	push	{r7}
700036de:	af00      	add	r7, sp, #0
  /* Enable the USB regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBREGEN);
700036e0:	4b05      	ldr	r3, [pc, #20]	@ (700036f8 <HAL_PWREx_EnableUSBReg+0x1c>)
700036e2:	68db      	ldr	r3, [r3, #12]
700036e4:	4a04      	ldr	r2, [pc, #16]	@ (700036f8 <HAL_PWREx_EnableUSBReg+0x1c>)
700036e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
700036ea:	60d3      	str	r3, [r2, #12]
}
700036ec:	bf00      	nop
700036ee:	46bd      	mov	sp, r7
700036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
700036f4:	4770      	bx	lr
700036f6:	bf00      	nop
700036f8:	58024800 	.word	0x58024800

700036fc <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
700036fc:	b580      	push	{r7, lr}
700036fe:	b082      	sub	sp, #8
70003700:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
70003702:	4b0f      	ldr	r3, [pc, #60]	@ (70003740 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003704:	68db      	ldr	r3, [r3, #12]
70003706:	4a0e      	ldr	r2, [pc, #56]	@ (70003740 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003708:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
7000370c:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
7000370e:	f7fd fffd 	bl	7000170c <HAL_GetTick>
70003712:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003714:	e009      	b.n	7000372a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
70003716:	f7fd fff9 	bl	7000170c <HAL_GetTick>
7000371a:	4602      	mov	r2, r0
7000371c:	687b      	ldr	r3, [r7, #4]
7000371e:	1ad3      	subs	r3, r2, r3
70003720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003724:	d901      	bls.n	7000372a <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
70003726:	2301      	movs	r3, #1
70003728:	e006      	b.n	70003738 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
7000372a:	4b05      	ldr	r3, [pc, #20]	@ (70003740 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
7000372c:	68db      	ldr	r3, [r3, #12]
7000372e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70003732:	2b00      	cmp	r3, #0
70003734:	d0ef      	beq.n	70003716 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
70003736:	2300      	movs	r3, #0
}
70003738:	4618      	mov	r0, r3
7000373a:	3708      	adds	r7, #8
7000373c:	46bd      	mov	sp, r7
7000373e:	bd80      	pop	{r7, pc}
70003740:	58024800 	.word	0x58024800

70003744 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003744:	b580      	push	{r7, lr}
70003746:	b088      	sub	sp, #32
70003748:	af00      	add	r7, sp, #0
7000374a:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
7000374c:	687b      	ldr	r3, [r7, #4]
7000374e:	2b00      	cmp	r3, #0
70003750:	d101      	bne.n	70003756 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
70003752:	2301      	movs	r3, #1
70003754:	e328      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
70003756:	4b97      	ldr	r3, [pc, #604]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003758:	691b      	ldr	r3, [r3, #16]
7000375a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
7000375e:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
70003760:	4b94      	ldr	r3, [pc, #592]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003764:	f003 0303 	and.w	r3, r3, #3
70003768:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
7000376a:	4b92      	ldr	r3, [pc, #584]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000376c:	681b      	ldr	r3, [r3, #0]
7000376e:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
70003772:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003774:	687b      	ldr	r3, [r7, #4]
70003776:	681b      	ldr	r3, [r3, #0]
70003778:	f003 0301 	and.w	r3, r3, #1
7000377c:	2b00      	cmp	r3, #0
7000377e:	f000 809c 	beq.w	700038ba <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
70003782:	69fb      	ldr	r3, [r7, #28]
70003784:	2b10      	cmp	r3, #16
70003786:	d005      	beq.n	70003794 <HAL_RCC_OscConfig+0x50>
70003788:	697b      	ldr	r3, [r7, #20]
7000378a:	2b00      	cmp	r3, #0
7000378c:	d009      	beq.n	700037a2 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
7000378e:	69bb      	ldr	r3, [r7, #24]
70003790:	2b02      	cmp	r3, #2
70003792:	d106      	bne.n	700037a2 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70003794:	687b      	ldr	r3, [r7, #4]
70003796:	685b      	ldr	r3, [r3, #4]
70003798:	2b00      	cmp	r3, #0
7000379a:	f040 808e 	bne.w	700038ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
7000379e:	2301      	movs	r3, #1
700037a0:	e302      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
700037a2:	687b      	ldr	r3, [r7, #4]
700037a4:	685b      	ldr	r3, [r3, #4]
700037a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700037aa:	d106      	bne.n	700037ba <HAL_RCC_OscConfig+0x76>
700037ac:	4b81      	ldr	r3, [pc, #516]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037ae:	681b      	ldr	r3, [r3, #0]
700037b0:	4a80      	ldr	r2, [pc, #512]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700037b6:	6013      	str	r3, [r2, #0]
700037b8:	e058      	b.n	7000386c <HAL_RCC_OscConfig+0x128>
700037ba:	687b      	ldr	r3, [r7, #4]
700037bc:	685b      	ldr	r3, [r3, #4]
700037be:	2b00      	cmp	r3, #0
700037c0:	d112      	bne.n	700037e8 <HAL_RCC_OscConfig+0xa4>
700037c2:	4b7c      	ldr	r3, [pc, #496]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037c4:	681b      	ldr	r3, [r3, #0]
700037c6:	4a7b      	ldr	r2, [pc, #492]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700037cc:	6013      	str	r3, [r2, #0]
700037ce:	4b79      	ldr	r3, [pc, #484]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037d0:	681b      	ldr	r3, [r3, #0]
700037d2:	4a78      	ldr	r2, [pc, #480]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037d4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700037d8:	6013      	str	r3, [r2, #0]
700037da:	4b76      	ldr	r3, [pc, #472]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037dc:	681b      	ldr	r3, [r3, #0]
700037de:	4a75      	ldr	r2, [pc, #468]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700037e4:	6013      	str	r3, [r2, #0]
700037e6:	e041      	b.n	7000386c <HAL_RCC_OscConfig+0x128>
700037e8:	687b      	ldr	r3, [r7, #4]
700037ea:	685b      	ldr	r3, [r3, #4]
700037ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700037f0:	d112      	bne.n	70003818 <HAL_RCC_OscConfig+0xd4>
700037f2:	4b70      	ldr	r3, [pc, #448]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037f4:	681b      	ldr	r3, [r3, #0]
700037f6:	4a6f      	ldr	r2, [pc, #444]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700037f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700037fc:	6013      	str	r3, [r2, #0]
700037fe:	4b6d      	ldr	r3, [pc, #436]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003800:	681b      	ldr	r3, [r3, #0]
70003802:	4a6c      	ldr	r2, [pc, #432]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003804:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003808:	6013      	str	r3, [r2, #0]
7000380a:	4b6a      	ldr	r3, [pc, #424]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000380c:	681b      	ldr	r3, [r3, #0]
7000380e:	4a69      	ldr	r2, [pc, #420]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003810:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003814:	6013      	str	r3, [r2, #0]
70003816:	e029      	b.n	7000386c <HAL_RCC_OscConfig+0x128>
70003818:	687b      	ldr	r3, [r7, #4]
7000381a:	685b      	ldr	r3, [r3, #4]
7000381c:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
70003820:	d112      	bne.n	70003848 <HAL_RCC_OscConfig+0x104>
70003822:	4b64      	ldr	r3, [pc, #400]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003824:	681b      	ldr	r3, [r3, #0]
70003826:	4a63      	ldr	r2, [pc, #396]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000382c:	6013      	str	r3, [r2, #0]
7000382e:	4b61      	ldr	r3, [pc, #388]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003830:	681b      	ldr	r3, [r3, #0]
70003832:	4a60      	ldr	r2, [pc, #384]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003834:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70003838:	6013      	str	r3, [r2, #0]
7000383a:	4b5e      	ldr	r3, [pc, #376]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000383c:	681b      	ldr	r3, [r3, #0]
7000383e:	4a5d      	ldr	r2, [pc, #372]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003844:	6013      	str	r3, [r2, #0]
70003846:	e011      	b.n	7000386c <HAL_RCC_OscConfig+0x128>
70003848:	4b5a      	ldr	r3, [pc, #360]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000384a:	681b      	ldr	r3, [r3, #0]
7000384c:	4a59      	ldr	r2, [pc, #356]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000384e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003852:	6013      	str	r3, [r2, #0]
70003854:	4b57      	ldr	r3, [pc, #348]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003856:	681b      	ldr	r3, [r3, #0]
70003858:	4a56      	ldr	r2, [pc, #344]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000385a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
7000385e:	6013      	str	r3, [r2, #0]
70003860:	4b54      	ldr	r3, [pc, #336]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003862:	681b      	ldr	r3, [r3, #0]
70003864:	4a53      	ldr	r2, [pc, #332]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003866:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
7000386a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000386c:	f7fd ff4e 	bl	7000170c <HAL_GetTick>
70003870:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
70003872:	687b      	ldr	r3, [r7, #4]
70003874:	685b      	ldr	r3, [r3, #4]
70003876:	2b00      	cmp	r3, #0
70003878:	d019      	beq.n	700038ae <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
7000387a:	e008      	b.n	7000388e <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
7000387c:	f7fd ff46 	bl	7000170c <HAL_GetTick>
70003880:	4602      	mov	r2, r0
70003882:	693b      	ldr	r3, [r7, #16]
70003884:	1ad3      	subs	r3, r2, r3
70003886:	2b64      	cmp	r3, #100	@ 0x64
70003888:	d901      	bls.n	7000388e <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
7000388a:	2303      	movs	r3, #3
7000388c:	e28c      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
7000388e:	4b49      	ldr	r3, [pc, #292]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003890:	681b      	ldr	r3, [r3, #0]
70003892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003896:	2b00      	cmp	r3, #0
70003898:	d0f0      	beq.n	7000387c <HAL_RCC_OscConfig+0x138>
7000389a:	e00e      	b.n	700038ba <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
7000389c:	f7fd ff36 	bl	7000170c <HAL_GetTick>
700038a0:	4602      	mov	r2, r0
700038a2:	693b      	ldr	r3, [r7, #16]
700038a4:	1ad3      	subs	r3, r2, r3
700038a6:	2b64      	cmp	r3, #100	@ 0x64
700038a8:	d901      	bls.n	700038ae <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
700038aa:	2303      	movs	r3, #3
700038ac:	e27c      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700038ae:	4b41      	ldr	r3, [pc, #260]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700038b0:	681b      	ldr	r3, [r3, #0]
700038b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700038b6:	2b00      	cmp	r3, #0
700038b8:	d1f0      	bne.n	7000389c <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
700038ba:	687b      	ldr	r3, [r7, #4]
700038bc:	681b      	ldr	r3, [r3, #0]
700038be:	f003 0302 	and.w	r3, r3, #2
700038c2:	2b00      	cmp	r3, #0
700038c4:	f000 809e 	beq.w	70003a04 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
700038c8:	69fb      	ldr	r3, [r7, #28]
700038ca:	2b00      	cmp	r3, #0
700038cc:	d005      	beq.n	700038da <HAL_RCC_OscConfig+0x196>
700038ce:	697b      	ldr	r3, [r7, #20]
700038d0:	2b00      	cmp	r3, #0
700038d2:	d047      	beq.n	70003964 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
700038d4:	69bb      	ldr	r3, [r7, #24]
700038d6:	2b00      	cmp	r3, #0
700038d8:	d144      	bne.n	70003964 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
700038da:	687b      	ldr	r3, [r7, #4]
700038dc:	68db      	ldr	r3, [r3, #12]
700038de:	2b00      	cmp	r3, #0
700038e0:	d101      	bne.n	700038e6 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
700038e2:	2301      	movs	r3, #1
700038e4:	e260      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
700038e6:	4b33      	ldr	r3, [pc, #204]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
700038e8:	681b      	ldr	r3, [r3, #0]
700038ea:	f003 0318 	and.w	r3, r3, #24
700038ee:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
700038f0:	69bb      	ldr	r3, [r7, #24]
700038f2:	2b00      	cmp	r3, #0
700038f4:	d109      	bne.n	7000390a <HAL_RCC_OscConfig+0x1c6>
700038f6:	697b      	ldr	r3, [r7, #20]
700038f8:	2b00      	cmp	r3, #0
700038fa:	d006      	beq.n	7000390a <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
700038fc:	687b      	ldr	r3, [r7, #4]
700038fe:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003900:	68fa      	ldr	r2, [r7, #12]
70003902:	429a      	cmp	r2, r3
70003904:	d001      	beq.n	7000390a <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70003906:	2301      	movs	r3, #1
70003908:	e24e      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
7000390a:	4b2a      	ldr	r3, [pc, #168]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000390c:	681b      	ldr	r3, [r3, #0]
7000390e:	f023 0219 	bic.w	r2, r3, #25
70003912:	687b      	ldr	r3, [r7, #4]
70003914:	691b      	ldr	r3, [r3, #16]
70003916:	4313      	orrs	r3, r2
70003918:	4a26      	ldr	r2, [pc, #152]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000391a:	f043 0301 	orr.w	r3, r3, #1
7000391e:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
70003920:	69fb      	ldr	r3, [r7, #28]
70003922:	2b00      	cmp	r3, #0
70003924:	d109      	bne.n	7000393a <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003926:	4b23      	ldr	r3, [pc, #140]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003928:	681b      	ldr	r3, [r3, #0]
7000392a:	08db      	lsrs	r3, r3, #3
7000392c:	f003 0303 	and.w	r3, r3, #3
70003930:	4a21      	ldr	r2, [pc, #132]	@ (700039b8 <HAL_RCC_OscConfig+0x274>)
70003932:	fa22 f303 	lsr.w	r3, r2, r3
70003936:	4a21      	ldr	r2, [pc, #132]	@ (700039bc <HAL_RCC_OscConfig+0x278>)
70003938:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
7000393a:	4b21      	ldr	r3, [pc, #132]	@ (700039c0 <HAL_RCC_OscConfig+0x27c>)
7000393c:	681b      	ldr	r3, [r3, #0]
7000393e:	4618      	mov	r0, r3
70003940:	f7fd fe94 	bl	7000166c <HAL_InitTick>
70003944:	4603      	mov	r3, r0
70003946:	2b00      	cmp	r3, #0
70003948:	d001      	beq.n	7000394e <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
7000394a:	2301      	movs	r3, #1
7000394c:	e22c      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
7000394e:	4b19      	ldr	r3, [pc, #100]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003950:	685b      	ldr	r3, [r3, #4]
70003952:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003956:	687b      	ldr	r3, [r7, #4]
70003958:	695b      	ldr	r3, [r3, #20]
7000395a:	061b      	lsls	r3, r3, #24
7000395c:	4915      	ldr	r1, [pc, #84]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000395e:	4313      	orrs	r3, r2
70003960:	604b      	str	r3, [r1, #4]
70003962:	e04f      	b.n	70003a04 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003964:	687b      	ldr	r3, [r7, #4]
70003966:	68db      	ldr	r3, [r3, #12]
70003968:	2b00      	cmp	r3, #0
7000396a:	d032      	beq.n	700039d2 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
7000396c:	4b11      	ldr	r3, [pc, #68]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
7000396e:	681b      	ldr	r3, [r3, #0]
70003970:	f023 0219 	bic.w	r2, r3, #25
70003974:	687b      	ldr	r3, [r7, #4]
70003976:	68d9      	ldr	r1, [r3, #12]
70003978:	687b      	ldr	r3, [r7, #4]
7000397a:	691b      	ldr	r3, [r3, #16]
7000397c:	430b      	orrs	r3, r1
7000397e:	490d      	ldr	r1, [pc, #52]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003980:	4313      	orrs	r3, r2
70003982:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003984:	4b0b      	ldr	r3, [pc, #44]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003986:	685b      	ldr	r3, [r3, #4]
70003988:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
7000398c:	687b      	ldr	r3, [r7, #4]
7000398e:	695b      	ldr	r3, [r3, #20]
70003990:	061b      	lsls	r3, r3, #24
70003992:	4908      	ldr	r1, [pc, #32]	@ (700039b4 <HAL_RCC_OscConfig+0x270>)
70003994:	4313      	orrs	r3, r2
70003996:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003998:	f7fd feb8 	bl	7000170c <HAL_GetTick>
7000399c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
7000399e:	e011      	b.n	700039c4 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
700039a0:	f7fd feb4 	bl	7000170c <HAL_GetTick>
700039a4:	4602      	mov	r2, r0
700039a6:	693b      	ldr	r3, [r7, #16]
700039a8:	1ad3      	subs	r3, r2, r3
700039aa:	2b01      	cmp	r3, #1
700039ac:	d90a      	bls.n	700039c4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
700039ae:	2303      	movs	r3, #3
700039b0:	e1fa      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
700039b2:	bf00      	nop
700039b4:	58024400 	.word	0x58024400
700039b8:	03d09000 	.word	0x03d09000
700039bc:	24000004 	.word	0x24000004
700039c0:	2400012c 	.word	0x2400012c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
700039c4:	4b95      	ldr	r3, [pc, #596]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
700039c6:	681b      	ldr	r3, [r3, #0]
700039c8:	f003 0304 	and.w	r3, r3, #4
700039cc:	2b00      	cmp	r3, #0
700039ce:	d0e7      	beq.n	700039a0 <HAL_RCC_OscConfig+0x25c>
700039d0:	e018      	b.n	70003a04 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
700039d2:	4b92      	ldr	r3, [pc, #584]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
700039d4:	681b      	ldr	r3, [r3, #0]
700039d6:	4a91      	ldr	r2, [pc, #580]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
700039d8:	f023 0301 	bic.w	r3, r3, #1
700039dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700039de:	f7fd fe95 	bl	7000170c <HAL_GetTick>
700039e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700039e4:	e008      	b.n	700039f8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
700039e6:	f7fd fe91 	bl	7000170c <HAL_GetTick>
700039ea:	4602      	mov	r2, r0
700039ec:	693b      	ldr	r3, [r7, #16]
700039ee:	1ad3      	subs	r3, r2, r3
700039f0:	2b01      	cmp	r3, #1
700039f2:	d901      	bls.n	700039f8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
700039f4:	2303      	movs	r3, #3
700039f6:	e1d7      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700039f8:	4b88      	ldr	r3, [pc, #544]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
700039fa:	681b      	ldr	r3, [r3, #0]
700039fc:	f003 0304 	and.w	r3, r3, #4
70003a00:	2b00      	cmp	r3, #0
70003a02:	d1f0      	bne.n	700039e6 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70003a04:	687b      	ldr	r3, [r7, #4]
70003a06:	681b      	ldr	r3, [r3, #0]
70003a08:	f003 0310 	and.w	r3, r3, #16
70003a0c:	2b00      	cmp	r3, #0
70003a0e:	d045      	beq.n	70003a9c <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
70003a10:	69fb      	ldr	r3, [r7, #28]
70003a12:	2b08      	cmp	r3, #8
70003a14:	d005      	beq.n	70003a22 <HAL_RCC_OscConfig+0x2de>
70003a16:	697b      	ldr	r3, [r7, #20]
70003a18:	2b00      	cmp	r3, #0
70003a1a:	d008      	beq.n	70003a2e <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
70003a1c:	69bb      	ldr	r3, [r7, #24]
70003a1e:	2b01      	cmp	r3, #1
70003a20:	d105      	bne.n	70003a2e <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
70003a22:	687b      	ldr	r3, [r7, #4]
70003a24:	6a1b      	ldr	r3, [r3, #32]
70003a26:	2b00      	cmp	r3, #0
70003a28:	d138      	bne.n	70003a9c <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
70003a2a:	2301      	movs	r3, #1
70003a2c:	e1bc      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
70003a2e:	687b      	ldr	r3, [r7, #4]
70003a30:	6a1b      	ldr	r3, [r3, #32]
70003a32:	2b00      	cmp	r3, #0
70003a34:	d019      	beq.n	70003a6a <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
70003a36:	4b79      	ldr	r3, [pc, #484]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a38:	681b      	ldr	r3, [r3, #0]
70003a3a:	4a78      	ldr	r2, [pc, #480]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003a40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003a42:	f7fd fe63 	bl	7000170c <HAL_GetTick>
70003a46:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003a48:	e008      	b.n	70003a5c <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003a4a:	f7fd fe5f 	bl	7000170c <HAL_GetTick>
70003a4e:	4602      	mov	r2, r0
70003a50:	693b      	ldr	r3, [r7, #16]
70003a52:	1ad3      	subs	r3, r2, r3
70003a54:	2b01      	cmp	r3, #1
70003a56:	d901      	bls.n	70003a5c <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
70003a58:	2303      	movs	r3, #3
70003a5a:	e1a5      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003a5c:	4b6f      	ldr	r3, [pc, #444]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a5e:	681b      	ldr	r3, [r3, #0]
70003a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003a64:	2b00      	cmp	r3, #0
70003a66:	d0f0      	beq.n	70003a4a <HAL_RCC_OscConfig+0x306>
70003a68:	e018      	b.n	70003a9c <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
70003a6a:	4b6c      	ldr	r3, [pc, #432]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a6c:	681b      	ldr	r3, [r3, #0]
70003a6e:	4a6b      	ldr	r2, [pc, #428]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003a74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003a76:	f7fd fe49 	bl	7000170c <HAL_GetTick>
70003a7a:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003a7c:	e008      	b.n	70003a90 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003a7e:	f7fd fe45 	bl	7000170c <HAL_GetTick>
70003a82:	4602      	mov	r2, r0
70003a84:	693b      	ldr	r3, [r7, #16]
70003a86:	1ad3      	subs	r3, r2, r3
70003a88:	2b01      	cmp	r3, #1
70003a8a:	d901      	bls.n	70003a90 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
70003a8c:	2303      	movs	r3, #3
70003a8e:	e18b      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003a90:	4b62      	ldr	r3, [pc, #392]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003a92:	681b      	ldr	r3, [r3, #0]
70003a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003a98:	2b00      	cmp	r3, #0
70003a9a:	d1f0      	bne.n	70003a7e <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
70003a9c:	687b      	ldr	r3, [r7, #4]
70003a9e:	681b      	ldr	r3, [r3, #0]
70003aa0:	f003 0308 	and.w	r3, r3, #8
70003aa4:	2b00      	cmp	r3, #0
70003aa6:	d036      	beq.n	70003b16 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70003aa8:	687b      	ldr	r3, [r7, #4]
70003aaa:	699b      	ldr	r3, [r3, #24]
70003aac:	2b00      	cmp	r3, #0
70003aae:	d019      	beq.n	70003ae4 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70003ab0:	4b5a      	ldr	r3, [pc, #360]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003ab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003ab4:	4a59      	ldr	r2, [pc, #356]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003ab6:	f043 0301 	orr.w	r3, r3, #1
70003aba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003abc:	f7fd fe26 	bl	7000170c <HAL_GetTick>
70003ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003ac2:	e008      	b.n	70003ad6 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003ac4:	f7fd fe22 	bl	7000170c <HAL_GetTick>
70003ac8:	4602      	mov	r2, r0
70003aca:	693b      	ldr	r3, [r7, #16]
70003acc:	1ad3      	subs	r3, r2, r3
70003ace:	2b01      	cmp	r3, #1
70003ad0:	d901      	bls.n	70003ad6 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70003ad2:	2303      	movs	r3, #3
70003ad4:	e168      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003ad6:	4b51      	ldr	r3, [pc, #324]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003ada:	f003 0302 	and.w	r3, r3, #2
70003ade:	2b00      	cmp	r3, #0
70003ae0:	d0f0      	beq.n	70003ac4 <HAL_RCC_OscConfig+0x380>
70003ae2:	e018      	b.n	70003b16 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70003ae4:	4b4d      	ldr	r3, [pc, #308]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003ae8:	4a4c      	ldr	r2, [pc, #304]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003aea:	f023 0301 	bic.w	r3, r3, #1
70003aee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003af0:	f7fd fe0c 	bl	7000170c <HAL_GetTick>
70003af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003af6:	e008      	b.n	70003b0a <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003af8:	f7fd fe08 	bl	7000170c <HAL_GetTick>
70003afc:	4602      	mov	r2, r0
70003afe:	693b      	ldr	r3, [r7, #16]
70003b00:	1ad3      	subs	r3, r2, r3
70003b02:	2b01      	cmp	r3, #1
70003b04:	d901      	bls.n	70003b0a <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70003b06:	2303      	movs	r3, #3
70003b08:	e14e      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003b0a:	4b44      	ldr	r3, [pc, #272]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003b0e:	f003 0302 	and.w	r3, r3, #2
70003b12:	2b00      	cmp	r3, #0
70003b14:	d1f0      	bne.n	70003af8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003b16:	687b      	ldr	r3, [r7, #4]
70003b18:	681b      	ldr	r3, [r3, #0]
70003b1a:	f003 0320 	and.w	r3, r3, #32
70003b1e:	2b00      	cmp	r3, #0
70003b20:	d036      	beq.n	70003b90 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
70003b22:	687b      	ldr	r3, [r7, #4]
70003b24:	69db      	ldr	r3, [r3, #28]
70003b26:	2b00      	cmp	r3, #0
70003b28:	d019      	beq.n	70003b5e <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
70003b2a:	4b3c      	ldr	r3, [pc, #240]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b2c:	681b      	ldr	r3, [r3, #0]
70003b2e:	4a3b      	ldr	r2, [pc, #236]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70003b34:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003b36:	f7fd fde9 	bl	7000170c <HAL_GetTick>
70003b3a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003b3c:	e008      	b.n	70003b50 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003b3e:	f7fd fde5 	bl	7000170c <HAL_GetTick>
70003b42:	4602      	mov	r2, r0
70003b44:	693b      	ldr	r3, [r7, #16]
70003b46:	1ad3      	subs	r3, r2, r3
70003b48:	2b01      	cmp	r3, #1
70003b4a:	d901      	bls.n	70003b50 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003b4c:	2303      	movs	r3, #3
70003b4e:	e12b      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003b50:	4b32      	ldr	r3, [pc, #200]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b52:	681b      	ldr	r3, [r3, #0]
70003b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003b58:	2b00      	cmp	r3, #0
70003b5a:	d0f0      	beq.n	70003b3e <HAL_RCC_OscConfig+0x3fa>
70003b5c:	e018      	b.n	70003b90 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
70003b5e:	4b2f      	ldr	r3, [pc, #188]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b60:	681b      	ldr	r3, [r3, #0]
70003b62:	4a2e      	ldr	r2, [pc, #184]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
70003b68:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003b6a:	f7fd fdcf 	bl	7000170c <HAL_GetTick>
70003b6e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003b70:	e008      	b.n	70003b84 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003b72:	f7fd fdcb 	bl	7000170c <HAL_GetTick>
70003b76:	4602      	mov	r2, r0
70003b78:	693b      	ldr	r3, [r7, #16]
70003b7a:	1ad3      	subs	r3, r2, r3
70003b7c:	2b01      	cmp	r3, #1
70003b7e:	d901      	bls.n	70003b84 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
70003b80:	2303      	movs	r3, #3
70003b82:	e111      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003b84:	4b25      	ldr	r3, [pc, #148]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003b86:	681b      	ldr	r3, [r3, #0]
70003b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003b8c:	2b00      	cmp	r3, #0
70003b8e:	d1f0      	bne.n	70003b72 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70003b90:	687b      	ldr	r3, [r7, #4]
70003b92:	681b      	ldr	r3, [r3, #0]
70003b94:	f003 0304 	and.w	r3, r3, #4
70003b98:	2b00      	cmp	r3, #0
70003b9a:	f000 809b 	beq.w	70003cd4 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
70003b9e:	4b20      	ldr	r3, [pc, #128]	@ (70003c20 <HAL_RCC_OscConfig+0x4dc>)
70003ba0:	681b      	ldr	r3, [r3, #0]
70003ba2:	4a1f      	ldr	r2, [pc, #124]	@ (70003c20 <HAL_RCC_OscConfig+0x4dc>)
70003ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003ba8:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
70003baa:	687b      	ldr	r3, [r7, #4]
70003bac:	689b      	ldr	r3, [r3, #8]
70003bae:	2b01      	cmp	r3, #1
70003bb0:	d106      	bne.n	70003bc0 <HAL_RCC_OscConfig+0x47c>
70003bb2:	4b1a      	ldr	r3, [pc, #104]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003bb6:	4a19      	ldr	r2, [pc, #100]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bb8:	f043 0301 	orr.w	r3, r3, #1
70003bbc:	6713      	str	r3, [r2, #112]	@ 0x70
70003bbe:	e05a      	b.n	70003c76 <HAL_RCC_OscConfig+0x532>
70003bc0:	687b      	ldr	r3, [r7, #4]
70003bc2:	689b      	ldr	r3, [r3, #8]
70003bc4:	2b00      	cmp	r3, #0
70003bc6:	d112      	bne.n	70003bee <HAL_RCC_OscConfig+0x4aa>
70003bc8:	4b14      	ldr	r3, [pc, #80]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003bcc:	4a13      	ldr	r2, [pc, #76]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bce:	f023 0301 	bic.w	r3, r3, #1
70003bd2:	6713      	str	r3, [r2, #112]	@ 0x70
70003bd4:	4b11      	ldr	r3, [pc, #68]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003bd8:	4a10      	ldr	r2, [pc, #64]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003bde:	6713      	str	r3, [r2, #112]	@ 0x70
70003be0:	4b0e      	ldr	r3, [pc, #56]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003be4:	4a0d      	ldr	r2, [pc, #52]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003be6:	f023 0304 	bic.w	r3, r3, #4
70003bea:	6713      	str	r3, [r2, #112]	@ 0x70
70003bec:	e043      	b.n	70003c76 <HAL_RCC_OscConfig+0x532>
70003bee:	687b      	ldr	r3, [r7, #4]
70003bf0:	689b      	ldr	r3, [r3, #8]
70003bf2:	2b05      	cmp	r3, #5
70003bf4:	d116      	bne.n	70003c24 <HAL_RCC_OscConfig+0x4e0>
70003bf6:	4b09      	ldr	r3, [pc, #36]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003bfa:	4a08      	ldr	r2, [pc, #32]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003bfc:	f043 0304 	orr.w	r3, r3, #4
70003c00:	6713      	str	r3, [r2, #112]	@ 0x70
70003c02:	4b06      	ldr	r3, [pc, #24]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c06:	4a05      	ldr	r2, [pc, #20]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003c08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003c0c:	6713      	str	r3, [r2, #112]	@ 0x70
70003c0e:	4b03      	ldr	r3, [pc, #12]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c12:	4a02      	ldr	r2, [pc, #8]	@ (70003c1c <HAL_RCC_OscConfig+0x4d8>)
70003c14:	f043 0301 	orr.w	r3, r3, #1
70003c18:	6713      	str	r3, [r2, #112]	@ 0x70
70003c1a:	e02c      	b.n	70003c76 <HAL_RCC_OscConfig+0x532>
70003c1c:	58024400 	.word	0x58024400
70003c20:	58024800 	.word	0x58024800
70003c24:	687b      	ldr	r3, [r7, #4]
70003c26:	689b      	ldr	r3, [r3, #8]
70003c28:	2b85      	cmp	r3, #133	@ 0x85
70003c2a:	d112      	bne.n	70003c52 <HAL_RCC_OscConfig+0x50e>
70003c2c:	4b60      	ldr	r3, [pc, #384]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c30:	4a5f      	ldr	r2, [pc, #380]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c32:	f043 0304 	orr.w	r3, r3, #4
70003c36:	6713      	str	r3, [r2, #112]	@ 0x70
70003c38:	4b5d      	ldr	r3, [pc, #372]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c3c:	4a5c      	ldr	r2, [pc, #368]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003c42:	6713      	str	r3, [r2, #112]	@ 0x70
70003c44:	4b5a      	ldr	r3, [pc, #360]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c48:	4a59      	ldr	r2, [pc, #356]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c4a:	f043 0301 	orr.w	r3, r3, #1
70003c4e:	6713      	str	r3, [r2, #112]	@ 0x70
70003c50:	e011      	b.n	70003c76 <HAL_RCC_OscConfig+0x532>
70003c52:	4b57      	ldr	r3, [pc, #348]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c56:	4a56      	ldr	r2, [pc, #344]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c58:	f023 0301 	bic.w	r3, r3, #1
70003c5c:	6713      	str	r3, [r2, #112]	@ 0x70
70003c5e:	4b54      	ldr	r3, [pc, #336]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c62:	4a53      	ldr	r2, [pc, #332]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c64:	f023 0304 	bic.w	r3, r3, #4
70003c68:	6713      	str	r3, [r2, #112]	@ 0x70
70003c6a:	4b51      	ldr	r3, [pc, #324]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003c6e:	4a50      	ldr	r2, [pc, #320]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003c74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
70003c76:	687b      	ldr	r3, [r7, #4]
70003c78:	689b      	ldr	r3, [r3, #8]
70003c7a:	2b00      	cmp	r3, #0
70003c7c:	d015      	beq.n	70003caa <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003c7e:	f7fd fd45 	bl	7000170c <HAL_GetTick>
70003c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003c84:	e00a      	b.n	70003c9c <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003c86:	f7fd fd41 	bl	7000170c <HAL_GetTick>
70003c8a:	4602      	mov	r2, r0
70003c8c:	693b      	ldr	r3, [r7, #16]
70003c8e:	1ad3      	subs	r3, r2, r3
70003c90:	f241 3288 	movw	r2, #5000	@ 0x1388
70003c94:	4293      	cmp	r3, r2
70003c96:	d901      	bls.n	70003c9c <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70003c98:	2303      	movs	r3, #3
70003c9a:	e085      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003c9c:	4b44      	ldr	r3, [pc, #272]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ca0:	f003 0302 	and.w	r3, r3, #2
70003ca4:	2b00      	cmp	r3, #0
70003ca6:	d0ee      	beq.n	70003c86 <HAL_RCC_OscConfig+0x542>
70003ca8:	e014      	b.n	70003cd4 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003caa:	f7fd fd2f 	bl	7000170c <HAL_GetTick>
70003cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003cb0:	e00a      	b.n	70003cc8 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003cb2:	f7fd fd2b 	bl	7000170c <HAL_GetTick>
70003cb6:	4602      	mov	r2, r0
70003cb8:	693b      	ldr	r3, [r7, #16]
70003cba:	1ad3      	subs	r3, r2, r3
70003cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
70003cc0:	4293      	cmp	r3, r2
70003cc2:	d901      	bls.n	70003cc8 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70003cc4:	2303      	movs	r3, #3
70003cc6:	e06f      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003cc8:	4b39      	ldr	r3, [pc, #228]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ccc:	f003 0302 	and.w	r3, r3, #2
70003cd0:	2b00      	cmp	r3, #0
70003cd2:	d1ee      	bne.n	70003cb2 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70003cd4:	687b      	ldr	r3, [r7, #4]
70003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003cd8:	2b00      	cmp	r3, #0
70003cda:	d042      	beq.n	70003d62 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
70003cdc:	69fb      	ldr	r3, [r7, #28]
70003cde:	2b18      	cmp	r3, #24
70003ce0:	d131      	bne.n	70003d46 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
70003ce2:	687b      	ldr	r3, [r7, #4]
70003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003ce6:	2b01      	cmp	r3, #1
70003ce8:	d101      	bne.n	70003cee <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
70003cea:	2301      	movs	r3, #1
70003cec:	e05c      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
70003cee:	4b30      	ldr	r3, [pc, #192]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003cf2:	08db      	lsrs	r3, r3, #3
70003cf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003cf8:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
70003cfa:	687b      	ldr	r3, [r7, #4]
70003cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70003cfe:	68fa      	ldr	r2, [r7, #12]
70003d00:	429a      	cmp	r2, r3
70003d02:	d02e      	beq.n	70003d62 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70003d04:	4b2a      	ldr	r3, [pc, #168]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003d08:	4a29      	ldr	r2, [pc, #164]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d0a:	f023 0301 	bic.w	r3, r3, #1
70003d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70003d10:	f7fd fcfc 	bl	7000170c <HAL_GetTick>
70003d14:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003d16:	bf00      	nop
70003d18:	f7fd fcf8 	bl	7000170c <HAL_GetTick>
70003d1c:	4602      	mov	r2, r0
70003d1e:	693b      	ldr	r3, [r7, #16]
70003d20:	4293      	cmp	r3, r2
70003d22:	d0f9      	beq.n	70003d18 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003d24:	4b22      	ldr	r3, [pc, #136]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003d28:	4b22      	ldr	r3, [pc, #136]	@ (70003db4 <HAL_RCC_OscConfig+0x670>)
70003d2a:	4013      	ands	r3, r2
70003d2c:	687a      	ldr	r2, [r7, #4]
70003d2e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70003d30:	00d2      	lsls	r2, r2, #3
70003d32:	491f      	ldr	r1, [pc, #124]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d34:	4313      	orrs	r3, r2
70003d36:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003d38:	4b1d      	ldr	r3, [pc, #116]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003d3c:	4a1c      	ldr	r2, [pc, #112]	@ (70003db0 <HAL_RCC_OscConfig+0x66c>)
70003d3e:	f043 0301 	orr.w	r3, r3, #1
70003d42:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003d44:	e00d      	b.n	70003d62 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003d46:	687b      	ldr	r3, [r7, #4]
70003d48:	2201      	movs	r2, #1
70003d4a:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003d4c:	687b      	ldr	r3, [r7, #4]
70003d4e:	3324      	adds	r3, #36	@ 0x24
70003d50:	4619      	mov	r1, r3
70003d52:	2000      	movs	r0, #0
70003d54:	f000 fb56 	bl	70004404 <RCC_PLL_Config>
70003d58:	4603      	mov	r3, r0
70003d5a:	2b00      	cmp	r3, #0
70003d5c:	d001      	beq.n	70003d62 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003d5e:	2301      	movs	r3, #1
70003d60:	e022      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003d62:	687b      	ldr	r3, [r7, #4]
70003d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003d66:	2b00      	cmp	r3, #0
70003d68:	d00a      	beq.n	70003d80 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003d6a:	687b      	ldr	r3, [r7, #4]
70003d6c:	334c      	adds	r3, #76	@ 0x4c
70003d6e:	4619      	mov	r1, r3
70003d70:	2001      	movs	r0, #1
70003d72:	f000 fb47 	bl	70004404 <RCC_PLL_Config>
70003d76:	4603      	mov	r3, r0
70003d78:	2b00      	cmp	r3, #0
70003d7a:	d001      	beq.n	70003d80 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003d7c:	2301      	movs	r3, #1
70003d7e:	e013      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003d80:	687b      	ldr	r3, [r7, #4]
70003d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d84:	2b00      	cmp	r3, #0
70003d86:	d00e      	beq.n	70003da6 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003d88:	687b      	ldr	r3, [r7, #4]
70003d8a:	2201      	movs	r2, #1
70003d8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003d90:	687b      	ldr	r3, [r7, #4]
70003d92:	3374      	adds	r3, #116	@ 0x74
70003d94:	4619      	mov	r1, r3
70003d96:	2002      	movs	r0, #2
70003d98:	f000 fb34 	bl	70004404 <RCC_PLL_Config>
70003d9c:	4603      	mov	r3, r0
70003d9e:	2b00      	cmp	r3, #0
70003da0:	d001      	beq.n	70003da6 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70003da2:	2301      	movs	r3, #1
70003da4:	e000      	b.n	70003da8 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003da6:	2300      	movs	r3, #0
}
70003da8:	4618      	mov	r0, r3
70003daa:	3720      	adds	r7, #32
70003dac:	46bd      	mov	sp, r7
70003dae:	bd80      	pop	{r7, pc}
70003db0:	58024400 	.word	0x58024400
70003db4:	ffff0007 	.word	0xffff0007

70003db8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
70003db8:	b580      	push	{r7, lr}
70003dba:	b084      	sub	sp, #16
70003dbc:	af00      	add	r7, sp, #0
70003dbe:	6078      	str	r0, [r7, #4]
70003dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
70003dc2:	687b      	ldr	r3, [r7, #4]
70003dc4:	2b00      	cmp	r3, #0
70003dc6:	d101      	bne.n	70003dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
70003dc8:	2301      	movs	r3, #1
70003dca:	e182      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
70003dcc:	4b8a      	ldr	r3, [pc, #552]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003dce:	681b      	ldr	r3, [r3, #0]
70003dd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003dd4:	683a      	ldr	r2, [r7, #0]
70003dd6:	429a      	cmp	r2, r3
70003dd8:	d910      	bls.n	70003dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003dda:	4b87      	ldr	r3, [pc, #540]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003ddc:	681b      	ldr	r3, [r3, #0]
70003dde:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003de2:	4985      	ldr	r1, [pc, #532]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003de4:	683b      	ldr	r3, [r7, #0]
70003de6:	4313      	orrs	r3, r2
70003de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003dea:	4b83      	ldr	r3, [pc, #524]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003dec:	681b      	ldr	r3, [r3, #0]
70003dee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003df2:	683a      	ldr	r2, [r7, #0]
70003df4:	429a      	cmp	r2, r3
70003df6:	d001      	beq.n	70003dfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
70003df8:	2301      	movs	r3, #1
70003dfa:	e16a      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003dfc:	687b      	ldr	r3, [r7, #4]
70003dfe:	681b      	ldr	r3, [r3, #0]
70003e00:	f003 0304 	and.w	r3, r3, #4
70003e04:	2b00      	cmp	r3, #0
70003e06:	d010      	beq.n	70003e2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003e08:	687b      	ldr	r3, [r7, #4]
70003e0a:	691a      	ldr	r2, [r3, #16]
70003e0c:	4b7b      	ldr	r3, [pc, #492]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e0e:	6a1b      	ldr	r3, [r3, #32]
70003e10:	f003 0307 	and.w	r3, r3, #7
70003e14:	429a      	cmp	r2, r3
70003e16:	d908      	bls.n	70003e2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003e18:	4b78      	ldr	r3, [pc, #480]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e1a:	6a1b      	ldr	r3, [r3, #32]
70003e1c:	f023 0207 	bic.w	r2, r3, #7
70003e20:	687b      	ldr	r3, [r7, #4]
70003e22:	691b      	ldr	r3, [r3, #16]
70003e24:	4975      	ldr	r1, [pc, #468]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e26:	4313      	orrs	r3, r2
70003e28:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003e2a:	687b      	ldr	r3, [r7, #4]
70003e2c:	681b      	ldr	r3, [r3, #0]
70003e2e:	f003 0308 	and.w	r3, r3, #8
70003e32:	2b00      	cmp	r3, #0
70003e34:	d010      	beq.n	70003e58 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003e36:	687b      	ldr	r3, [r7, #4]
70003e38:	695a      	ldr	r2, [r3, #20]
70003e3a:	4b70      	ldr	r3, [pc, #448]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e3c:	6a1b      	ldr	r3, [r3, #32]
70003e3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003e42:	429a      	cmp	r2, r3
70003e44:	d908      	bls.n	70003e58 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003e46:	4b6d      	ldr	r3, [pc, #436]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e48:	6a1b      	ldr	r3, [r3, #32]
70003e4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003e4e:	687b      	ldr	r3, [r7, #4]
70003e50:	695b      	ldr	r3, [r3, #20]
70003e52:	496a      	ldr	r1, [pc, #424]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e54:	4313      	orrs	r3, r2
70003e56:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003e58:	687b      	ldr	r3, [r7, #4]
70003e5a:	681b      	ldr	r3, [r3, #0]
70003e5c:	f003 0310 	and.w	r3, r3, #16
70003e60:	2b00      	cmp	r3, #0
70003e62:	d010      	beq.n	70003e86 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003e64:	687b      	ldr	r3, [r7, #4]
70003e66:	699a      	ldr	r2, [r3, #24]
70003e68:	4b64      	ldr	r3, [pc, #400]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e6a:	6a1b      	ldr	r3, [r3, #32]
70003e6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003e70:	429a      	cmp	r2, r3
70003e72:	d908      	bls.n	70003e86 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003e74:	4b61      	ldr	r3, [pc, #388]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e76:	6a1b      	ldr	r3, [r3, #32]
70003e78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003e7c:	687b      	ldr	r3, [r7, #4]
70003e7e:	699b      	ldr	r3, [r3, #24]
70003e80:	495e      	ldr	r1, [pc, #376]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e82:	4313      	orrs	r3, r2
70003e84:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003e86:	687b      	ldr	r3, [r7, #4]
70003e88:	681b      	ldr	r3, [r3, #0]
70003e8a:	f003 0320 	and.w	r3, r3, #32
70003e8e:	2b00      	cmp	r3, #0
70003e90:	d010      	beq.n	70003eb4 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003e92:	687b      	ldr	r3, [r7, #4]
70003e94:	69da      	ldr	r2, [r3, #28]
70003e96:	4b59      	ldr	r3, [pc, #356]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003e98:	6a1b      	ldr	r3, [r3, #32]
70003e9a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003e9e:	429a      	cmp	r2, r3
70003ea0:	d908      	bls.n	70003eb4 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003ea2:	4b56      	ldr	r3, [pc, #344]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003ea4:	6a1b      	ldr	r3, [r3, #32]
70003ea6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003eaa:	687b      	ldr	r3, [r7, #4]
70003eac:	69db      	ldr	r3, [r3, #28]
70003eae:	4953      	ldr	r1, [pc, #332]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003eb0:	4313      	orrs	r3, r2
70003eb2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003eb4:	687b      	ldr	r3, [r7, #4]
70003eb6:	681b      	ldr	r3, [r3, #0]
70003eb8:	f003 0302 	and.w	r3, r3, #2
70003ebc:	2b00      	cmp	r3, #0
70003ebe:	d010      	beq.n	70003ee2 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003ec0:	687b      	ldr	r3, [r7, #4]
70003ec2:	68da      	ldr	r2, [r3, #12]
70003ec4:	4b4d      	ldr	r3, [pc, #308]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003ec6:	69db      	ldr	r3, [r3, #28]
70003ec8:	f003 030f 	and.w	r3, r3, #15
70003ecc:	429a      	cmp	r2, r3
70003ece:	d908      	bls.n	70003ee2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003ed0:	4b4a      	ldr	r3, [pc, #296]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003ed2:	69db      	ldr	r3, [r3, #28]
70003ed4:	f023 020f 	bic.w	r2, r3, #15
70003ed8:	687b      	ldr	r3, [r7, #4]
70003eda:	68db      	ldr	r3, [r3, #12]
70003edc:	4947      	ldr	r1, [pc, #284]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003ede:	4313      	orrs	r3, r2
70003ee0:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
70003ee2:	687b      	ldr	r3, [r7, #4]
70003ee4:	681b      	ldr	r3, [r3, #0]
70003ee6:	f003 0301 	and.w	r3, r3, #1
70003eea:	2b00      	cmp	r3, #0
70003eec:	d055      	beq.n	70003f9a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
70003eee:	4b43      	ldr	r3, [pc, #268]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003ef0:	699b      	ldr	r3, [r3, #24]
70003ef2:	f023 020f 	bic.w	r2, r3, #15
70003ef6:	687b      	ldr	r3, [r7, #4]
70003ef8:	689b      	ldr	r3, [r3, #8]
70003efa:	4940      	ldr	r1, [pc, #256]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003efc:	4313      	orrs	r3, r2
70003efe:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
70003f00:	687b      	ldr	r3, [r7, #4]
70003f02:	685b      	ldr	r3, [r3, #4]
70003f04:	2b02      	cmp	r3, #2
70003f06:	d107      	bne.n	70003f18 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003f08:	4b3c      	ldr	r3, [pc, #240]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f0a:	681b      	ldr	r3, [r3, #0]
70003f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003f10:	2b00      	cmp	r3, #0
70003f12:	d121      	bne.n	70003f58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003f14:	2301      	movs	r3, #1
70003f16:	e0dc      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
70003f18:	687b      	ldr	r3, [r7, #4]
70003f1a:	685b      	ldr	r3, [r3, #4]
70003f1c:	2b03      	cmp	r3, #3
70003f1e:	d107      	bne.n	70003f30 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
70003f20:	4b36      	ldr	r3, [pc, #216]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f22:	681b      	ldr	r3, [r3, #0]
70003f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70003f28:	2b00      	cmp	r3, #0
70003f2a:	d115      	bne.n	70003f58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003f2c:	2301      	movs	r3, #1
70003f2e:	e0d0      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
70003f30:	687b      	ldr	r3, [r7, #4]
70003f32:	685b      	ldr	r3, [r3, #4]
70003f34:	2b01      	cmp	r3, #1
70003f36:	d107      	bne.n	70003f48 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003f38:	4b30      	ldr	r3, [pc, #192]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f3a:	681b      	ldr	r3, [r3, #0]
70003f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003f40:	2b00      	cmp	r3, #0
70003f42:	d109      	bne.n	70003f58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003f44:	2301      	movs	r3, #1
70003f46:	e0c4      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003f48:	4b2c      	ldr	r3, [pc, #176]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f4a:	681b      	ldr	r3, [r3, #0]
70003f4c:	f003 0304 	and.w	r3, r3, #4
70003f50:	2b00      	cmp	r3, #0
70003f52:	d101      	bne.n	70003f58 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003f54:	2301      	movs	r3, #1
70003f56:	e0bc      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
70003f58:	4b28      	ldr	r3, [pc, #160]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f5a:	691b      	ldr	r3, [r3, #16]
70003f5c:	f023 0207 	bic.w	r2, r3, #7
70003f60:	687b      	ldr	r3, [r7, #4]
70003f62:	685b      	ldr	r3, [r3, #4]
70003f64:	4925      	ldr	r1, [pc, #148]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f66:	4313      	orrs	r3, r2
70003f68:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70003f6a:	f7fd fbcf 	bl	7000170c <HAL_GetTick>
70003f6e:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003f70:	e00a      	b.n	70003f88 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
70003f72:	f7fd fbcb 	bl	7000170c <HAL_GetTick>
70003f76:	4602      	mov	r2, r0
70003f78:	68fb      	ldr	r3, [r7, #12]
70003f7a:	1ad3      	subs	r3, r2, r3
70003f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
70003f80:	4293      	cmp	r3, r2
70003f82:	d901      	bls.n	70003f88 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
70003f84:	2303      	movs	r3, #3
70003f86:	e0a4      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003f88:	4b1c      	ldr	r3, [pc, #112]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003f8a:	691b      	ldr	r3, [r3, #16]
70003f8c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
70003f90:	687b      	ldr	r3, [r7, #4]
70003f92:	685b      	ldr	r3, [r3, #4]
70003f94:	00db      	lsls	r3, r3, #3
70003f96:	429a      	cmp	r2, r3
70003f98:	d1eb      	bne.n	70003f72 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003f9a:	687b      	ldr	r3, [r7, #4]
70003f9c:	681b      	ldr	r3, [r3, #0]
70003f9e:	f003 0302 	and.w	r3, r3, #2
70003fa2:	2b00      	cmp	r3, #0
70003fa4:	d010      	beq.n	70003fc8 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003fa6:	687b      	ldr	r3, [r7, #4]
70003fa8:	68da      	ldr	r2, [r3, #12]
70003faa:	4b14      	ldr	r3, [pc, #80]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003fac:	69db      	ldr	r3, [r3, #28]
70003fae:	f003 030f 	and.w	r3, r3, #15
70003fb2:	429a      	cmp	r2, r3
70003fb4:	d208      	bcs.n	70003fc8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003fb6:	4b11      	ldr	r3, [pc, #68]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003fb8:	69db      	ldr	r3, [r3, #28]
70003fba:	f023 020f 	bic.w	r2, r3, #15
70003fbe:	687b      	ldr	r3, [r7, #4]
70003fc0:	68db      	ldr	r3, [r3, #12]
70003fc2:	490e      	ldr	r1, [pc, #56]	@ (70003ffc <HAL_RCC_ClockConfig+0x244>)
70003fc4:	4313      	orrs	r3, r2
70003fc6:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
70003fc8:	4b0b      	ldr	r3, [pc, #44]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003fca:	681b      	ldr	r3, [r3, #0]
70003fcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003fd0:	683a      	ldr	r2, [r7, #0]
70003fd2:	429a      	cmp	r2, r3
70003fd4:	d214      	bcs.n	70004000 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003fd6:	4b08      	ldr	r3, [pc, #32]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003fd8:	681b      	ldr	r3, [r3, #0]
70003fda:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003fde:	4906      	ldr	r1, [pc, #24]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003fe0:	683b      	ldr	r3, [r7, #0]
70003fe2:	4313      	orrs	r3, r2
70003fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003fe6:	4b04      	ldr	r3, [pc, #16]	@ (70003ff8 <HAL_RCC_ClockConfig+0x240>)
70003fe8:	681b      	ldr	r3, [r3, #0]
70003fea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003fee:	683a      	ldr	r2, [r7, #0]
70003ff0:	429a      	cmp	r2, r3
70003ff2:	d005      	beq.n	70004000 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
70003ff4:	2301      	movs	r3, #1
70003ff6:	e06c      	b.n	700040d2 <HAL_RCC_ClockConfig+0x31a>
70003ff8:	52002000 	.word	0x52002000
70003ffc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70004000:	687b      	ldr	r3, [r7, #4]
70004002:	681b      	ldr	r3, [r3, #0]
70004004:	f003 0304 	and.w	r3, r3, #4
70004008:	2b00      	cmp	r3, #0
7000400a:	d010      	beq.n	7000402e <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
7000400c:	687b      	ldr	r3, [r7, #4]
7000400e:	691a      	ldr	r2, [r3, #16]
70004010:	4b32      	ldr	r3, [pc, #200]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
70004012:	6a1b      	ldr	r3, [r3, #32]
70004014:	f003 0307 	and.w	r3, r3, #7
70004018:	429a      	cmp	r2, r3
7000401a:	d208      	bcs.n	7000402e <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
7000401c:	4b2f      	ldr	r3, [pc, #188]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000401e:	6a1b      	ldr	r3, [r3, #32]
70004020:	f023 0207 	bic.w	r2, r3, #7
70004024:	687b      	ldr	r3, [r7, #4]
70004026:	691b      	ldr	r3, [r3, #16]
70004028:	492c      	ldr	r1, [pc, #176]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000402a:	4313      	orrs	r3, r2
7000402c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
7000402e:	687b      	ldr	r3, [r7, #4]
70004030:	681b      	ldr	r3, [r3, #0]
70004032:	f003 0308 	and.w	r3, r3, #8
70004036:	2b00      	cmp	r3, #0
70004038:	d010      	beq.n	7000405c <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
7000403a:	687b      	ldr	r3, [r7, #4]
7000403c:	695a      	ldr	r2, [r3, #20]
7000403e:	4b27      	ldr	r3, [pc, #156]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
70004040:	6a1b      	ldr	r3, [r3, #32]
70004042:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70004046:	429a      	cmp	r2, r3
70004048:	d208      	bcs.n	7000405c <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
7000404a:	4b24      	ldr	r3, [pc, #144]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000404c:	6a1b      	ldr	r3, [r3, #32]
7000404e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004052:	687b      	ldr	r3, [r7, #4]
70004054:	695b      	ldr	r3, [r3, #20]
70004056:	4921      	ldr	r1, [pc, #132]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
70004058:	4313      	orrs	r3, r2
7000405a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
7000405c:	687b      	ldr	r3, [r7, #4]
7000405e:	681b      	ldr	r3, [r3, #0]
70004060:	f003 0310 	and.w	r3, r3, #16
70004064:	2b00      	cmp	r3, #0
70004066:	d010      	beq.n	7000408a <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70004068:	687b      	ldr	r3, [r7, #4]
7000406a:	699a      	ldr	r2, [r3, #24]
7000406c:	4b1b      	ldr	r3, [pc, #108]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000406e:	6a1b      	ldr	r3, [r3, #32]
70004070:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70004074:	429a      	cmp	r2, r3
70004076:	d208      	bcs.n	7000408a <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70004078:	4b18      	ldr	r3, [pc, #96]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000407a:	6a1b      	ldr	r3, [r3, #32]
7000407c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004080:	687b      	ldr	r3, [r7, #4]
70004082:	699b      	ldr	r3, [r3, #24]
70004084:	4915      	ldr	r1, [pc, #84]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
70004086:	4313      	orrs	r3, r2
70004088:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
7000408a:	687b      	ldr	r3, [r7, #4]
7000408c:	681b      	ldr	r3, [r3, #0]
7000408e:	f003 0320 	and.w	r3, r3, #32
70004092:	2b00      	cmp	r3, #0
70004094:	d010      	beq.n	700040b8 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70004096:	687b      	ldr	r3, [r7, #4]
70004098:	69da      	ldr	r2, [r3, #28]
7000409a:	4b10      	ldr	r3, [pc, #64]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
7000409c:	6a1b      	ldr	r3, [r3, #32]
7000409e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
700040a2:	429a      	cmp	r2, r3
700040a4:	d208      	bcs.n	700040b8 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
700040a6:	4b0d      	ldr	r3, [pc, #52]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
700040a8:	6a1b      	ldr	r3, [r3, #32]
700040aa:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
700040ae:	687b      	ldr	r3, [r7, #4]
700040b0:	69db      	ldr	r3, [r3, #28]
700040b2:	490a      	ldr	r1, [pc, #40]	@ (700040dc <HAL_RCC_ClockConfig+0x324>)
700040b4:	4313      	orrs	r3, r2
700040b6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
700040b8:	f000 f816 	bl	700040e8 <HAL_RCC_GetSysClockFreq>
700040bc:	4603      	mov	r3, r0
700040be:	4a08      	ldr	r2, [pc, #32]	@ (700040e0 <HAL_RCC_ClockConfig+0x328>)
700040c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
700040c2:	4b08      	ldr	r3, [pc, #32]	@ (700040e4 <HAL_RCC_ClockConfig+0x32c>)
700040c4:	681b      	ldr	r3, [r3, #0]
700040c6:	4618      	mov	r0, r3
700040c8:	f7fd fad0 	bl	7000166c <HAL_InitTick>
700040cc:	4603      	mov	r3, r0
700040ce:	72fb      	strb	r3, [r7, #11]

  return halstatus;
700040d0:	7afb      	ldrb	r3, [r7, #11]
}
700040d2:	4618      	mov	r0, r3
700040d4:	3710      	adds	r7, #16
700040d6:	46bd      	mov	sp, r7
700040d8:	bd80      	pop	{r7, pc}
700040da:	bf00      	nop
700040dc:	58024400 	.word	0x58024400
700040e0:	24000004 	.word	0x24000004
700040e4:	2400012c 	.word	0x2400012c

700040e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
700040e8:	b480      	push	{r7}
700040ea:	b08b      	sub	sp, #44	@ 0x2c
700040ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
700040ee:	4baa      	ldr	r3, [pc, #680]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700040f0:	691b      	ldr	r3, [r3, #16]
700040f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
700040f6:	2b18      	cmp	r3, #24
700040f8:	f200 8136 	bhi.w	70004368 <HAL_RCC_GetSysClockFreq+0x280>
700040fc:	a201      	add	r2, pc, #4	@ (adr r2, 70004104 <HAL_RCC_GetSysClockFreq+0x1c>)
700040fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004102:	bf00      	nop
70004104:	70004169 	.word	0x70004169
70004108:	70004369 	.word	0x70004369
7000410c:	70004369 	.word	0x70004369
70004110:	70004369 	.word	0x70004369
70004114:	70004369 	.word	0x70004369
70004118:	70004369 	.word	0x70004369
7000411c:	70004369 	.word	0x70004369
70004120:	70004369 	.word	0x70004369
70004124:	7000418f 	.word	0x7000418f
70004128:	70004369 	.word	0x70004369
7000412c:	70004369 	.word	0x70004369
70004130:	70004369 	.word	0x70004369
70004134:	70004369 	.word	0x70004369
70004138:	70004369 	.word	0x70004369
7000413c:	70004369 	.word	0x70004369
70004140:	70004369 	.word	0x70004369
70004144:	70004195 	.word	0x70004195
70004148:	70004369 	.word	0x70004369
7000414c:	70004369 	.word	0x70004369
70004150:	70004369 	.word	0x70004369
70004154:	70004369 	.word	0x70004369
70004158:	70004369 	.word	0x70004369
7000415c:	70004369 	.word	0x70004369
70004160:	70004369 	.word	0x70004369
70004164:	7000419b 	.word	0x7000419b
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004168:	4b8b      	ldr	r3, [pc, #556]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000416a:	681b      	ldr	r3, [r3, #0]
7000416c:	f003 0320 	and.w	r3, r3, #32
70004170:	2b00      	cmp	r3, #0
70004172:	d009      	beq.n	70004188 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70004174:	4b88      	ldr	r3, [pc, #544]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004176:	681b      	ldr	r3, [r3, #0]
70004178:	08db      	lsrs	r3, r3, #3
7000417a:	f003 0303 	and.w	r3, r3, #3
7000417e:	4a87      	ldr	r2, [pc, #540]	@ (7000439c <HAL_RCC_GetSysClockFreq+0x2b4>)
70004180:	fa22 f303 	lsr.w	r3, r2, r3
70004184:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
70004186:	e0f2      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70004188:	2300      	movs	r3, #0
7000418a:	623b      	str	r3, [r7, #32]
      break;
7000418c:	e0ef      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
7000418e:	4b84      	ldr	r3, [pc, #528]	@ (700043a0 <HAL_RCC_GetSysClockFreq+0x2b8>)
70004190:	623b      	str	r3, [r7, #32]
      break;
70004192:	e0ec      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70004194:	4b83      	ldr	r3, [pc, #524]	@ (700043a4 <HAL_RCC_GetSysClockFreq+0x2bc>)
70004196:	623b      	str	r3, [r7, #32]
      break;
70004198:	e0e9      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
7000419a:	4b7f      	ldr	r3, [pc, #508]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000419c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000419e:	f003 0303 	and.w	r3, r3, #3
700041a2:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
700041a4:	4b7c      	ldr	r3, [pc, #496]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700041a8:	091b      	lsrs	r3, r3, #4
700041aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700041ae:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
700041b0:	4b79      	ldr	r3, [pc, #484]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700041b4:	f003 0301 	and.w	r3, r3, #1
700041b8:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
700041ba:	4b77      	ldr	r3, [pc, #476]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700041be:	08db      	lsrs	r3, r3, #3
700041c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
700041c4:	697a      	ldr	r2, [r7, #20]
700041c6:	fb02 f303 	mul.w	r3, r2, r3
700041ca:	ee07 3a90 	vmov	s15, r3
700041ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
700041d2:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
700041d6:	69bb      	ldr	r3, [r7, #24]
700041d8:	2b00      	cmp	r3, #0
700041da:	f000 80c2 	beq.w	70004362 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
700041de:	69fb      	ldr	r3, [r7, #28]
700041e0:	2b02      	cmp	r3, #2
700041e2:	d064      	beq.n	700042ae <HAL_RCC_GetSysClockFreq+0x1c6>
700041e4:	69fb      	ldr	r3, [r7, #28]
700041e6:	2b02      	cmp	r3, #2
700041e8:	f200 8083 	bhi.w	700042f2 <HAL_RCC_GetSysClockFreq+0x20a>
700041ec:	69fb      	ldr	r3, [r7, #28]
700041ee:	2b00      	cmp	r3, #0
700041f0:	d003      	beq.n	700041fa <HAL_RCC_GetSysClockFreq+0x112>
700041f2:	69fb      	ldr	r3, [r7, #28]
700041f4:	2b01      	cmp	r3, #1
700041f6:	d038      	beq.n	7000426a <HAL_RCC_GetSysClockFreq+0x182>
700041f8:	e07b      	b.n	700042f2 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700041fa:	4b67      	ldr	r3, [pc, #412]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700041fc:	681b      	ldr	r3, [r3, #0]
700041fe:	f003 0320 	and.w	r3, r3, #32
70004202:	2b00      	cmp	r3, #0
70004204:	d02d      	beq.n	70004262 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70004206:	4b64      	ldr	r3, [pc, #400]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004208:	681b      	ldr	r3, [r3, #0]
7000420a:	08db      	lsrs	r3, r3, #3
7000420c:	f003 0303 	and.w	r3, r3, #3
70004210:	4a62      	ldr	r2, [pc, #392]	@ (7000439c <HAL_RCC_GetSysClockFreq+0x2b4>)
70004212:	fa22 f303 	lsr.w	r3, r2, r3
70004216:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004218:	68fb      	ldr	r3, [r7, #12]
7000421a:	ee07 3a90 	vmov	s15, r3
7000421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004222:	69bb      	ldr	r3, [r7, #24]
70004224:	ee07 3a90 	vmov	s15, r3
70004228:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000422c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004230:	4b59      	ldr	r3, [pc, #356]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004234:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004238:	ee07 3a90 	vmov	s15, r3
7000423c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004240:	ed97 6a04 	vldr	s12, [r7, #16]
70004244:	eddf 5a58 	vldr	s11, [pc, #352]	@ 700043a8 <HAL_RCC_GetSysClockFreq+0x2c0>
70004248:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000424c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004250:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004254:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004258:	ee67 7a27 	vmul.f32	s15, s14, s15
7000425c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70004260:	e069      	b.n	70004336 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70004262:	f04f 0300 	mov.w	r3, #0
70004266:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
70004268:	e065      	b.n	70004336 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
7000426a:	69bb      	ldr	r3, [r7, #24]
7000426c:	ee07 3a90 	vmov	s15, r3
70004270:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004274:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 700043ac <HAL_RCC_GetSysClockFreq+0x2c4>
70004278:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000427c:	4b46      	ldr	r3, [pc, #280]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
7000427e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004280:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004284:	ee07 3a90 	vmov	s15, r3
70004288:	eef8 6a67 	vcvt.f32.u32	s13, s15
7000428c:	ed97 6a04 	vldr	s12, [r7, #16]
70004290:	eddf 5a45 	vldr	s11, [pc, #276]	@ 700043a8 <HAL_RCC_GetSysClockFreq+0x2c0>
70004294:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004298:	ee76 7aa7 	vadd.f32	s15, s13, s15
7000429c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700042a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
700042a4:	ee67 7a27 	vmul.f32	s15, s14, s15
700042a8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700042ac:	e043      	b.n	70004336 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700042ae:	69bb      	ldr	r3, [r7, #24]
700042b0:	ee07 3a90 	vmov	s15, r3
700042b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
700042b8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 700043b0 <HAL_RCC_GetSysClockFreq+0x2c8>
700042bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700042c0:	4b35      	ldr	r3, [pc, #212]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
700042c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700042c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
700042c8:	ee07 3a90 	vmov	s15, r3
700042cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
700042d0:	ed97 6a04 	vldr	s12, [r7, #16]
700042d4:	eddf 5a34 	vldr	s11, [pc, #208]	@ 700043a8 <HAL_RCC_GetSysClockFreq+0x2c0>
700042d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
700042dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
700042e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700042e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
700042e8:	ee67 7a27 	vmul.f32	s15, s14, s15
700042ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700042f0:	e021      	b.n	70004336 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700042f2:	69bb      	ldr	r3, [r7, #24]
700042f4:	ee07 3a90 	vmov	s15, r3
700042f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
700042fc:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 700043ac <HAL_RCC_GetSysClockFreq+0x2c4>
70004300:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004304:	4b24      	ldr	r3, [pc, #144]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004308:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000430c:	ee07 3a90 	vmov	s15, r3
70004310:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004314:	ed97 6a04 	vldr	s12, [r7, #16]
70004318:	eddf 5a23 	vldr	s11, [pc, #140]	@ 700043a8 <HAL_RCC_GetSysClockFreq+0x2c0>
7000431c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004320:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004324:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004328:	ee77 7aa6 	vadd.f32	s15, s15, s13
7000432c:	ee67 7a27 	vmul.f32	s15, s14, s15
70004330:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004334:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70004336:	4b18      	ldr	r3, [pc, #96]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000433a:	0a5b      	lsrs	r3, r3, #9
7000433c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004340:	3301      	adds	r3, #1
70004342:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004344:	68bb      	ldr	r3, [r7, #8]
70004346:	ee07 3a90 	vmov	s15, r3
7000434a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
7000434e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
70004352:	eec6 7a87 	vdiv.f32	s15, s13, s14
70004356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
7000435a:	ee17 3a90 	vmov	r3, s15
7000435e:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
70004360:	e005      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70004362:	2300      	movs	r3, #0
70004364:	623b      	str	r3, [r7, #32]
      break;
70004366:	e002      	b.n	7000436e <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
70004368:	4b0d      	ldr	r3, [pc, #52]	@ (700043a0 <HAL_RCC_GetSysClockFreq+0x2b8>)
7000436a:	623b      	str	r3, [r7, #32]
      break;
7000436c:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
7000436e:	4b0a      	ldr	r3, [pc, #40]	@ (70004398 <HAL_RCC_GetSysClockFreq+0x2b0>)
70004370:	699b      	ldr	r3, [r3, #24]
70004372:	f003 030f 	and.w	r3, r3, #15
70004376:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
70004378:	687b      	ldr	r3, [r7, #4]
7000437a:	2b07      	cmp	r3, #7
7000437c:	d905      	bls.n	7000438a <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
7000437e:	687b      	ldr	r3, [r7, #4]
70004380:	3b07      	subs	r3, #7
70004382:	6a3a      	ldr	r2, [r7, #32]
70004384:	fa22 f303 	lsr.w	r3, r2, r3
70004388:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
7000438a:	6a3b      	ldr	r3, [r7, #32]
}
7000438c:	4618      	mov	r0, r3
7000438e:	372c      	adds	r7, #44	@ 0x2c
70004390:	46bd      	mov	sp, r7
70004392:	f85d 7b04 	ldr.w	r7, [sp], #4
70004396:	4770      	bx	lr
70004398:	58024400 	.word	0x58024400
7000439c:	03d09000 	.word	0x03d09000
700043a0:	003d0900 	.word	0x003d0900
700043a4:	016e3600 	.word	0x016e3600
700043a8:	46000000 	.word	0x46000000
700043ac:	4a742400 	.word	0x4a742400
700043b0:	4bb71b00 	.word	0x4bb71b00

700043b4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
700043b4:	b580      	push	{r7, lr}
700043b6:	b084      	sub	sp, #16
700043b8:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
700043ba:	4a10      	ldr	r2, [pc, #64]	@ (700043fc <HAL_RCC_GetHCLKFreq+0x48>)
700043bc:	463b      	mov	r3, r7
700043be:	e892 0003 	ldmia.w	r2, {r0, r1}
700043c2:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
700043c6:	f7ff fe8f 	bl	700040e8 <HAL_RCC_GetSysClockFreq>
700043ca:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
700043cc:	4b0c      	ldr	r3, [pc, #48]	@ (70004400 <HAL_RCC_GetHCLKFreq+0x4c>)
700043ce:	69db      	ldr	r3, [r3, #28]
700043d0:	f003 030f 	and.w	r3, r3, #15
700043d4:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
700043d6:	68bb      	ldr	r3, [r7, #8]
700043d8:	2b07      	cmp	r3, #7
700043da:	d909      	bls.n	700043f0 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
700043dc:	68bb      	ldr	r3, [r7, #8]
700043de:	3b08      	subs	r3, #8
700043e0:	3310      	adds	r3, #16
700043e2:	443b      	add	r3, r7
700043e4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
700043e8:	461a      	mov	r2, r3
700043ea:	68fb      	ldr	r3, [r7, #12]
700043ec:	40d3      	lsrs	r3, r2
700043ee:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
700043f0:	68fb      	ldr	r3, [r7, #12]
}
700043f2:	4618      	mov	r0, r3
700043f4:	3710      	adds	r7, #16
700043f6:	46bd      	mov	sp, r7
700043f8:	bd80      	pop	{r7, pc}
700043fa:	bf00      	nop
700043fc:	70008c3c 	.word	0x70008c3c
70004400:	58024400 	.word	0x58024400

70004404 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70004404:	b580      	push	{r7, lr}
70004406:	b08a      	sub	sp, #40	@ 0x28
70004408:	af00      	add	r7, sp, #0
7000440a:	6078      	str	r0, [r7, #4]
7000440c:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
7000440e:	2300      	movs	r3, #0
70004410:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004414:	687b      	ldr	r3, [r7, #4]
70004416:	00da      	lsls	r2, r3, #3
70004418:	4b9a      	ldr	r3, [pc, #616]	@ (70004684 <RCC_PLL_Config+0x280>)
7000441a:	4413      	add	r3, r2
7000441c:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
7000441e:	687b      	ldr	r3, [r7, #4]
70004420:	009a      	lsls	r2, r3, #2
70004422:	4b99      	ldr	r3, [pc, #612]	@ (70004688 <RCC_PLL_Config+0x284>)
70004424:	4413      	add	r3, r2
70004426:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004428:	4b98      	ldr	r3, [pc, #608]	@ (7000468c <RCC_PLL_Config+0x288>)
7000442a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
7000442c:	687a      	ldr	r2, [r7, #4]
7000442e:	4613      	mov	r3, r2
70004430:	009b      	lsls	r3, r3, #2
70004432:	4413      	add	r3, r2
70004434:	005b      	lsls	r3, r3, #1
70004436:	4413      	add	r3, r2
70004438:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
7000443c:	fa02 f303 	lsl.w	r3, r2, r3
70004440:	43db      	mvns	r3, r3
70004442:	4a92      	ldr	r2, [pc, #584]	@ (7000468c <RCC_PLL_Config+0x288>)
70004444:	400b      	ands	r3, r1
70004446:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004448:	4b90      	ldr	r3, [pc, #576]	@ (7000468c <RCC_PLL_Config+0x288>)
7000444a:	681a      	ldr	r2, [r3, #0]
7000444c:	687b      	ldr	r3, [r7, #4]
7000444e:	005b      	lsls	r3, r3, #1
70004450:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004454:	fa01 f303 	lsl.w	r3, r1, r3
70004458:	43db      	mvns	r3, r3
7000445a:	498c      	ldr	r1, [pc, #560]	@ (7000468c <RCC_PLL_Config+0x288>)
7000445c:	4013      	ands	r3, r2
7000445e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
70004460:	f7fd f954 	bl	7000170c <HAL_GetTick>
70004464:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004466:	e008      	b.n	7000447a <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004468:	f7fd f950 	bl	7000170c <HAL_GetTick>
7000446c:	4602      	mov	r2, r0
7000446e:	697b      	ldr	r3, [r7, #20]
70004470:	1ad3      	subs	r3, r2, r3
70004472:	2b32      	cmp	r3, #50	@ 0x32
70004474:	d901      	bls.n	7000447a <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
70004476:	2303      	movs	r3, #3
70004478:	e0ff      	b.n	7000467a <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
7000447a:	4b84      	ldr	r3, [pc, #528]	@ (7000468c <RCC_PLL_Config+0x288>)
7000447c:	681a      	ldr	r2, [r3, #0]
7000447e:	687b      	ldr	r3, [r7, #4]
70004480:	005b      	lsls	r3, r3, #1
70004482:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004486:	fa01 f303 	lsl.w	r3, r1, r3
7000448a:	4013      	ands	r3, r2
7000448c:	2b00      	cmp	r3, #0
7000448e:	d1eb      	bne.n	70004468 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
70004490:	683b      	ldr	r3, [r7, #0]
70004492:	681b      	ldr	r3, [r3, #0]
70004494:	2b02      	cmp	r3, #2
70004496:	f040 80dd 	bne.w	70004654 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
7000449a:	683b      	ldr	r3, [r7, #0]
7000449c:	685b      	ldr	r3, [r3, #4]
7000449e:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
700044a0:	693b      	ldr	r3, [r7, #16]
700044a2:	2b00      	cmp	r3, #0
700044a4:	d109      	bne.n	700044ba <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
700044a6:	4b79      	ldr	r3, [pc, #484]	@ (7000468c <RCC_PLL_Config+0x288>)
700044a8:	681b      	ldr	r3, [r3, #0]
700044aa:	08db      	lsrs	r3, r3, #3
700044ac:	f003 0303 	and.w	r3, r3, #3
700044b0:	4a77      	ldr	r2, [pc, #476]	@ (70004690 <RCC_PLL_Config+0x28c>)
700044b2:	fa22 f303 	lsr.w	r3, r2, r3
700044b6:	627b      	str	r3, [r7, #36]	@ 0x24
700044b8:	e007      	b.n	700044ca <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
700044ba:	693b      	ldr	r3, [r7, #16]
700044bc:	2b02      	cmp	r3, #2
700044be:	d102      	bne.n	700044c6 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
700044c0:	4b74      	ldr	r3, [pc, #464]	@ (70004694 <RCC_PLL_Config+0x290>)
700044c2:	627b      	str	r3, [r7, #36]	@ 0x24
700044c4:	e001      	b.n	700044ca <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
700044c6:	4b74      	ldr	r3, [pc, #464]	@ (70004698 <RCC_PLL_Config+0x294>)
700044c8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
700044ca:	683b      	ldr	r3, [r7, #0]
700044cc:	689b      	ldr	r3, [r3, #8]
700044ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700044d0:	fbb2 f3f3 	udiv	r3, r2, r3
700044d4:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
700044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700044d8:	4a70      	ldr	r2, [pc, #448]	@ (7000469c <RCC_PLL_Config+0x298>)
700044da:	4293      	cmp	r3, r2
700044dc:	d302      	bcc.n	700044e4 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
700044de:	2318      	movs	r3, #24
700044e0:	627b      	str	r3, [r7, #36]	@ 0x24
700044e2:	e00f      	b.n	70004504 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
700044e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700044e6:	4a6e      	ldr	r2, [pc, #440]	@ (700046a0 <RCC_PLL_Config+0x29c>)
700044e8:	4293      	cmp	r3, r2
700044ea:	d902      	bls.n	700044f2 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
700044ec:	2310      	movs	r3, #16
700044ee:	627b      	str	r3, [r7, #36]	@ 0x24
700044f0:	e008      	b.n	70004504 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
700044f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700044f4:	4a6b      	ldr	r2, [pc, #428]	@ (700046a4 <RCC_PLL_Config+0x2a0>)
700044f6:	4293      	cmp	r3, r2
700044f8:	d902      	bls.n	70004500 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
700044fa:	2308      	movs	r3, #8
700044fc:	627b      	str	r3, [r7, #36]	@ 0x24
700044fe:	e001      	b.n	70004504 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
70004500:	2302      	movs	r3, #2
70004502:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
70004504:	687a      	ldr	r2, [r7, #4]
70004506:	4613      	mov	r3, r2
70004508:	009b      	lsls	r3, r3, #2
7000450a:	4413      	add	r3, r2
7000450c:	005b      	lsls	r3, r3, #1
7000450e:	4413      	add	r3, r2
70004510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004512:	fa02 f303 	lsl.w	r3, r2, r3
70004516:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004518:	4b5c      	ldr	r3, [pc, #368]	@ (7000468c <RCC_PLL_Config+0x288>)
7000451a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
7000451c:	687b      	ldr	r3, [r7, #4]
7000451e:	00db      	lsls	r3, r3, #3
70004520:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004524:	fa01 f303 	lsl.w	r3, r1, r3
70004528:	f043 0303 	orr.w	r3, r3, #3
7000452c:	43db      	mvns	r3, r3
7000452e:	401a      	ands	r2, r3
70004530:	683b      	ldr	r3, [r7, #0]
70004532:	6899      	ldr	r1, [r3, #8]
70004534:	687b      	ldr	r3, [r7, #4]
70004536:	00db      	lsls	r3, r3, #3
70004538:	3304      	adds	r3, #4
7000453a:	4099      	lsls	r1, r3
7000453c:	693b      	ldr	r3, [r7, #16]
7000453e:	430b      	orrs	r3, r1
70004540:	4952      	ldr	r1, [pc, #328]	@ (7000468c <RCC_PLL_Config+0x288>)
70004542:	4313      	orrs	r3, r2
70004544:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
70004546:	4b51      	ldr	r3, [pc, #324]	@ (7000468c <RCC_PLL_Config+0x288>)
70004548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000454a:	f003 0303 	and.w	r3, r3, #3
7000454e:	693a      	ldr	r2, [r7, #16]
70004550:	429a      	cmp	r2, r3
70004552:	d001      	beq.n	70004558 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004554:	2301      	movs	r3, #1
70004556:	e090      	b.n	7000467a <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
70004558:	4b4c      	ldr	r3, [pc, #304]	@ (7000468c <RCC_PLL_Config+0x288>)
7000455a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
7000455c:	687a      	ldr	r2, [r7, #4]
7000455e:	4613      	mov	r3, r2
70004560:	009b      	lsls	r3, r3, #2
70004562:	4413      	add	r3, r2
70004564:	005b      	lsls	r3, r3, #1
70004566:	4413      	add	r3, r2
70004568:	221b      	movs	r2, #27
7000456a:	fa02 f303 	lsl.w	r3, r2, r3
7000456e:	43db      	mvns	r3, r3
70004570:	ea01 0203 	and.w	r2, r1, r3
70004574:	4945      	ldr	r1, [pc, #276]	@ (7000468c <RCC_PLL_Config+0x288>)
70004576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004578:	4313      	orrs	r3, r2
7000457a:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
7000457c:	683b      	ldr	r3, [r7, #0]
7000457e:	68db      	ldr	r3, [r3, #12]
70004580:	1e5a      	subs	r2, r3, #1
70004582:	683b      	ldr	r3, [r7, #0]
70004584:	691b      	ldr	r3, [r3, #16]
70004586:	3b01      	subs	r3, #1
70004588:	025b      	lsls	r3, r3, #9
7000458a:	431a      	orrs	r2, r3
7000458c:	683b      	ldr	r3, [r7, #0]
7000458e:	695b      	ldr	r3, [r3, #20]
70004590:	3b01      	subs	r3, #1
70004592:	041b      	lsls	r3, r3, #16
70004594:	431a      	orrs	r2, r3
70004596:	683b      	ldr	r3, [r7, #0]
70004598:	699b      	ldr	r3, [r3, #24]
7000459a:	3b01      	subs	r3, #1
7000459c:	061b      	lsls	r3, r3, #24
7000459e:	431a      	orrs	r2, r3
700045a0:	69fb      	ldr	r3, [r7, #28]
700045a2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
700045a4:	683b      	ldr	r3, [r7, #0]
700045a6:	69db      	ldr	r3, [r3, #28]
700045a8:	1e5a      	subs	r2, r3, #1
700045aa:	683b      	ldr	r3, [r7, #0]
700045ac:	6a1b      	ldr	r3, [r3, #32]
700045ae:	3b01      	subs	r3, #1
700045b0:	021b      	lsls	r3, r3, #8
700045b2:	431a      	orrs	r2, r3
700045b4:	69bb      	ldr	r3, [r7, #24]
700045b6:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
700045b8:	687b      	ldr	r3, [r7, #4]
700045ba:	2b00      	cmp	r3, #0
700045bc:	d105      	bne.n	700045ca <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
700045be:	4b33      	ldr	r3, [pc, #204]	@ (7000468c <RCC_PLL_Config+0x288>)
700045c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045c2:	4a32      	ldr	r2, [pc, #200]	@ (7000468c <RCC_PLL_Config+0x288>)
700045c4:	f043 0320 	orr.w	r3, r3, #32
700045c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
700045ca:	683b      	ldr	r3, [r7, #0]
700045cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700045ce:	2b00      	cmp	r3, #0
700045d0:	d01c      	beq.n	7000460c <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
700045d2:	687b      	ldr	r3, [r7, #4]
700045d4:	00da      	lsls	r2, r3, #3
700045d6:	4b34      	ldr	r3, [pc, #208]	@ (700046a8 <RCC_PLL_Config+0x2a4>)
700045d8:	4413      	add	r3, r2
700045da:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
700045dc:	68fb      	ldr	r3, [r7, #12]
700045de:	681a      	ldr	r2, [r3, #0]
700045e0:	4b32      	ldr	r3, [pc, #200]	@ (700046ac <RCC_PLL_Config+0x2a8>)
700045e2:	4013      	ands	r3, r2
700045e4:	683a      	ldr	r2, [r7, #0]
700045e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
700045e8:	00d2      	lsls	r2, r2, #3
700045ea:	431a      	orrs	r2, r3
700045ec:	68fb      	ldr	r3, [r7, #12]
700045ee:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
700045f0:	4b26      	ldr	r3, [pc, #152]	@ (7000468c <RCC_PLL_Config+0x288>)
700045f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700045f4:	687a      	ldr	r2, [r7, #4]
700045f6:	4613      	mov	r3, r2
700045f8:	009b      	lsls	r3, r3, #2
700045fa:	4413      	add	r3, r2
700045fc:	005b      	lsls	r3, r3, #1
700045fe:	4413      	add	r3, r2
70004600:	2201      	movs	r2, #1
70004602:	fa02 f303 	lsl.w	r3, r2, r3
70004606:	4a21      	ldr	r2, [pc, #132]	@ (7000468c <RCC_PLL_Config+0x288>)
70004608:	430b      	orrs	r3, r1
7000460a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
7000460c:	4b1f      	ldr	r3, [pc, #124]	@ (7000468c <RCC_PLL_Config+0x288>)
7000460e:	681a      	ldr	r2, [r3, #0]
70004610:	687b      	ldr	r3, [r7, #4]
70004612:	005b      	lsls	r3, r3, #1
70004614:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004618:	fa01 f303 	lsl.w	r3, r1, r3
7000461c:	491b      	ldr	r1, [pc, #108]	@ (7000468c <RCC_PLL_Config+0x288>)
7000461e:	4313      	orrs	r3, r2
70004620:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70004622:	f7fd f873 	bl	7000170c <HAL_GetTick>
70004626:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004628:	e008      	b.n	7000463c <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
7000462a:	f7fd f86f 	bl	7000170c <HAL_GetTick>
7000462e:	4602      	mov	r2, r0
70004630:	697b      	ldr	r3, [r7, #20]
70004632:	1ad3      	subs	r3, r2, r3
70004634:	2b32      	cmp	r3, #50	@ 0x32
70004636:	d901      	bls.n	7000463c <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004638:	2303      	movs	r3, #3
7000463a:	e01e      	b.n	7000467a <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
7000463c:	4b13      	ldr	r3, [pc, #76]	@ (7000468c <RCC_PLL_Config+0x288>)
7000463e:	681a      	ldr	r2, [r3, #0]
70004640:	687b      	ldr	r3, [r7, #4]
70004642:	005b      	lsls	r3, r3, #1
70004644:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004648:	fa01 f303 	lsl.w	r3, r1, r3
7000464c:	4013      	ands	r3, r2
7000464e:	2b00      	cmp	r3, #0
70004650:	d0eb      	beq.n	7000462a <RCC_PLL_Config+0x226>
70004652:	e010      	b.n	70004676 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004654:	4b0d      	ldr	r3, [pc, #52]	@ (7000468c <RCC_PLL_Config+0x288>)
70004656:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004658:	687b      	ldr	r3, [r7, #4]
7000465a:	00db      	lsls	r3, r3, #3
7000465c:	3304      	adds	r3, #4
7000465e:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004662:	fa01 f303 	lsl.w	r3, r1, r3
70004666:	f043 0303 	orr.w	r3, r3, #3
7000466a:	43db      	mvns	r3, r3
7000466c:	4013      	ands	r3, r2
7000466e:	4a07      	ldr	r2, [pc, #28]	@ (7000468c <RCC_PLL_Config+0x288>)
70004670:	f043 0303 	orr.w	r3, r3, #3
70004674:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
70004676:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
7000467a:	4618      	mov	r0, r3
7000467c:	3728      	adds	r7, #40	@ 0x28
7000467e:	46bd      	mov	sp, r7
70004680:	bd80      	pop	{r7, pc}
70004682:	bf00      	nop
70004684:	58024430 	.word	0x58024430
70004688:	580244c0 	.word	0x580244c0
7000468c:	58024400 	.word	0x58024400
70004690:	03d09000 	.word	0x03d09000
70004694:	016e3600 	.word	0x016e3600
70004698:	003d0900 	.word	0x003d0900
7000469c:	007a1200 	.word	0x007a1200
700046a0:	003d08ff 	.word	0x003d08ff
700046a4:	001e847f 	.word	0x001e847f
700046a8:	58024434 	.word	0x58024434
700046ac:	ffff0007 	.word	0xffff0007

700046b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
700046b0:	b580      	push	{r7, lr}
700046b2:	b086      	sub	sp, #24
700046b4:	af00      	add	r7, sp, #0
700046b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
700046b8:	2300      	movs	r3, #0
700046ba:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
700046bc:	2300      	movs	r3, #0
700046be:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
700046c0:	687b      	ldr	r3, [r7, #4]
700046c2:	681b      	ldr	r3, [r3, #0]
700046c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700046c8:	2b00      	cmp	r3, #0
700046ca:	f000 8081 	beq.w	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
700046ce:	4b8c      	ldr	r3, [pc, #560]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700046d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700046d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700046d6:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
700046d8:	693b      	ldr	r3, [r7, #16]
700046da:	2b00      	cmp	r3, #0
700046dc:	d029      	beq.n	70004732 <HAL_RCCEx_PeriphCLKConfig+0x82>
700046de:	687b      	ldr	r3, [r7, #4]
700046e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700046e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700046e6:	693a      	ldr	r2, [r7, #16]
700046e8:	429a      	cmp	r2, r3
700046ea:	d022      	beq.n	70004732 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
700046ec:	4b85      	ldr	r3, [pc, #532]	@ (70004904 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700046ee:	681b      	ldr	r3, [r3, #0]
700046f0:	4a84      	ldr	r2, [pc, #528]	@ (70004904 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700046f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700046f6:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
700046f8:	4b82      	ldr	r3, [pc, #520]	@ (70004904 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700046fa:	681b      	ldr	r3, [r3, #0]
700046fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004700:	2b00      	cmp	r3, #0
70004702:	d102      	bne.n	7000470a <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
70004704:	2301      	movs	r3, #1
70004706:	75fb      	strb	r3, [r7, #23]
70004708:	e013      	b.n	70004732 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
7000470a:	4b7d      	ldr	r3, [pc, #500]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000470c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000470e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
70004712:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004714:	4b7a      	ldr	r3, [pc, #488]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004716:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004718:	4a79      	ldr	r2, [pc, #484]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000471a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000471e:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
70004720:	4b77      	ldr	r3, [pc, #476]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004724:	4a76      	ldr	r2, [pc, #472]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000472a:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
7000472c:	4a74      	ldr	r2, [pc, #464]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000472e:	693b      	ldr	r3, [r7, #16]
70004730:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
70004732:	7dfb      	ldrb	r3, [r7, #23]
70004734:	2b00      	cmp	r3, #0
70004736:	d149      	bne.n	700047cc <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
70004738:	687b      	ldr	r3, [r7, #4]
7000473a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
7000473c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004740:	d115      	bne.n	7000476e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70004742:	f7fc ffe3 	bl	7000170c <HAL_GetTick>
70004746:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004748:	e00b      	b.n	70004762 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
7000474a:	f7fc ffdf 	bl	7000170c <HAL_GetTick>
7000474e:	4602      	mov	r2, r0
70004750:	68fb      	ldr	r3, [r7, #12]
70004752:	1ad3      	subs	r3, r2, r3
70004754:	f241 3288 	movw	r2, #5000	@ 0x1388
70004758:	4293      	cmp	r3, r2
7000475a:	d902      	bls.n	70004762 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
7000475c:	2303      	movs	r3, #3
7000475e:	75fb      	strb	r3, [r7, #23]
            break;
70004760:	e005      	b.n	7000476e <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004762:	4b67      	ldr	r3, [pc, #412]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004766:	f003 0302 	and.w	r3, r3, #2
7000476a:	2b00      	cmp	r3, #0
7000476c:	d0ed      	beq.n	7000474a <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
7000476e:	7dfb      	ldrb	r3, [r7, #23]
70004770:	2b00      	cmp	r3, #0
70004772:	d128      	bne.n	700047c6 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
70004774:	687b      	ldr	r3, [r7, #4]
70004776:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004778:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
7000477c:	2b00      	cmp	r3, #0
7000477e:	d00c      	beq.n	7000479a <HAL_RCCEx_PeriphCLKConfig+0xea>
70004780:	4b5f      	ldr	r3, [pc, #380]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004782:	691b      	ldr	r3, [r3, #16]
70004784:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
70004788:	687b      	ldr	r3, [r7, #4]
7000478a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
7000478c:	0919      	lsrs	r1, r3, #4
7000478e:	4b5e      	ldr	r3, [pc, #376]	@ (70004908 <HAL_RCCEx_PeriphCLKConfig+0x258>)
70004790:	400b      	ands	r3, r1
70004792:	495b      	ldr	r1, [pc, #364]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004794:	4313      	orrs	r3, r2
70004796:	610b      	str	r3, [r1, #16]
70004798:	e005      	b.n	700047a6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
7000479a:	4b59      	ldr	r3, [pc, #356]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000479c:	691b      	ldr	r3, [r3, #16]
7000479e:	4a58      	ldr	r2, [pc, #352]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
700047a4:	6113      	str	r3, [r2, #16]
700047a6:	4b56      	ldr	r3, [pc, #344]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
700047aa:	687b      	ldr	r3, [r7, #4]
700047ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700047ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700047b2:	4953      	ldr	r1, [pc, #332]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047b4:	4313      	orrs	r3, r2
700047b6:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
700047b8:	4b51      	ldr	r3, [pc, #324]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700047bc:	4a50      	ldr	r2, [pc, #320]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
700047c2:	6713      	str	r3, [r2, #112]	@ 0x70
700047c4:	e004      	b.n	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
700047c6:	7dfb      	ldrb	r3, [r7, #23]
700047c8:	75bb      	strb	r3, [r7, #22]
700047ca:	e001      	b.n	700047d0 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
700047cc:	7dfb      	ldrb	r3, [r7, #23]
700047ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
700047d0:	687b      	ldr	r3, [r7, #4]
700047d2:	681b      	ldr	r3, [r3, #0]
700047d4:	f003 0301 	and.w	r3, r3, #1
700047d8:	2b00      	cmp	r3, #0
700047da:	d030      	beq.n	7000483e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
700047dc:	687b      	ldr	r3, [r7, #4]
700047de:	685b      	ldr	r3, [r3, #4]
700047e0:	2b03      	cmp	r3, #3
700047e2:	d819      	bhi.n	70004818 <HAL_RCCEx_PeriphCLKConfig+0x168>
700047e4:	a201      	add	r2, pc, #4	@ (adr r2, 700047ec <HAL_RCCEx_PeriphCLKConfig+0x13c>)
700047e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700047ea:	bf00      	nop
700047ec:	7000481f 	.word	0x7000481f
700047f0:	700047fd 	.word	0x700047fd
700047f4:	7000480b 	.word	0x7000480b
700047f8:	7000481f 	.word	0x7000481f
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700047fc:	4b40      	ldr	r3, [pc, #256]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700047fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004800:	4a3f      	ldr	r2, [pc, #252]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004802:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004806:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004808:	e00a      	b.n	70004820 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
7000480a:	4b3d      	ldr	r3, [pc, #244]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000480c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000480e:	4a3c      	ldr	r2, [pc, #240]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004810:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004814:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004816:	e003      	b.n	70004820 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004818:	2301      	movs	r3, #1
7000481a:	75fb      	strb	r3, [r7, #23]
        break;
7000481c:	e000      	b.n	70004820 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
7000481e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004820:	7dfb      	ldrb	r3, [r7, #23]
70004822:	2b00      	cmp	r3, #0
70004824:	d109      	bne.n	7000483a <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004826:	4b36      	ldr	r3, [pc, #216]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000482a:	f023 0203 	bic.w	r2, r3, #3
7000482e:	687b      	ldr	r3, [r7, #4]
70004830:	685b      	ldr	r3, [r3, #4]
70004832:	4933      	ldr	r1, [pc, #204]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004834:	4313      	orrs	r3, r2
70004836:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004838:	e001      	b.n	7000483e <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000483a:	7dfb      	ldrb	r3, [r7, #23]
7000483c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
7000483e:	687b      	ldr	r3, [r7, #4]
70004840:	681b      	ldr	r3, [r3, #0]
70004842:	f003 0302 	and.w	r3, r3, #2
70004846:	2b00      	cmp	r3, #0
70004848:	d02a      	beq.n	700048a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
7000484a:	687b      	ldr	r3, [r7, #4]
7000484c:	689b      	ldr	r3, [r3, #8]
7000484e:	2b20      	cmp	r3, #32
70004850:	d00c      	beq.n	7000486c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
70004852:	2b20      	cmp	r3, #32
70004854:	d811      	bhi.n	7000487a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
70004856:	2b00      	cmp	r3, #0
70004858:	d012      	beq.n	70004880 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
7000485a:	2b10      	cmp	r3, #16
7000485c:	d10d      	bne.n	7000487a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
7000485e:	4b28      	ldr	r3, [pc, #160]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004862:	4a27      	ldr	r2, [pc, #156]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004864:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004868:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
7000486a:	e00a      	b.n	70004882 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
7000486c:	4b24      	ldr	r3, [pc, #144]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000486e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004870:	4a23      	ldr	r2, [pc, #140]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004872:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004876:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004878:	e003      	b.n	70004882 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
7000487a:	2301      	movs	r3, #1
7000487c:	75fb      	strb	r3, [r7, #23]
        break;
7000487e:	e000      	b.n	70004882 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
70004880:	bf00      	nop
    }

    if (ret == HAL_OK)
70004882:	7dfb      	ldrb	r3, [r7, #23]
70004884:	2b00      	cmp	r3, #0
70004886:	d109      	bne.n	7000489c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
70004888:	4b1d      	ldr	r3, [pc, #116]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000488a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000488c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70004890:	687b      	ldr	r3, [r7, #4]
70004892:	689b      	ldr	r3, [r3, #8]
70004894:	491a      	ldr	r1, [pc, #104]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004896:	4313      	orrs	r3, r2
70004898:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000489a:	e001      	b.n	700048a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000489c:	7dfb      	ldrb	r3, [r7, #23]
7000489e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
700048a0:	687b      	ldr	r3, [r7, #4]
700048a2:	681b      	ldr	r3, [r3, #0]
700048a4:	f003 0304 	and.w	r3, r3, #4
700048a8:	2b00      	cmp	r3, #0
700048aa:	d031      	beq.n	70004910 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
700048ac:	687b      	ldr	r3, [r7, #4]
700048ae:	68db      	ldr	r3, [r3, #12]
700048b0:	2b80      	cmp	r3, #128	@ 0x80
700048b2:	d00c      	beq.n	700048ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
700048b4:	2b80      	cmp	r3, #128	@ 0x80
700048b6:	d811      	bhi.n	700048dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
700048b8:	2b00      	cmp	r3, #0
700048ba:	d012      	beq.n	700048e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
700048bc:	2b40      	cmp	r3, #64	@ 0x40
700048be:	d10d      	bne.n	700048dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
700048c0:	4b0f      	ldr	r3, [pc, #60]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048c4:	4a0e      	ldr	r2, [pc, #56]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700048ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700048cc:	e00a      	b.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
700048ce:	4b0c      	ldr	r3, [pc, #48]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700048d2:	4a0b      	ldr	r2, [pc, #44]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700048d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700048da:	e003      	b.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
700048dc:	2301      	movs	r3, #1
700048de:	75fb      	strb	r3, [r7, #23]
        break;
700048e0:	e000      	b.n	700048e4 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
700048e2:	bf00      	nop
    }

    if (ret == HAL_OK)
700048e4:	7dfb      	ldrb	r3, [r7, #23]
700048e6:	2b00      	cmp	r3, #0
700048e8:	d110      	bne.n	7000490c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
700048ea:	4b05      	ldr	r3, [pc, #20]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700048ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
700048f2:	687b      	ldr	r3, [r7, #4]
700048f4:	68db      	ldr	r3, [r3, #12]
700048f6:	4902      	ldr	r1, [pc, #8]	@ (70004900 <HAL_RCCEx_PeriphCLKConfig+0x250>)
700048f8:	4313      	orrs	r3, r2
700048fa:	64cb      	str	r3, [r1, #76]	@ 0x4c
700048fc:	e008      	b.n	70004910 <HAL_RCCEx_PeriphCLKConfig+0x260>
700048fe:	bf00      	nop
70004900:	58024400 	.word	0x58024400
70004904:	58024800 	.word	0x58024800
70004908:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
7000490c:	7dfb      	ldrb	r3, [r7, #23]
7000490e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
70004910:	687b      	ldr	r3, [r7, #4]
70004912:	681b      	ldr	r3, [r3, #0]
70004914:	f003 0308 	and.w	r3, r3, #8
70004918:	2b00      	cmp	r3, #0
7000491a:	d008      	beq.n	7000492e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
7000491c:	4b93      	ldr	r3, [pc, #588]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000491e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004920:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004924:	687b      	ldr	r3, [r7, #4]
70004926:	691b      	ldr	r3, [r3, #16]
70004928:	4990      	ldr	r1, [pc, #576]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000492a:	4313      	orrs	r3, r2
7000492c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
7000492e:	687b      	ldr	r3, [r7, #4]
70004930:	681b      	ldr	r3, [r3, #0]
70004932:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70004936:	2b00      	cmp	r3, #0
70004938:	d026      	beq.n	70004988 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
7000493a:	687b      	ldr	r3, [r7, #4]
7000493c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000493e:	2b00      	cmp	r3, #0
70004940:	d002      	beq.n	70004948 <HAL_RCCEx_PeriphCLKConfig+0x298>
70004942:	2b04      	cmp	r3, #4
70004944:	d007      	beq.n	70004956 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
70004946:	e00d      	b.n	70004964 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004948:	4b88      	ldr	r3, [pc, #544]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000494a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000494c:	4a87      	ldr	r2, [pc, #540]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000494e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004952:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004954:	e009      	b.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004956:	4b85      	ldr	r3, [pc, #532]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000495a:	4a84      	ldr	r2, [pc, #528]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000495c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004960:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004962:	e002      	b.n	7000496a <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004964:	2301      	movs	r3, #1
70004966:	75fb      	strb	r3, [r7, #23]
        break;
70004968:	bf00      	nop
    }

    if (ret == HAL_OK)
7000496a:	7dfb      	ldrb	r3, [r7, #23]
7000496c:	2b00      	cmp	r3, #0
7000496e:	d109      	bne.n	70004984 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
70004970:	4b7e      	ldr	r3, [pc, #504]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004972:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004974:	f023 0204 	bic.w	r2, r3, #4
70004978:	687b      	ldr	r3, [r7, #4]
7000497a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000497c:	497b      	ldr	r1, [pc, #492]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000497e:	4313      	orrs	r3, r2
70004980:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004982:	e001      	b.n	70004988 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004984:	7dfb      	ldrb	r3, [r7, #23]
70004986:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
70004988:	687b      	ldr	r3, [r7, #4]
7000498a:	681b      	ldr	r3, [r3, #0]
7000498c:	f003 0310 	and.w	r3, r3, #16
70004990:	2b00      	cmp	r3, #0
70004992:	d02e      	beq.n	700049f2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004994:	687b      	ldr	r3, [r7, #4]
70004996:	695b      	ldr	r3, [r3, #20]
70004998:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000499c:	d019      	beq.n	700049d2 <HAL_RCCEx_PeriphCLKConfig+0x322>
7000499e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700049a2:	d813      	bhi.n	700049cc <HAL_RCCEx_PeriphCLKConfig+0x31c>
700049a4:	2b00      	cmp	r3, #0
700049a6:	d003      	beq.n	700049b0 <HAL_RCCEx_PeriphCLKConfig+0x300>
700049a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700049ac:	d007      	beq.n	700049be <HAL_RCCEx_PeriphCLKConfig+0x30e>
700049ae:	e00d      	b.n	700049cc <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700049b0:	4b6e      	ldr	r3, [pc, #440]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049b4:	4a6d      	ldr	r2, [pc, #436]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700049ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700049bc:	e00a      	b.n	700049d4 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700049be:	4b6b      	ldr	r3, [pc, #428]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049c2:	4a6a      	ldr	r2, [pc, #424]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700049c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700049ca:	e003      	b.n	700049d4 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700049cc:	2301      	movs	r3, #1
700049ce:	75fb      	strb	r3, [r7, #23]
        break;
700049d0:	e000      	b.n	700049d4 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
700049d2:	bf00      	nop
    }

    if (ret == HAL_OK)
700049d4:	7dfb      	ldrb	r3, [r7, #23]
700049d6:	2b00      	cmp	r3, #0
700049d8:	d109      	bne.n	700049ee <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
700049da:	4b64      	ldr	r3, [pc, #400]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700049de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700049e2:	687b      	ldr	r3, [r7, #4]
700049e4:	695b      	ldr	r3, [r3, #20]
700049e6:	4961      	ldr	r1, [pc, #388]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700049e8:	4313      	orrs	r3, r2
700049ea:	64cb      	str	r3, [r1, #76]	@ 0x4c
700049ec:	e001      	b.n	700049f2 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
700049ee:	7dfb      	ldrb	r3, [r7, #23]
700049f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
700049f2:	687b      	ldr	r3, [r7, #4]
700049f4:	681b      	ldr	r3, [r3, #0]
700049f6:	f003 0320 	and.w	r3, r3, #32
700049fa:	2b00      	cmp	r3, #0
700049fc:	d03f      	beq.n	70004a7e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
700049fe:	687b      	ldr	r3, [r7, #4]
70004a00:	699b      	ldr	r3, [r3, #24]
70004a02:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004a06:	d02a      	beq.n	70004a5e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004a08:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004a0c:	d824      	bhi.n	70004a58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004a0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004a12:	d024      	beq.n	70004a5e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004a14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004a18:	d81e      	bhi.n	70004a58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004a1a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004a1e:	d01e      	beq.n	70004a5e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004a20:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004a24:	d818      	bhi.n	70004a58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004a26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004a2a:	d00e      	beq.n	70004a4a <HAL_RCCEx_PeriphCLKConfig+0x39a>
70004a2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004a30:	d812      	bhi.n	70004a58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004a32:	2b00      	cmp	r3, #0
70004a34:	d013      	beq.n	70004a5e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004a36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004a3a:	d10d      	bne.n	70004a58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004a3c:	4b4b      	ldr	r3, [pc, #300]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a40:	4a4a      	ldr	r2, [pc, #296]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004a48:	e00a      	b.n	70004a60 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004a4a:	4b48      	ldr	r3, [pc, #288]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a4e:	4a47      	ldr	r2, [pc, #284]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004a54:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004a56:	e003      	b.n	70004a60 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a58:	2301      	movs	r3, #1
70004a5a:	75fb      	strb	r3, [r7, #23]
        break;
70004a5c:	e000      	b.n	70004a60 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
70004a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a60:	7dfb      	ldrb	r3, [r7, #23]
70004a62:	2b00      	cmp	r3, #0
70004a64:	d109      	bne.n	70004a7a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
70004a66:	4b41      	ldr	r3, [pc, #260]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004a6a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004a6e:	687b      	ldr	r3, [r7, #4]
70004a70:	699b      	ldr	r3, [r3, #24]
70004a72:	493e      	ldr	r1, [pc, #248]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a74:	4313      	orrs	r3, r2
70004a76:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004a78:	e001      	b.n	70004a7e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a7a:	7dfb      	ldrb	r3, [r7, #23]
70004a7c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
70004a7e:	687b      	ldr	r3, [r7, #4]
70004a80:	681b      	ldr	r3, [r3, #0]
70004a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70004a86:	2b00      	cmp	r3, #0
70004a88:	d008      	beq.n	70004a9c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
70004a8a:	4b38      	ldr	r3, [pc, #224]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004a8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004a92:	687b      	ldr	r3, [r7, #4]
70004a94:	69db      	ldr	r3, [r3, #28]
70004a96:	4935      	ldr	r1, [pc, #212]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004a98:	4313      	orrs	r3, r2
70004a9a:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70004a9c:	687b      	ldr	r3, [r7, #4]
70004a9e:	681b      	ldr	r3, [r3, #0]
70004aa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004aa4:	2b00      	cmp	r3, #0
70004aa6:	d008      	beq.n	70004aba <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70004aa8:	4b30      	ldr	r3, [pc, #192]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004aac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70004ab0:	687b      	ldr	r3, [r7, #4]
70004ab2:	6a1b      	ldr	r3, [r3, #32]
70004ab4:	492d      	ldr	r1, [pc, #180]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ab6:	4313      	orrs	r3, r2
70004ab8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
70004aba:	687b      	ldr	r3, [r7, #4]
70004abc:	681b      	ldr	r3, [r3, #0]
70004abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004ac2:	2b00      	cmp	r3, #0
70004ac4:	d020      	beq.n	70004b08 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
70004ac6:	687b      	ldr	r3, [r7, #4]
70004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004aca:	2b00      	cmp	r3, #0
70004acc:	d00c      	beq.n	70004ae8 <HAL_RCCEx_PeriphCLKConfig+0x438>
70004ace:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004ad2:	d106      	bne.n	70004ae2 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
70004ad4:	4b25      	ldr	r3, [pc, #148]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ad8:	4a24      	ldr	r2, [pc, #144]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ada:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70004ade:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
70004ae0:	e003      	b.n	70004aea <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
70004ae2:	2301      	movs	r3, #1
70004ae4:	75fb      	strb	r3, [r7, #23]
        break;
70004ae6:	e000      	b.n	70004aea <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
70004ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
70004aea:	7dfb      	ldrb	r3, [r7, #23]
70004aec:	2b00      	cmp	r3, #0
70004aee:	d109      	bne.n	70004b04 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
70004af0:	4b1e      	ldr	r3, [pc, #120]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004af4:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
70004af8:	687b      	ldr	r3, [r7, #4]
70004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004afc:	491b      	ldr	r1, [pc, #108]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004afe:	4313      	orrs	r3, r2
70004b00:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004b02:	e001      	b.n	70004b08 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b04:	7dfb      	ldrb	r3, [r7, #23]
70004b06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
70004b08:	687b      	ldr	r3, [r7, #4]
70004b0a:	681b      	ldr	r3, [r3, #0]
70004b0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70004b10:	2b00      	cmp	r3, #0
70004b12:	d02f      	beq.n	70004b74 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004b14:	687b      	ldr	r3, [r7, #4]
70004b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004b18:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004b1c:	d00e      	beq.n	70004b3c <HAL_RCCEx_PeriphCLKConfig+0x48c>
70004b1e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004b22:	d812      	bhi.n	70004b4a <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004b24:	2b00      	cmp	r3, #0
70004b26:	d013      	beq.n	70004b50 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004b28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004b2c:	d10d      	bne.n	70004b4a <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b2e:	4b0f      	ldr	r3, [pc, #60]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b32:	4a0e      	ldr	r2, [pc, #56]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004b38:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004b3a:	e00a      	b.n	70004b52 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004b3c:	4b0b      	ldr	r3, [pc, #44]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b40:	4a0a      	ldr	r2, [pc, #40]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004b46:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004b48:	e003      	b.n	70004b52 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b4a:	2301      	movs	r3, #1
70004b4c:	75fb      	strb	r3, [r7, #23]
        break;
70004b4e:	e000      	b.n	70004b52 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
70004b50:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b52:	7dfb      	ldrb	r3, [r7, #23]
70004b54:	2b00      	cmp	r3, #0
70004b56:	d10b      	bne.n	70004b70 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70004b58:	4b04      	ldr	r3, [pc, #16]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004b5c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
70004b60:	687b      	ldr	r3, [r7, #4]
70004b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004b64:	4901      	ldr	r1, [pc, #4]	@ (70004b6c <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004b66:	4313      	orrs	r3, r2
70004b68:	650b      	str	r3, [r1, #80]	@ 0x50
70004b6a:	e003      	b.n	70004b74 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004b6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b70:	7dfb      	ldrb	r3, [r7, #23]
70004b72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004b74:	687b      	ldr	r3, [r7, #4]
70004b76:	681b      	ldr	r3, [r3, #0]
70004b78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004b7c:	2b00      	cmp	r3, #0
70004b7e:	d02c      	beq.n	70004bda <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
70004b80:	687b      	ldr	r3, [r7, #4]
70004b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004b88:	d017      	beq.n	70004bba <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004b8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004b8e:	d811      	bhi.n	70004bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004b90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004b94:	d011      	beq.n	70004bba <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004b96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004b9a:	d80b      	bhi.n	70004bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004b9c:	2b00      	cmp	r3, #0
70004b9e:	d00c      	beq.n	70004bba <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004ba4:	d106      	bne.n	70004bb4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004ba6:	4b97      	ldr	r3, [pc, #604]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004baa:	4a96      	ldr	r2, [pc, #600]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004bac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
70004bb2:	e003      	b.n	70004bbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004bb4:	2301      	movs	r3, #1
70004bb6:	75fb      	strb	r3, [r7, #23]
        break;
70004bb8:	e000      	b.n	70004bbc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
70004bba:	bf00      	nop
    }

    if (ret == HAL_OK)
70004bbc:	7dfb      	ldrb	r3, [r7, #23]
70004bbe:	2b00      	cmp	r3, #0
70004bc0:	d109      	bne.n	70004bd6 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
70004bc2:	4b90      	ldr	r3, [pc, #576]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004bc6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70004bca:	687b      	ldr	r3, [r7, #4]
70004bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bce:	498d      	ldr	r1, [pc, #564]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004bd0:	4313      	orrs	r3, r2
70004bd2:	650b      	str	r3, [r1, #80]	@ 0x50
70004bd4:	e001      	b.n	70004bda <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004bd6:	7dfb      	ldrb	r3, [r7, #23]
70004bd8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
70004bda:	687b      	ldr	r3, [r7, #4]
70004bdc:	681b      	ldr	r3, [r3, #0]
70004bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70004be2:	2b00      	cmp	r3, #0
70004be4:	d02c      	beq.n	70004c40 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
70004be6:	687b      	ldr	r3, [r7, #4]
70004be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004bea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004bee:	d017      	beq.n	70004c20 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004bf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004bf4:	d811      	bhi.n	70004c1a <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004bf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004bfa:	d011      	beq.n	70004c20 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004c00:	d80b      	bhi.n	70004c1a <HAL_RCCEx_PeriphCLKConfig+0x56a>
70004c02:	2b00      	cmp	r3, #0
70004c04:	d00c      	beq.n	70004c20 <HAL_RCCEx_PeriphCLKConfig+0x570>
70004c06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004c0a:	d106      	bne.n	70004c1a <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c0c:	4b7d      	ldr	r3, [pc, #500]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c10:	4a7c      	ldr	r2, [pc, #496]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c12:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004c16:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70004c18:	e003      	b.n	70004c22 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c1a:	2301      	movs	r3, #1
70004c1c:	75fb      	strb	r3, [r7, #23]
        break;
70004c1e:	e000      	b.n	70004c22 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
70004c20:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c22:	7dfb      	ldrb	r3, [r7, #23]
70004c24:	2b00      	cmp	r3, #0
70004c26:	d109      	bne.n	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70004c28:	4b76      	ldr	r3, [pc, #472]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
70004c30:	687b      	ldr	r3, [r7, #4]
70004c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004c34:	4973      	ldr	r1, [pc, #460]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c36:	4313      	orrs	r3, r2
70004c38:	650b      	str	r3, [r1, #80]	@ 0x50
70004c3a:	e001      	b.n	70004c40 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c3c:	7dfb      	ldrb	r3, [r7, #23]
70004c3e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
70004c40:	687b      	ldr	r3, [r7, #4]
70004c42:	681b      	ldr	r3, [r3, #0]
70004c44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70004c48:	2b00      	cmp	r3, #0
70004c4a:	d045      	beq.n	70004cd8 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70004c4c:	687b      	ldr	r3, [r7, #4]
70004c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004c50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004c54:	d02a      	beq.n	70004cac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
70004c56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004c5a:	d824      	bhi.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004c5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c60:	d026      	beq.n	70004cb0 <HAL_RCCEx_PeriphCLKConfig+0x600>
70004c62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004c66:	d81e      	bhi.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004c68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c6c:	d022      	beq.n	70004cb4 <HAL_RCCEx_PeriphCLKConfig+0x604>
70004c6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004c72:	d818      	bhi.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c78:	d00e      	beq.n	70004c98 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
70004c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004c7e:	d812      	bhi.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004c80:	2b00      	cmp	r3, #0
70004c82:	d019      	beq.n	70004cb8 <HAL_RCCEx_PeriphCLKConfig+0x608>
70004c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004c88:	d10d      	bne.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004c8a:	4b5e      	ldr	r3, [pc, #376]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c8e:	4a5d      	ldr	r2, [pc, #372]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004c94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004c96:	e010      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c98:	4b5a      	ldr	r3, [pc, #360]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c9c:	4a59      	ldr	r2, [pc, #356]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004c9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004ca4:	e009      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ca6:	2301      	movs	r3, #1
70004ca8:	75fb      	strb	r3, [r7, #23]
        break;
70004caa:	e006      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004cac:	bf00      	nop
70004cae:	e004      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004cb0:	bf00      	nop
70004cb2:	e002      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004cb4:	bf00      	nop
70004cb6:	e000      	b.n	70004cba <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004cb8:	bf00      	nop
    }

    if (ret == HAL_OK)
70004cba:	7dfb      	ldrb	r3, [r7, #23]
70004cbc:	2b00      	cmp	r3, #0
70004cbe:	d109      	bne.n	70004cd4 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
70004cc0:	4b50      	ldr	r3, [pc, #320]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004cc4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004cc8:	687b      	ldr	r3, [r7, #4]
70004cca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004ccc:	494d      	ldr	r1, [pc, #308]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004cce:	4313      	orrs	r3, r2
70004cd0:	650b      	str	r3, [r1, #80]	@ 0x50
70004cd2:	e001      	b.n	70004cd8 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004cd4:	7dfb      	ldrb	r3, [r7, #23]
70004cd6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
70004cd8:	687b      	ldr	r3, [r7, #4]
70004cda:	681b      	ldr	r3, [r3, #0]
70004cdc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70004ce0:	2b00      	cmp	r3, #0
70004ce2:	d045      	beq.n	70004d70 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
70004ce4:	687b      	ldr	r3, [r7, #4]
70004ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004ce8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004cec:	d02a      	beq.n	70004d44 <HAL_RCCEx_PeriphCLKConfig+0x694>
70004cee:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70004cf2:	d824      	bhi.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004cf8:	d026      	beq.n	70004d48 <HAL_RCCEx_PeriphCLKConfig+0x698>
70004cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004cfe:	d81e      	bhi.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004d00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004d04:	d022      	beq.n	70004d4c <HAL_RCCEx_PeriphCLKConfig+0x69c>
70004d06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004d0a:	d818      	bhi.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004d10:	d00e      	beq.n	70004d30 <HAL_RCCEx_PeriphCLKConfig+0x680>
70004d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004d16:	d812      	bhi.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004d18:	2b00      	cmp	r3, #0
70004d1a:	d019      	beq.n	70004d50 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70004d1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004d20:	d10d      	bne.n	70004d3e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d22:	4b38      	ldr	r3, [pc, #224]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d26:	4a37      	ldr	r2, [pc, #220]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004d2e:	e010      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004d30:	4b34      	ldr	r3, [pc, #208]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d34:	4a33      	ldr	r2, [pc, #204]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d36:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004d3c:	e009      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d3e:	2301      	movs	r3, #1
70004d40:	75fb      	strb	r3, [r7, #23]
        break;
70004d42:	e006      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004d44:	bf00      	nop
70004d46:	e004      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004d48:	bf00      	nop
70004d4a:	e002      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004d4c:	bf00      	nop
70004d4e:	e000      	b.n	70004d52 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004d50:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d52:	7dfb      	ldrb	r3, [r7, #23]
70004d54:	2b00      	cmp	r3, #0
70004d56:	d109      	bne.n	70004d6c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004d58:	4b2a      	ldr	r3, [pc, #168]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004d5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004d60:	687b      	ldr	r3, [r7, #4]
70004d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004d64:	4927      	ldr	r1, [pc, #156]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004d66:	4313      	orrs	r3, r2
70004d68:	658b      	str	r3, [r1, #88]	@ 0x58
70004d6a:	e001      	b.n	70004d70 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d6c:	7dfb      	ldrb	r3, [r7, #23]
70004d6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
70004d70:	687b      	ldr	r3, [r7, #4]
70004d72:	681b      	ldr	r3, [r3, #0]
70004d74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004d78:	2b00      	cmp	r3, #0
70004d7a:	d047      	beq.n	70004e0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004d7c:	687b      	ldr	r3, [r7, #4]
70004d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004d80:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004d84:	d02a      	beq.n	70004ddc <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004d86:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004d8a:	d824      	bhi.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004d8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004d90:	d026      	beq.n	70004de0 <HAL_RCCEx_PeriphCLKConfig+0x730>
70004d92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004d96:	d81e      	bhi.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004d98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004d9c:	d022      	beq.n	70004de4 <HAL_RCCEx_PeriphCLKConfig+0x734>
70004d9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004da2:	d818      	bhi.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004da8:	d00e      	beq.n	70004dc8 <HAL_RCCEx_PeriphCLKConfig+0x718>
70004daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004dae:	d812      	bhi.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004db0:	2b00      	cmp	r3, #0
70004db2:	d019      	beq.n	70004de8 <HAL_RCCEx_PeriphCLKConfig+0x738>
70004db4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004db8:	d10d      	bne.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004dba:	4b12      	ldr	r3, [pc, #72]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dbe:	4a11      	ldr	r2, [pc, #68]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004dc6:	e010      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004dc8:	4b0e      	ldr	r3, [pc, #56]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dcc:	4a0d      	ldr	r2, [pc, #52]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dce:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004dd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70004dd4:	e009      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004dd6:	2301      	movs	r3, #1
70004dd8:	75fb      	strb	r3, [r7, #23]
        break;
70004dda:	e006      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004ddc:	bf00      	nop
70004dde:	e004      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004de0:	bf00      	nop
70004de2:	e002      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004de4:	bf00      	nop
70004de6:	e000      	b.n	70004dea <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70004de8:	bf00      	nop
    }

    if (ret == HAL_OK)
70004dea:	7dfb      	ldrb	r3, [r7, #23]
70004dec:	2b00      	cmp	r3, #0
70004dee:	d10b      	bne.n	70004e08 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
70004df0:	4b04      	ldr	r3, [pc, #16]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004df4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70004df8:	687b      	ldr	r3, [r7, #4]
70004dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004dfc:	4901      	ldr	r1, [pc, #4]	@ (70004e04 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004dfe:	4313      	orrs	r3, r2
70004e00:	658b      	str	r3, [r1, #88]	@ 0x58
70004e02:	e003      	b.n	70004e0c <HAL_RCCEx_PeriphCLKConfig+0x75c>
70004e04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e08:	7dfb      	ldrb	r3, [r7, #23]
70004e0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70004e0c:	687b      	ldr	r3, [r7, #4]
70004e0e:	681b      	ldr	r3, [r3, #0]
70004e10:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70004e14:	2b00      	cmp	r3, #0
70004e16:	d034      	beq.n	70004e82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70004e18:	687b      	ldr	r3, [r7, #4]
70004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004e1c:	2b05      	cmp	r3, #5
70004e1e:	d81d      	bhi.n	70004e5c <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70004e20:	a201      	add	r2, pc, #4	@ (adr r2, 70004e28 <HAL_RCCEx_PeriphCLKConfig+0x778>)
70004e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004e26:	bf00      	nop
70004e28:	70004e63 	.word	0x70004e63
70004e2c:	70004e41 	.word	0x70004e41
70004e30:	70004e4f 	.word	0x70004e4f
70004e34:	70004e63 	.word	0x70004e63
70004e38:	70004e63 	.word	0x70004e63
70004e3c:	70004e63 	.word	0x70004e63
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e40:	4b91      	ldr	r3, [pc, #580]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e44:	4a90      	ldr	r2, [pc, #576]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004e4c:	e00a      	b.n	70004e64 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e4e:	4b8e      	ldr	r3, [pc, #568]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e52:	4a8d      	ldr	r2, [pc, #564]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004e58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004e5a:	e003      	b.n	70004e64 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e5c:	2301      	movs	r3, #1
70004e5e:	75fb      	strb	r3, [r7, #23]
        break;
70004e60:	e000      	b.n	70004e64 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
70004e62:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e64:	7dfb      	ldrb	r3, [r7, #23]
70004e66:	2b00      	cmp	r3, #0
70004e68:	d109      	bne.n	70004e7e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70004e6a:	4b87      	ldr	r3, [pc, #540]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004e6e:	f023 0207 	bic.w	r2, r3, #7
70004e72:	687b      	ldr	r3, [r7, #4]
70004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004e76:	4984      	ldr	r1, [pc, #528]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e78:	4313      	orrs	r3, r2
70004e7a:	658b      	str	r3, [r1, #88]	@ 0x58
70004e7c:	e001      	b.n	70004e82 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e7e:	7dfb      	ldrb	r3, [r7, #23]
70004e80:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
70004e82:	687b      	ldr	r3, [r7, #4]
70004e84:	681b      	ldr	r3, [r3, #0]
70004e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70004e8a:	2b00      	cmp	r3, #0
70004e8c:	d005      	beq.n	70004e9a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004e8e:	4b7e      	ldr	r3, [pc, #504]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e92:	4a7d      	ldr	r2, [pc, #500]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004e94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004e98:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70004e9a:	687b      	ldr	r3, [r7, #4]
70004e9c:	681b      	ldr	r3, [r3, #0]
70004e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004ea2:	2b00      	cmp	r3, #0
70004ea4:	d021      	beq.n	70004eea <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70004ea6:	687b      	ldr	r3, [r7, #4]
70004ea8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004eaa:	2b00      	cmp	r3, #0
70004eac:	d003      	beq.n	70004eb6 <HAL_RCCEx_PeriphCLKConfig+0x806>
70004eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70004eb2:	d00a      	beq.n	70004eca <HAL_RCCEx_PeriphCLKConfig+0x81a>
70004eb4:	e006      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004eb6:	4b74      	ldr	r3, [pc, #464]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004eba:	4a73      	ldr	r2, [pc, #460]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ebc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70004ec2:	e003      	b.n	70004ecc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ec4:	2301      	movs	r3, #1
70004ec6:	75fb      	strb	r3, [r7, #23]
        break;
70004ec8:	e000      	b.n	70004ecc <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70004eca:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ecc:	7dfb      	ldrb	r3, [r7, #23]
70004ece:	2b00      	cmp	r3, #0
70004ed0:	d109      	bne.n	70004ee6 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70004ed2:	4b6d      	ldr	r3, [pc, #436]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ed6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70004eda:	687b      	ldr	r3, [r7, #4]
70004edc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004ede:	496a      	ldr	r1, [pc, #424]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ee0:	4313      	orrs	r3, r2
70004ee2:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ee4:	e001      	b.n	70004eea <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ee6:	7dfb      	ldrb	r3, [r7, #23]
70004ee8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70004eea:	687b      	ldr	r3, [r7, #4]
70004eec:	681b      	ldr	r3, [r3, #0]
70004eee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70004ef2:	2b00      	cmp	r3, #0
70004ef4:	d043      	beq.n	70004f7e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70004ef6:	687b      	ldr	r3, [r7, #4]
70004ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004efa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004efe:	d02c      	beq.n	70004f5a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70004f00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004f04:	d826      	bhi.n	70004f54 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004f06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004f0a:	d028      	beq.n	70004f5e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70004f0c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004f10:	d820      	bhi.n	70004f54 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004f12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004f16:	d016      	beq.n	70004f46 <HAL_RCCEx_PeriphCLKConfig+0x896>
70004f18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004f1c:	d81a      	bhi.n	70004f54 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004f1e:	2b00      	cmp	r3, #0
70004f20:	d003      	beq.n	70004f2a <HAL_RCCEx_PeriphCLKConfig+0x87a>
70004f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004f26:	d007      	beq.n	70004f38 <HAL_RCCEx_PeriphCLKConfig+0x888>
70004f28:	e014      	b.n	70004f54 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f2a:	4b57      	ldr	r3, [pc, #348]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f2e:	4a56      	ldr	r2, [pc, #344]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004f34:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004f36:	e013      	b.n	70004f60 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004f38:	4b53      	ldr	r3, [pc, #332]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f3c:	4a52      	ldr	r2, [pc, #328]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004f42:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004f44:	e00c      	b.n	70004f60 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004f46:	4b50      	ldr	r3, [pc, #320]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f4a:	4a4f      	ldr	r2, [pc, #316]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f4c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004f50:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004f52:	e005      	b.n	70004f60 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f54:	2301      	movs	r3, #1
70004f56:	75fb      	strb	r3, [r7, #23]
        break;
70004f58:	e002      	b.n	70004f60 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004f5a:	bf00      	nop
70004f5c:	e000      	b.n	70004f60 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004f5e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f60:	7dfb      	ldrb	r3, [r7, #23]
70004f62:	2b00      	cmp	r3, #0
70004f64:	d109      	bne.n	70004f7a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70004f66:	4b48      	ldr	r3, [pc, #288]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004f6a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004f6e:	687b      	ldr	r3, [r7, #4]
70004f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004f72:	4945      	ldr	r1, [pc, #276]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004f74:	4313      	orrs	r3, r2
70004f76:	654b      	str	r3, [r1, #84]	@ 0x54
70004f78:	e001      	b.n	70004f7e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f7a:	7dfb      	ldrb	r3, [r7, #23]
70004f7c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70004f7e:	687b      	ldr	r3, [r7, #4]
70004f80:	681b      	ldr	r3, [r3, #0]
70004f82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70004f86:	2b00      	cmp	r3, #0
70004f88:	d04b      	beq.n	70005022 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70004f8a:	687b      	ldr	r3, [r7, #4]
70004f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004f8e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004f92:	d032      	beq.n	70004ffa <HAL_RCCEx_PeriphCLKConfig+0x94a>
70004f94:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004f98:	d82c      	bhi.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004f9a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004f9e:	d02e      	beq.n	70004ffe <HAL_RCCEx_PeriphCLKConfig+0x94e>
70004fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004fa4:	d826      	bhi.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004fa6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004faa:	d02a      	beq.n	70005002 <HAL_RCCEx_PeriphCLKConfig+0x952>
70004fac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004fb0:	d820      	bhi.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004fb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004fb6:	d016      	beq.n	70004fe6 <HAL_RCCEx_PeriphCLKConfig+0x936>
70004fb8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004fbc:	d81a      	bhi.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004fbe:	2b00      	cmp	r3, #0
70004fc0:	d003      	beq.n	70004fca <HAL_RCCEx_PeriphCLKConfig+0x91a>
70004fc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004fc6:	d007      	beq.n	70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x928>
70004fc8:	e014      	b.n	70004ff4 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fca:	4b2f      	ldr	r3, [pc, #188]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fce:	4a2e      	ldr	r2, [pc, #184]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004fd6:	e015      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004fd8:	4b2b      	ldr	r3, [pc, #172]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fdc:	4a2a      	ldr	r2, [pc, #168]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004fe2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004fe4:	e00e      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004fe6:	4b28      	ldr	r3, [pc, #160]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fea:	4a27      	ldr	r2, [pc, #156]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004fec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004ff2:	e007      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ff4:	2301      	movs	r3, #1
70004ff6:	75fb      	strb	r3, [r7, #23]
        break;
70004ff8:	e004      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004ffa:	bf00      	nop
70004ffc:	e002      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004ffe:	bf00      	nop
70005000:	e000      	b.n	70005004 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005002:	bf00      	nop
    }

    if (ret == HAL_OK)
70005004:	7dfb      	ldrb	r3, [r7, #23]
70005006:	2b00      	cmp	r3, #0
70005008:	d109      	bne.n	7000501e <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
7000500a:	4b1f      	ldr	r3, [pc, #124]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000500e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70005012:	687b      	ldr	r3, [r7, #4]
70005014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005016:	491c      	ldr	r1, [pc, #112]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005018:	4313      	orrs	r3, r2
7000501a:	654b      	str	r3, [r1, #84]	@ 0x54
7000501c:	e001      	b.n	70005022 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000501e:	7dfb      	ldrb	r3, [r7, #23]
70005020:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70005022:	687b      	ldr	r3, [r7, #4]
70005024:	681b      	ldr	r3, [r3, #0]
70005026:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
7000502a:	2b00      	cmp	r3, #0
7000502c:	d03e      	beq.n	700050ac <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
7000502e:	687b      	ldr	r3, [r7, #4]
70005030:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70005032:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70005036:	d029      	beq.n	7000508c <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70005038:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
7000503c:	d820      	bhi.n	70005080 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
7000503e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005042:	d016      	beq.n	70005072 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70005044:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005048:	d81a      	bhi.n	70005080 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
7000504a:	2b00      	cmp	r3, #0
7000504c:	d003      	beq.n	70005056 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
7000504e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70005052:	d007      	beq.n	70005064 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70005054:	e014      	b.n	70005080 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005056:	4b0c      	ldr	r3, [pc, #48]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000505a:	4a0b      	ldr	r2, [pc, #44]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000505c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005060:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70005062:	e014      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70005064:	4b08      	ldr	r3, [pc, #32]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005068:	4a07      	ldr	r2, [pc, #28]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000506a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
7000506e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70005070:	e00d      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005072:	4b05      	ldr	r3, [pc, #20]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005076:	4a04      	ldr	r2, [pc, #16]	@ (70005088 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005078:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000507c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
7000507e:	e006      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005080:	2301      	movs	r3, #1
70005082:	75fb      	strb	r3, [r7, #23]
        break;
70005084:	e003      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x9de>
70005086:	bf00      	nop
70005088:	58024400 	.word	0x58024400
        break;
7000508c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000508e:	7dfb      	ldrb	r3, [r7, #23]
70005090:	2b00      	cmp	r3, #0
70005092:	d109      	bne.n	700050a8 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70005094:	4b8e      	ldr	r3, [pc, #568]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005098:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
7000509c:	687b      	ldr	r3, [r7, #4]
7000509e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700050a0:	498b      	ldr	r1, [pc, #556]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700050a2:	4313      	orrs	r3, r2
700050a4:	650b      	str	r3, [r1, #80]	@ 0x50
700050a6:	e001      	b.n	700050ac <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050a8:	7dfb      	ldrb	r3, [r7, #23]
700050aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
700050ac:	687b      	ldr	r3, [r7, #4]
700050ae:	681b      	ldr	r3, [r3, #0]
700050b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
700050b4:	2b00      	cmp	r3, #0
700050b6:	d043      	beq.n	70005140 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
700050b8:	687b      	ldr	r3, [r7, #4]
700050ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700050bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700050c0:	d02c      	beq.n	7000511c <HAL_RCCEx_PeriphCLKConfig+0xa6c>
700050c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700050c6:	d826      	bhi.n	70005116 <HAL_RCCEx_PeriphCLKConfig+0xa66>
700050c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700050cc:	d028      	beq.n	70005120 <HAL_RCCEx_PeriphCLKConfig+0xa70>
700050ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700050d2:	d820      	bhi.n	70005116 <HAL_RCCEx_PeriphCLKConfig+0xa66>
700050d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700050d8:	d016      	beq.n	70005108 <HAL_RCCEx_PeriphCLKConfig+0xa58>
700050da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700050de:	d81a      	bhi.n	70005116 <HAL_RCCEx_PeriphCLKConfig+0xa66>
700050e0:	2b00      	cmp	r3, #0
700050e2:	d003      	beq.n	700050ec <HAL_RCCEx_PeriphCLKConfig+0xa3c>
700050e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700050e8:	d007      	beq.n	700050fa <HAL_RCCEx_PeriphCLKConfig+0xa4a>
700050ea:	e014      	b.n	70005116 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700050ec:	4b78      	ldr	r3, [pc, #480]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700050ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050f0:	4a77      	ldr	r2, [pc, #476]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700050f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700050f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
700050f8:	e013      	b.n	70005122 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700050fa:	4b75      	ldr	r3, [pc, #468]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700050fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050fe:	4a74      	ldr	r2, [pc, #464]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005100:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005104:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005106:	e00c      	b.n	70005122 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005108:	4b71      	ldr	r3, [pc, #452]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000510c:	4a70      	ldr	r2, [pc, #448]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000510e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005112:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005114:	e005      	b.n	70005122 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005116:	2301      	movs	r3, #1
70005118:	75fb      	strb	r3, [r7, #23]
        break;
7000511a:	e002      	b.n	70005122 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
7000511c:	bf00      	nop
7000511e:	e000      	b.n	70005122 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005120:	bf00      	nop
    }

    if (ret == HAL_OK)
70005122:	7dfb      	ldrb	r3, [r7, #23]
70005124:	2b00      	cmp	r3, #0
70005126:	d109      	bne.n	7000513c <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70005128:	4b69      	ldr	r3, [pc, #420]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000512a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000512c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70005130:	687b      	ldr	r3, [r7, #4]
70005132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005134:	4966      	ldr	r1, [pc, #408]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005136:	4313      	orrs	r3, r2
70005138:	654b      	str	r3, [r1, #84]	@ 0x54
7000513a:	e001      	b.n	70005140 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000513c:	7dfb      	ldrb	r3, [r7, #23]
7000513e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70005140:	687b      	ldr	r3, [r7, #4]
70005142:	681b      	ldr	r3, [r3, #0]
70005144:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70005148:	2b00      	cmp	r3, #0
7000514a:	d03c      	beq.n	700051c6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
7000514c:	687b      	ldr	r3, [r7, #4]
7000514e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70005150:	2b40      	cmp	r3, #64	@ 0x40
70005152:	d026      	beq.n	700051a2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70005154:	2b40      	cmp	r3, #64	@ 0x40
70005156:	d821      	bhi.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005158:	2b30      	cmp	r3, #48	@ 0x30
7000515a:	d024      	beq.n	700051a6 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
7000515c:	2b30      	cmp	r3, #48	@ 0x30
7000515e:	d81d      	bhi.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005160:	2b20      	cmp	r3, #32
70005162:	d014      	beq.n	7000518e <HAL_RCCEx_PeriphCLKConfig+0xade>
70005164:	2b20      	cmp	r3, #32
70005166:	d819      	bhi.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xaec>
70005168:	2b00      	cmp	r3, #0
7000516a:	d002      	beq.n	70005172 <HAL_RCCEx_PeriphCLKConfig+0xac2>
7000516c:	2b10      	cmp	r3, #16
7000516e:	d007      	beq.n	70005180 <HAL_RCCEx_PeriphCLKConfig+0xad0>
70005170:	e014      	b.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005172:	4b57      	ldr	r3, [pc, #348]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005176:	4a56      	ldr	r2, [pc, #344]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005178:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000517c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
7000517e:	e013      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005180:	4b53      	ldr	r3, [pc, #332]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005184:	4a52      	ldr	r2, [pc, #328]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000518a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
7000518c:	e00c      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
7000518e:	4b50      	ldr	r3, [pc, #320]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005192:	4a4f      	ldr	r2, [pc, #316]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005194:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005198:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
7000519a:	e005      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000519c:	2301      	movs	r3, #1
7000519e:	75fb      	strb	r3, [r7, #23]
        break;
700051a0:	e002      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
700051a2:	bf00      	nop
700051a4:	e000      	b.n	700051a8 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
700051a6:	bf00      	nop
    }

    if (ret == HAL_OK)
700051a8:	7dfb      	ldrb	r3, [r7, #23]
700051aa:	2b00      	cmp	r3, #0
700051ac:	d109      	bne.n	700051c2 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
700051ae:	4b48      	ldr	r3, [pc, #288]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700051b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700051b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
700051b6:	687b      	ldr	r3, [r7, #4]
700051b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700051ba:	4945      	ldr	r1, [pc, #276]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700051bc:	4313      	orrs	r3, r2
700051be:	650b      	str	r3, [r1, #80]	@ 0x50
700051c0:	e001      	b.n	700051c6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
700051c2:	7dfb      	ldrb	r3, [r7, #23]
700051c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
700051c6:	687b      	ldr	r3, [r7, #4]
700051c8:	681b      	ldr	r3, [r3, #0]
700051ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
700051ce:	2b00      	cmp	r3, #0
700051d0:	d03c      	beq.n	7000524c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
700051d2:	687b      	ldr	r3, [r7, #4]
700051d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700051d6:	2b50      	cmp	r3, #80	@ 0x50
700051d8:	d022      	beq.n	70005220 <HAL_RCCEx_PeriphCLKConfig+0xb70>
700051da:	2b50      	cmp	r3, #80	@ 0x50
700051dc:	d81d      	bhi.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
700051de:	2b40      	cmp	r3, #64	@ 0x40
700051e0:	d020      	beq.n	70005224 <HAL_RCCEx_PeriphCLKConfig+0xb74>
700051e2:	2b40      	cmp	r3, #64	@ 0x40
700051e4:	d819      	bhi.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
700051e6:	2b30      	cmp	r3, #48	@ 0x30
700051e8:	d01e      	beq.n	70005228 <HAL_RCCEx_PeriphCLKConfig+0xb78>
700051ea:	2b30      	cmp	r3, #48	@ 0x30
700051ec:	d815      	bhi.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
700051ee:	2b20      	cmp	r3, #32
700051f0:	d00c      	beq.n	7000520c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
700051f2:	2b20      	cmp	r3, #32
700051f4:	d811      	bhi.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
700051f6:	2b00      	cmp	r3, #0
700051f8:	d018      	beq.n	7000522c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
700051fa:	2b10      	cmp	r3, #16
700051fc:	d10d      	bne.n	7000521a <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700051fe:	4b34      	ldr	r3, [pc, #208]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005202:	4a33      	ldr	r2, [pc, #204]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005208:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
7000520a:	e010      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000520c:	4b30      	ldr	r3, [pc, #192]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000520e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005210:	4a2f      	ldr	r2, [pc, #188]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005212:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005216:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70005218:	e009      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000521a:	2301      	movs	r3, #1
7000521c:	75fb      	strb	r3, [r7, #23]
        break;
7000521e:	e006      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005220:	bf00      	nop
70005222:	e004      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005224:	bf00      	nop
70005226:	e002      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005228:	bf00      	nop
7000522a:	e000      	b.n	7000522e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
7000522c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000522e:	7dfb      	ldrb	r3, [r7, #23]
70005230:	2b00      	cmp	r3, #0
70005232:	d109      	bne.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70005234:	4b26      	ldr	r3, [pc, #152]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005238:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
7000523c:	687b      	ldr	r3, [r7, #4]
7000523e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70005240:	4923      	ldr	r1, [pc, #140]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005242:	4313      	orrs	r3, r2
70005244:	654b      	str	r3, [r1, #84]	@ 0x54
70005246:	e001      	b.n	7000524c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005248:	7dfb      	ldrb	r3, [r7, #23]
7000524a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
7000524c:	687b      	ldr	r3, [r7, #4]
7000524e:	681b      	ldr	r3, [r3, #0]
70005250:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70005254:	2b00      	cmp	r3, #0
70005256:	d03f      	beq.n	700052d8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70005258:	687b      	ldr	r3, [r7, #4]
7000525a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000525c:	2b50      	cmp	r3, #80	@ 0x50
7000525e:	d022      	beq.n	700052a6 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70005260:	2b50      	cmp	r3, #80	@ 0x50
70005262:	d81d      	bhi.n	700052a0 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005264:	2b40      	cmp	r3, #64	@ 0x40
70005266:	d020      	beq.n	700052aa <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70005268:	2b40      	cmp	r3, #64	@ 0x40
7000526a:	d819      	bhi.n	700052a0 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
7000526c:	2b30      	cmp	r3, #48	@ 0x30
7000526e:	d01e      	beq.n	700052ae <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70005270:	2b30      	cmp	r3, #48	@ 0x30
70005272:	d815      	bhi.n	700052a0 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70005274:	2b20      	cmp	r3, #32
70005276:	d00c      	beq.n	70005292 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70005278:	2b20      	cmp	r3, #32
7000527a:	d811      	bhi.n	700052a0 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
7000527c:	2b00      	cmp	r3, #0
7000527e:	d018      	beq.n	700052b2 <HAL_RCCEx_PeriphCLKConfig+0xc02>
70005280:	2b10      	cmp	r3, #16
70005282:	d10d      	bne.n	700052a0 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005284:	4b12      	ldr	r3, [pc, #72]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005288:	4a11      	ldr	r2, [pc, #68]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000528a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000528e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70005290:	e010      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005292:	4b0f      	ldr	r3, [pc, #60]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005296:	4a0e      	ldr	r2, [pc, #56]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
7000529c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
7000529e:	e009      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700052a0:	2301      	movs	r3, #1
700052a2:	75fb      	strb	r3, [r7, #23]
        break;
700052a4:	e006      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700052a6:	bf00      	nop
700052a8:	e004      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700052aa:	bf00      	nop
700052ac:	e002      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700052ae:	bf00      	nop
700052b0:	e000      	b.n	700052b4 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
700052b2:	bf00      	nop
    }

    if (ret == HAL_OK)
700052b4:	7dfb      	ldrb	r3, [r7, #23]
700052b6:	2b00      	cmp	r3, #0
700052b8:	d10c      	bne.n	700052d4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
700052ba:	4b05      	ldr	r3, [pc, #20]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700052bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700052be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
700052c2:	687b      	ldr	r3, [r7, #4]
700052c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700052c6:	4902      	ldr	r1, [pc, #8]	@ (700052d0 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700052c8:	4313      	orrs	r3, r2
700052ca:	658b      	str	r3, [r1, #88]	@ 0x58
700052cc:	e004      	b.n	700052d8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
700052ce:	bf00      	nop
700052d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
700052d4:	7dfb      	ldrb	r3, [r7, #23]
700052d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
700052d8:	687b      	ldr	r3, [r7, #4]
700052da:	681b      	ldr	r3, [r3, #0]
700052dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
700052e0:	2b00      	cmp	r3, #0
700052e2:	d034      	beq.n	7000534e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
700052e4:	687b      	ldr	r3, [r7, #4]
700052e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
700052e8:	2b05      	cmp	r3, #5
700052ea:	d81d      	bhi.n	70005328 <HAL_RCCEx_PeriphCLKConfig+0xc78>
700052ec:	a201      	add	r2, pc, #4	@ (adr r2, 700052f4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
700052ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700052f2:	bf00      	nop
700052f4:	7000532f 	.word	0x7000532f
700052f8:	7000530d 	.word	0x7000530d
700052fc:	7000531b 	.word	0x7000531b
70005300:	7000532f 	.word	0x7000532f
70005304:	7000532f 	.word	0x7000532f
70005308:	7000532f 	.word	0x7000532f
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
7000530c:	4b69      	ldr	r3, [pc, #420]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000530e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005310:	4a68      	ldr	r2, [pc, #416]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005316:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005318:	e00a      	b.n	70005330 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000531a:	4b66      	ldr	r3, [pc, #408]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000531c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000531e:	4a65      	ldr	r2, [pc, #404]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005320:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005324:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005326:	e003      	b.n	70005330 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005328:	2301      	movs	r3, #1
7000532a:	75fb      	strb	r3, [r7, #23]
        break;
7000532c:	e000      	b.n	70005330 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
7000532e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005330:	7dfb      	ldrb	r3, [r7, #23]
70005332:	2b00      	cmp	r3, #0
70005334:	d109      	bne.n	7000534a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
70005336:	4b5f      	ldr	r3, [pc, #380]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000533a:	f023 0207 	bic.w	r2, r3, #7
7000533e:	687b      	ldr	r3, [r7, #4]
70005340:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005342:	495c      	ldr	r1, [pc, #368]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005344:	4313      	orrs	r3, r2
70005346:	654b      	str	r3, [r1, #84]	@ 0x54
70005348:	e001      	b.n	7000534e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000534a:	7dfb      	ldrb	r3, [r7, #23]
7000534c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
7000534e:	687b      	ldr	r3, [r7, #4]
70005350:	681b      	ldr	r3, [r3, #0]
70005352:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70005356:	2b00      	cmp	r3, #0
70005358:	d033      	beq.n	700053c2 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
7000535a:	687b      	ldr	r3, [r7, #4]
7000535c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000535e:	2b05      	cmp	r3, #5
70005360:	d81c      	bhi.n	7000539c <HAL_RCCEx_PeriphCLKConfig+0xcec>
70005362:	a201      	add	r2, pc, #4	@ (adr r2, 70005368 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
70005364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005368:	700053a3 	.word	0x700053a3
7000536c:	70005381 	.word	0x70005381
70005370:	7000538f 	.word	0x7000538f
70005374:	700053a3 	.word	0x700053a3
70005378:	700053a3 	.word	0x700053a3
7000537c:	700053a3 	.word	0x700053a3
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005380:	4b4c      	ldr	r3, [pc, #304]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005384:	4a4b      	ldr	r2, [pc, #300]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005386:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000538a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
7000538c:	e00a      	b.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000538e:	4b49      	ldr	r3, [pc, #292]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005392:	4a48      	ldr	r2, [pc, #288]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005398:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
7000539a:	e003      	b.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000539c:	2301      	movs	r3, #1
7000539e:	75fb      	strb	r3, [r7, #23]
        break;
700053a0:	e000      	b.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
700053a2:	bf00      	nop
    }

    if (ret == HAL_OK)
700053a4:	7dfb      	ldrb	r3, [r7, #23]
700053a6:	2b00      	cmp	r3, #0
700053a8:	d109      	bne.n	700053be <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
700053aa:	4b42      	ldr	r3, [pc, #264]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700053ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700053ae:	f023 0207 	bic.w	r2, r3, #7
700053b2:	687b      	ldr	r3, [r7, #4]
700053b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700053b6:	493f      	ldr	r1, [pc, #252]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700053b8:	4313      	orrs	r3, r2
700053ba:	650b      	str	r3, [r1, #80]	@ 0x50
700053bc:	e001      	b.n	700053c2 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
700053be:	7dfb      	ldrb	r3, [r7, #23]
700053c0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
700053c2:	687b      	ldr	r3, [r7, #4]
700053c4:	681b      	ldr	r3, [r3, #0]
700053c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700053ca:	2b00      	cmp	r3, #0
700053cc:	d027      	beq.n	7000541e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
700053ce:	687b      	ldr	r3, [r7, #4]
700053d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700053d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700053d6:	d008      	beq.n	700053ea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
700053d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700053dc:	d80c      	bhi.n	700053f8 <HAL_RCCEx_PeriphCLKConfig+0xd48>
700053de:	2b00      	cmp	r3, #0
700053e0:	d00d      	beq.n	700053fe <HAL_RCCEx_PeriphCLKConfig+0xd4e>
700053e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700053e6:	d00a      	beq.n	700053fe <HAL_RCCEx_PeriphCLKConfig+0xd4e>
700053e8:	e006      	b.n	700053f8 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700053ea:	4b32      	ldr	r3, [pc, #200]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053ee:	4a31      	ldr	r2, [pc, #196]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700053f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700053f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
700053f6:	e003      	b.n	70005400 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700053f8:	2301      	movs	r3, #1
700053fa:	75fb      	strb	r3, [r7, #23]
        break;
700053fc:	e000      	b.n	70005400 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
700053fe:	bf00      	nop
    }

    if (ret == HAL_OK)
70005400:	7dfb      	ldrb	r3, [r7, #23]
70005402:	2b00      	cmp	r3, #0
70005404:	d109      	bne.n	7000541a <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70005406:	4b2b      	ldr	r3, [pc, #172]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000540a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000540e:	687b      	ldr	r3, [r7, #4]
70005410:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005412:	4928      	ldr	r1, [pc, #160]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005414:	4313      	orrs	r3, r2
70005416:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005418:	e001      	b.n	7000541e <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000541a:	7dfb      	ldrb	r3, [r7, #23]
7000541c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
7000541e:	687b      	ldr	r3, [r7, #4]
70005420:	681b      	ldr	r3, [r3, #0]
70005422:	2b00      	cmp	r3, #0
70005424:	da2c      	bge.n	70005480 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005426:	687b      	ldr	r3, [r7, #4]
70005428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
7000542a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000542e:	d017      	beq.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005430:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005434:	d811      	bhi.n	7000545a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005436:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
7000543a:	d011      	beq.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000543c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005440:	d80b      	bhi.n	7000545a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005442:	2b00      	cmp	r3, #0
70005444:	d00c      	beq.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005446:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
7000544a:	d106      	bne.n	7000545a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
7000544c:	4b19      	ldr	r3, [pc, #100]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005450:	4a18      	ldr	r2, [pc, #96]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005452:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005456:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
70005458:	e003      	b.n	70005462 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000545a:	2301      	movs	r3, #1
7000545c:	75fb      	strb	r3, [r7, #23]
        break;
7000545e:	e000      	b.n	70005462 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
70005460:	bf00      	nop
    }

    if (ret == HAL_OK)
70005462:	7dfb      	ldrb	r3, [r7, #23]
70005464:	2b00      	cmp	r3, #0
70005466:	d109      	bne.n	7000547c <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
70005468:	4b12      	ldr	r3, [pc, #72]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000546a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000546c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
70005470:	687b      	ldr	r3, [r7, #4]
70005472:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005474:	490f      	ldr	r1, [pc, #60]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005476:	4313      	orrs	r3, r2
70005478:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000547a:	e001      	b.n	70005480 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000547c:	7dfb      	ldrb	r3, [r7, #23]
7000547e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
70005480:	687b      	ldr	r3, [r7, #4]
70005482:	681b      	ldr	r3, [r3, #0]
70005484:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70005488:	2b00      	cmp	r3, #0
7000548a:	d009      	beq.n	700054a0 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
7000548c:	4b09      	ldr	r3, [pc, #36]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000548e:	691b      	ldr	r3, [r3, #16]
70005490:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005494:	687b      	ldr	r3, [r7, #4]
70005496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
7000549a:	4906      	ldr	r1, [pc, #24]	@ (700054b4 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000549c:	4313      	orrs	r3, r2
7000549e:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
700054a0:	7dbb      	ldrb	r3, [r7, #22]
700054a2:	2b00      	cmp	r3, #0
700054a4:	d101      	bne.n	700054aa <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
700054a6:	2300      	movs	r3, #0
700054a8:	e000      	b.n	700054ac <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
700054aa:	2301      	movs	r3, #1
}
700054ac:	4618      	mov	r0, r3
700054ae:	3718      	adds	r7, #24
700054b0:	46bd      	mov	sp, r7
700054b2:	bd80      	pop	{r7, pc}
700054b4:	58024400 	.word	0x58024400

700054b8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
700054b8:	b580      	push	{r7, lr}
700054ba:	b082      	sub	sp, #8
700054bc:	af00      	add	r7, sp, #0
700054be:	6078      	str	r0, [r7, #4]
700054c0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
700054c2:	687b      	ldr	r3, [r7, #4]
700054c4:	2b00      	cmp	r3, #0
700054c6:	d101      	bne.n	700054cc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
700054c8:	2301      	movs	r3, #1
700054ca:	e02b      	b.n	70005524 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
700054cc:	687b      	ldr	r3, [r7, #4]
700054ce:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
700054d2:	b2db      	uxtb	r3, r3
700054d4:	2b00      	cmp	r3, #0
700054d6:	d106      	bne.n	700054e6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
700054d8:	687b      	ldr	r3, [r7, #4]
700054da:	2200      	movs	r2, #0
700054dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
700054e0:	6878      	ldr	r0, [r7, #4]
700054e2:	f7fb fb75 	bl	70000bd0 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
700054e6:	687b      	ldr	r3, [r7, #4]
700054e8:	2202      	movs	r2, #2
700054ea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
700054ee:	687b      	ldr	r3, [r7, #4]
700054f0:	681a      	ldr	r2, [r3, #0]
700054f2:	687b      	ldr	r3, [r7, #4]
700054f4:	3304      	adds	r3, #4
700054f6:	4619      	mov	r1, r3
700054f8:	4610      	mov	r0, r2
700054fa:	f000 f819 	bl	70005530 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
700054fe:	687b      	ldr	r3, [r7, #4]
70005500:	6818      	ldr	r0, [r3, #0]
70005502:	687b      	ldr	r3, [r7, #4]
70005504:	685b      	ldr	r3, [r3, #4]
70005506:	461a      	mov	r2, r3
70005508:	6839      	ldr	r1, [r7, #0]
7000550a:	f000 f86d 	bl	700055e8 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
7000550e:	4b07      	ldr	r3, [pc, #28]	@ (7000552c <HAL_SDRAM_Init+0x74>)
70005510:	681b      	ldr	r3, [r3, #0]
70005512:	4a06      	ldr	r2, [pc, #24]	@ (7000552c <HAL_SDRAM_Init+0x74>)
70005514:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
70005518:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
7000551a:	687b      	ldr	r3, [r7, #4]
7000551c:	2201      	movs	r2, #1
7000551e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
70005522:	2300      	movs	r3, #0
}
70005524:	4618      	mov	r0, r3
70005526:	3708      	adds	r7, #8
70005528:	46bd      	mov	sp, r7
7000552a:	bd80      	pop	{r7, pc}
7000552c:	52004000 	.word	0x52004000

70005530 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
70005530:	b480      	push	{r7}
70005532:	b083      	sub	sp, #12
70005534:	af00      	add	r7, sp, #0
70005536:	6078      	str	r0, [r7, #4]
70005538:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
7000553a:	683b      	ldr	r3, [r7, #0]
7000553c:	681b      	ldr	r3, [r3, #0]
7000553e:	2b00      	cmp	r3, #0
70005540:	d121      	bne.n	70005586 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
70005542:	687b      	ldr	r3, [r7, #4]
70005544:	681a      	ldr	r2, [r3, #0]
70005546:	4b27      	ldr	r3, [pc, #156]	@ (700055e4 <FMC_SDRAM_Init+0xb4>)
70005548:	4013      	ands	r3, r2
7000554a:	683a      	ldr	r2, [r7, #0]
7000554c:	6851      	ldr	r1, [r2, #4]
7000554e:	683a      	ldr	r2, [r7, #0]
70005550:	6892      	ldr	r2, [r2, #8]
70005552:	4311      	orrs	r1, r2
70005554:	683a      	ldr	r2, [r7, #0]
70005556:	68d2      	ldr	r2, [r2, #12]
70005558:	4311      	orrs	r1, r2
7000555a:	683a      	ldr	r2, [r7, #0]
7000555c:	6912      	ldr	r2, [r2, #16]
7000555e:	4311      	orrs	r1, r2
70005560:	683a      	ldr	r2, [r7, #0]
70005562:	6952      	ldr	r2, [r2, #20]
70005564:	4311      	orrs	r1, r2
70005566:	683a      	ldr	r2, [r7, #0]
70005568:	6992      	ldr	r2, [r2, #24]
7000556a:	4311      	orrs	r1, r2
7000556c:	683a      	ldr	r2, [r7, #0]
7000556e:	69d2      	ldr	r2, [r2, #28]
70005570:	4311      	orrs	r1, r2
70005572:	683a      	ldr	r2, [r7, #0]
70005574:	6a12      	ldr	r2, [r2, #32]
70005576:	4311      	orrs	r1, r2
70005578:	683a      	ldr	r2, [r7, #0]
7000557a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
7000557c:	430a      	orrs	r2, r1
7000557e:	431a      	orrs	r2, r3
70005580:	687b      	ldr	r3, [r7, #4]
70005582:	601a      	str	r2, [r3, #0]
70005584:	e026      	b.n	700055d4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
70005586:	687b      	ldr	r3, [r7, #4]
70005588:	681b      	ldr	r3, [r3, #0]
7000558a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
7000558e:	683b      	ldr	r3, [r7, #0]
70005590:	69d9      	ldr	r1, [r3, #28]
70005592:	683b      	ldr	r3, [r7, #0]
70005594:	6a1b      	ldr	r3, [r3, #32]
70005596:	4319      	orrs	r1, r3
70005598:	683b      	ldr	r3, [r7, #0]
7000559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000559c:	430b      	orrs	r3, r1
7000559e:	431a      	orrs	r2, r3
700055a0:	687b      	ldr	r3, [r7, #4]
700055a2:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
700055a4:	687b      	ldr	r3, [r7, #4]
700055a6:	685a      	ldr	r2, [r3, #4]
700055a8:	4b0e      	ldr	r3, [pc, #56]	@ (700055e4 <FMC_SDRAM_Init+0xb4>)
700055aa:	4013      	ands	r3, r2
700055ac:	683a      	ldr	r2, [r7, #0]
700055ae:	6851      	ldr	r1, [r2, #4]
700055b0:	683a      	ldr	r2, [r7, #0]
700055b2:	6892      	ldr	r2, [r2, #8]
700055b4:	4311      	orrs	r1, r2
700055b6:	683a      	ldr	r2, [r7, #0]
700055b8:	68d2      	ldr	r2, [r2, #12]
700055ba:	4311      	orrs	r1, r2
700055bc:	683a      	ldr	r2, [r7, #0]
700055be:	6912      	ldr	r2, [r2, #16]
700055c0:	4311      	orrs	r1, r2
700055c2:	683a      	ldr	r2, [r7, #0]
700055c4:	6952      	ldr	r2, [r2, #20]
700055c6:	4311      	orrs	r1, r2
700055c8:	683a      	ldr	r2, [r7, #0]
700055ca:	6992      	ldr	r2, [r2, #24]
700055cc:	430a      	orrs	r2, r1
700055ce:	431a      	orrs	r2, r3
700055d0:	687b      	ldr	r3, [r7, #4]
700055d2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
700055d4:	2300      	movs	r3, #0
}
700055d6:	4618      	mov	r0, r3
700055d8:	370c      	adds	r7, #12
700055da:	46bd      	mov	sp, r7
700055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
700055e0:	4770      	bx	lr
700055e2:	bf00      	nop
700055e4:	ffff8000 	.word	0xffff8000

700055e8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
700055e8:	b480      	push	{r7}
700055ea:	b085      	sub	sp, #20
700055ec:	af00      	add	r7, sp, #0
700055ee:	60f8      	str	r0, [r7, #12]
700055f0:	60b9      	str	r1, [r7, #8]
700055f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
700055f4:	687b      	ldr	r3, [r7, #4]
700055f6:	2b00      	cmp	r3, #0
700055f8:	d128      	bne.n	7000564c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
700055fa:	68fb      	ldr	r3, [r7, #12]
700055fc:	689b      	ldr	r3, [r3, #8]
700055fe:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
70005602:	68bb      	ldr	r3, [r7, #8]
70005604:	681b      	ldr	r3, [r3, #0]
70005606:	1e59      	subs	r1, r3, #1
70005608:	68bb      	ldr	r3, [r7, #8]
7000560a:	685b      	ldr	r3, [r3, #4]
7000560c:	3b01      	subs	r3, #1
7000560e:	011b      	lsls	r3, r3, #4
70005610:	4319      	orrs	r1, r3
70005612:	68bb      	ldr	r3, [r7, #8]
70005614:	689b      	ldr	r3, [r3, #8]
70005616:	3b01      	subs	r3, #1
70005618:	021b      	lsls	r3, r3, #8
7000561a:	4319      	orrs	r1, r3
7000561c:	68bb      	ldr	r3, [r7, #8]
7000561e:	68db      	ldr	r3, [r3, #12]
70005620:	3b01      	subs	r3, #1
70005622:	031b      	lsls	r3, r3, #12
70005624:	4319      	orrs	r1, r3
70005626:	68bb      	ldr	r3, [r7, #8]
70005628:	691b      	ldr	r3, [r3, #16]
7000562a:	3b01      	subs	r3, #1
7000562c:	041b      	lsls	r3, r3, #16
7000562e:	4319      	orrs	r1, r3
70005630:	68bb      	ldr	r3, [r7, #8]
70005632:	695b      	ldr	r3, [r3, #20]
70005634:	3b01      	subs	r3, #1
70005636:	051b      	lsls	r3, r3, #20
70005638:	4319      	orrs	r1, r3
7000563a:	68bb      	ldr	r3, [r7, #8]
7000563c:	699b      	ldr	r3, [r3, #24]
7000563e:	3b01      	subs	r3, #1
70005640:	061b      	lsls	r3, r3, #24
70005642:	430b      	orrs	r3, r1
70005644:	431a      	orrs	r2, r3
70005646:	68fb      	ldr	r3, [r7, #12]
70005648:	609a      	str	r2, [r3, #8]
7000564a:	e02d      	b.n	700056a8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
7000564c:	68fb      	ldr	r3, [r7, #12]
7000564e:	689a      	ldr	r2, [r3, #8]
70005650:	4b19      	ldr	r3, [pc, #100]	@ (700056b8 <FMC_SDRAM_Timing_Init+0xd0>)
70005652:	4013      	ands	r3, r2
70005654:	68ba      	ldr	r2, [r7, #8]
70005656:	68d2      	ldr	r2, [r2, #12]
70005658:	3a01      	subs	r2, #1
7000565a:	0311      	lsls	r1, r2, #12
7000565c:	68ba      	ldr	r2, [r7, #8]
7000565e:	6952      	ldr	r2, [r2, #20]
70005660:	3a01      	subs	r2, #1
70005662:	0512      	lsls	r2, r2, #20
70005664:	430a      	orrs	r2, r1
70005666:	431a      	orrs	r2, r3
70005668:	68fb      	ldr	r3, [r7, #12]
7000566a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
7000566c:	68fb      	ldr	r3, [r7, #12]
7000566e:	68db      	ldr	r3, [r3, #12]
70005670:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
70005674:	68bb      	ldr	r3, [r7, #8]
70005676:	681b      	ldr	r3, [r3, #0]
70005678:	1e59      	subs	r1, r3, #1
7000567a:	68bb      	ldr	r3, [r7, #8]
7000567c:	685b      	ldr	r3, [r3, #4]
7000567e:	3b01      	subs	r3, #1
70005680:	011b      	lsls	r3, r3, #4
70005682:	4319      	orrs	r1, r3
70005684:	68bb      	ldr	r3, [r7, #8]
70005686:	689b      	ldr	r3, [r3, #8]
70005688:	3b01      	subs	r3, #1
7000568a:	021b      	lsls	r3, r3, #8
7000568c:	4319      	orrs	r1, r3
7000568e:	68bb      	ldr	r3, [r7, #8]
70005690:	691b      	ldr	r3, [r3, #16]
70005692:	3b01      	subs	r3, #1
70005694:	041b      	lsls	r3, r3, #16
70005696:	4319      	orrs	r1, r3
70005698:	68bb      	ldr	r3, [r7, #8]
7000569a:	699b      	ldr	r3, [r3, #24]
7000569c:	3b01      	subs	r3, #1
7000569e:	061b      	lsls	r3, r3, #24
700056a0:	430b      	orrs	r3, r1
700056a2:	431a      	orrs	r2, r3
700056a4:	68fb      	ldr	r3, [r7, #12]
700056a6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
700056a8:	2300      	movs	r3, #0
}
700056aa:	4618      	mov	r0, r3
700056ac:	3714      	adds	r7, #20
700056ae:	46bd      	mov	sp, r7
700056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
700056b4:	4770      	bx	lr
700056b6:	bf00      	nop
700056b8:	ff0f0fff 	.word	0xff0f0fff

700056bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
700056bc:	b084      	sub	sp, #16
700056be:	b580      	push	{r7, lr}
700056c0:	b084      	sub	sp, #16
700056c2:	af00      	add	r7, sp, #0
700056c4:	6078      	str	r0, [r7, #4]
700056c6:	f107 001c 	add.w	r0, r7, #28
700056ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
700056ce:	687b      	ldr	r3, [r7, #4]
700056d0:	4a22      	ldr	r2, [pc, #136]	@ (7000575c <USB_CoreInit+0xa0>)
700056d2:	4293      	cmp	r3, r2
700056d4:	d11e      	bne.n	70005714 <USB_CoreInit+0x58>
  {
    if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
700056d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
700056da:	2b03      	cmp	r3, #3
700056dc:	d105      	bne.n	700056ea <USB_CoreInit+0x2e>
    {
      /* Init The UTMI Interface */
      USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
700056de:	687b      	ldr	r3, [r7, #4]
700056e0:	68db      	ldr	r3, [r3, #12]
700056e2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
700056e6:	687b      	ldr	r3, [r7, #4]
700056e8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
700056ea:	6878      	ldr	r0, [r7, #4]
700056ec:	f001 fb2c 	bl	70006d48 <USB_CoreReset>
700056f0:	4603      	mov	r3, r0
700056f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.dma_enable == 1U)
700056f4:	7fbb      	ldrb	r3, [r7, #30]
700056f6:	2b01      	cmp	r3, #1
700056f8:	d128      	bne.n	7000574c <USB_CoreInit+0x90>
    {
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
700056fa:	687b      	ldr	r3, [r7, #4]
700056fc:	689b      	ldr	r3, [r3, #8]
700056fe:	f043 0208 	orr.w	r2, r3, #8
70005702:	687b      	ldr	r3, [r7, #4]
70005704:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
70005706:	687b      	ldr	r3, [r7, #4]
70005708:	689b      	ldr	r3, [r3, #8]
7000570a:	f043 0220 	orr.w	r2, r3, #32
7000570e:	687b      	ldr	r3, [r7, #4]
70005710:	609a      	str	r2, [r3, #8]
70005712:	e01b      	b.n	7000574c <USB_CoreInit+0x90>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
70005714:	687b      	ldr	r3, [r7, #4]
70005716:	68db      	ldr	r3, [r3, #12]
70005718:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
7000571c:	687b      	ldr	r3, [r7, #4]
7000571e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
70005720:	6878      	ldr	r0, [r7, #4]
70005722:	f001 fb11 	bl	70006d48 <USB_CoreReset>
70005726:	4603      	mov	r3, r0
70005728:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
7000572a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
7000572e:	2b00      	cmp	r3, #0
70005730:	d106      	bne.n	70005740 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70005732:	687b      	ldr	r3, [r7, #4]
70005734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005736:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
7000573a:	687b      	ldr	r3, [r7, #4]
7000573c:	639a      	str	r2, [r3, #56]	@ 0x38
7000573e:	e005      	b.n	7000574c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
70005740:	687b      	ldr	r3, [r7, #4]
70005742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005744:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
70005748:	687b      	ldr	r3, [r7, #4]
7000574a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
7000574c:	7bfb      	ldrb	r3, [r7, #15]
}
7000574e:	4618      	mov	r0, r3
70005750:	3710      	adds	r7, #16
70005752:	46bd      	mov	sp, r7
70005754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
70005758:	b004      	add	sp, #16
7000575a:	4770      	bx	lr
7000575c:	40040000 	.word	0x40040000

70005760 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
70005760:	b480      	push	{r7}
70005762:	b087      	sub	sp, #28
70005764:	af00      	add	r7, sp, #0
70005766:	60f8      	str	r0, [r7, #12]
70005768:	60b9      	str	r1, [r7, #8]
7000576a:	4613      	mov	r3, r2
7000576c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
7000576e:	79fb      	ldrb	r3, [r7, #7]
70005770:	2b02      	cmp	r3, #2
70005772:	d165      	bne.n	70005840 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
70005774:	68bb      	ldr	r3, [r7, #8]
70005776:	4a41      	ldr	r2, [pc, #260]	@ (7000587c <USB_SetTurnaroundTime+0x11c>)
70005778:	4293      	cmp	r3, r2
7000577a:	d906      	bls.n	7000578a <USB_SetTurnaroundTime+0x2a>
7000577c:	68bb      	ldr	r3, [r7, #8]
7000577e:	4a40      	ldr	r2, [pc, #256]	@ (70005880 <USB_SetTurnaroundTime+0x120>)
70005780:	4293      	cmp	r3, r2
70005782:	d202      	bcs.n	7000578a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
70005784:	230f      	movs	r3, #15
70005786:	617b      	str	r3, [r7, #20]
70005788:	e062      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
7000578a:	68bb      	ldr	r3, [r7, #8]
7000578c:	4a3c      	ldr	r2, [pc, #240]	@ (70005880 <USB_SetTurnaroundTime+0x120>)
7000578e:	4293      	cmp	r3, r2
70005790:	d306      	bcc.n	700057a0 <USB_SetTurnaroundTime+0x40>
70005792:	68bb      	ldr	r3, [r7, #8]
70005794:	4a3b      	ldr	r2, [pc, #236]	@ (70005884 <USB_SetTurnaroundTime+0x124>)
70005796:	4293      	cmp	r3, r2
70005798:	d202      	bcs.n	700057a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
7000579a:	230e      	movs	r3, #14
7000579c:	617b      	str	r3, [r7, #20]
7000579e:	e057      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
700057a0:	68bb      	ldr	r3, [r7, #8]
700057a2:	4a38      	ldr	r2, [pc, #224]	@ (70005884 <USB_SetTurnaroundTime+0x124>)
700057a4:	4293      	cmp	r3, r2
700057a6:	d306      	bcc.n	700057b6 <USB_SetTurnaroundTime+0x56>
700057a8:	68bb      	ldr	r3, [r7, #8]
700057aa:	4a37      	ldr	r2, [pc, #220]	@ (70005888 <USB_SetTurnaroundTime+0x128>)
700057ac:	4293      	cmp	r3, r2
700057ae:	d202      	bcs.n	700057b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
700057b0:	230d      	movs	r3, #13
700057b2:	617b      	str	r3, [r7, #20]
700057b4:	e04c      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
700057b6:	68bb      	ldr	r3, [r7, #8]
700057b8:	4a33      	ldr	r2, [pc, #204]	@ (70005888 <USB_SetTurnaroundTime+0x128>)
700057ba:	4293      	cmp	r3, r2
700057bc:	d306      	bcc.n	700057cc <USB_SetTurnaroundTime+0x6c>
700057be:	68bb      	ldr	r3, [r7, #8]
700057c0:	4a32      	ldr	r2, [pc, #200]	@ (7000588c <USB_SetTurnaroundTime+0x12c>)
700057c2:	4293      	cmp	r3, r2
700057c4:	d802      	bhi.n	700057cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
700057c6:	230c      	movs	r3, #12
700057c8:	617b      	str	r3, [r7, #20]
700057ca:	e041      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
700057cc:	68bb      	ldr	r3, [r7, #8]
700057ce:	4a2f      	ldr	r2, [pc, #188]	@ (7000588c <USB_SetTurnaroundTime+0x12c>)
700057d0:	4293      	cmp	r3, r2
700057d2:	d906      	bls.n	700057e2 <USB_SetTurnaroundTime+0x82>
700057d4:	68bb      	ldr	r3, [r7, #8]
700057d6:	4a2e      	ldr	r2, [pc, #184]	@ (70005890 <USB_SetTurnaroundTime+0x130>)
700057d8:	4293      	cmp	r3, r2
700057da:	d802      	bhi.n	700057e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
700057dc:	230b      	movs	r3, #11
700057de:	617b      	str	r3, [r7, #20]
700057e0:	e036      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
700057e2:	68bb      	ldr	r3, [r7, #8]
700057e4:	4a2a      	ldr	r2, [pc, #168]	@ (70005890 <USB_SetTurnaroundTime+0x130>)
700057e6:	4293      	cmp	r3, r2
700057e8:	d906      	bls.n	700057f8 <USB_SetTurnaroundTime+0x98>
700057ea:	68bb      	ldr	r3, [r7, #8]
700057ec:	4a29      	ldr	r2, [pc, #164]	@ (70005894 <USB_SetTurnaroundTime+0x134>)
700057ee:	4293      	cmp	r3, r2
700057f0:	d802      	bhi.n	700057f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
700057f2:	230a      	movs	r3, #10
700057f4:	617b      	str	r3, [r7, #20]
700057f6:	e02b      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
700057f8:	68bb      	ldr	r3, [r7, #8]
700057fa:	4a26      	ldr	r2, [pc, #152]	@ (70005894 <USB_SetTurnaroundTime+0x134>)
700057fc:	4293      	cmp	r3, r2
700057fe:	d906      	bls.n	7000580e <USB_SetTurnaroundTime+0xae>
70005800:	68bb      	ldr	r3, [r7, #8]
70005802:	4a25      	ldr	r2, [pc, #148]	@ (70005898 <USB_SetTurnaroundTime+0x138>)
70005804:	4293      	cmp	r3, r2
70005806:	d202      	bcs.n	7000580e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
70005808:	2309      	movs	r3, #9
7000580a:	617b      	str	r3, [r7, #20]
7000580c:	e020      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
7000580e:	68bb      	ldr	r3, [r7, #8]
70005810:	4a21      	ldr	r2, [pc, #132]	@ (70005898 <USB_SetTurnaroundTime+0x138>)
70005812:	4293      	cmp	r3, r2
70005814:	d306      	bcc.n	70005824 <USB_SetTurnaroundTime+0xc4>
70005816:	68bb      	ldr	r3, [r7, #8]
70005818:	4a20      	ldr	r2, [pc, #128]	@ (7000589c <USB_SetTurnaroundTime+0x13c>)
7000581a:	4293      	cmp	r3, r2
7000581c:	d802      	bhi.n	70005824 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
7000581e:	2308      	movs	r3, #8
70005820:	617b      	str	r3, [r7, #20]
70005822:	e015      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
70005824:	68bb      	ldr	r3, [r7, #8]
70005826:	4a1d      	ldr	r2, [pc, #116]	@ (7000589c <USB_SetTurnaroundTime+0x13c>)
70005828:	4293      	cmp	r3, r2
7000582a:	d906      	bls.n	7000583a <USB_SetTurnaroundTime+0xda>
7000582c:	68bb      	ldr	r3, [r7, #8]
7000582e:	4a1c      	ldr	r2, [pc, #112]	@ (700058a0 <USB_SetTurnaroundTime+0x140>)
70005830:	4293      	cmp	r3, r2
70005832:	d202      	bcs.n	7000583a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
70005834:	2307      	movs	r3, #7
70005836:	617b      	str	r3, [r7, #20]
70005838:	e00a      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
7000583a:	2306      	movs	r3, #6
7000583c:	617b      	str	r3, [r7, #20]
7000583e:	e007      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
70005840:	79fb      	ldrb	r3, [r7, #7]
70005842:	2b00      	cmp	r3, #0
70005844:	d102      	bne.n	7000584c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
70005846:	2309      	movs	r3, #9
70005848:	617b      	str	r3, [r7, #20]
7000584a:	e001      	b.n	70005850 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
7000584c:	2309      	movs	r3, #9
7000584e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
70005850:	68fb      	ldr	r3, [r7, #12]
70005852:	68db      	ldr	r3, [r3, #12]
70005854:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
70005858:	68fb      	ldr	r3, [r7, #12]
7000585a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
7000585c:	68fb      	ldr	r3, [r7, #12]
7000585e:	68da      	ldr	r2, [r3, #12]
70005860:	697b      	ldr	r3, [r7, #20]
70005862:	029b      	lsls	r3, r3, #10
70005864:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
70005868:	431a      	orrs	r2, r3
7000586a:	68fb      	ldr	r3, [r7, #12]
7000586c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
7000586e:	2300      	movs	r3, #0
}
70005870:	4618      	mov	r0, r3
70005872:	371c      	adds	r7, #28
70005874:	46bd      	mov	sp, r7
70005876:	f85d 7b04 	ldr.w	r7, [sp], #4
7000587a:	4770      	bx	lr
7000587c:	00d8acbf 	.word	0x00d8acbf
70005880:	00e4e1c0 	.word	0x00e4e1c0
70005884:	00f42400 	.word	0x00f42400
70005888:	01067380 	.word	0x01067380
7000588c:	011a499f 	.word	0x011a499f
70005890:	01312cff 	.word	0x01312cff
70005894:	014ca43f 	.word	0x014ca43f
70005898:	016e3600 	.word	0x016e3600
7000589c:	01a6ab1f 	.word	0x01a6ab1f
700058a0:	01e84800 	.word	0x01e84800

700058a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
700058a4:	b480      	push	{r7}
700058a6:	b083      	sub	sp, #12
700058a8:	af00      	add	r7, sp, #0
700058aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
700058ac:	687b      	ldr	r3, [r7, #4]
700058ae:	689b      	ldr	r3, [r3, #8]
700058b0:	f043 0201 	orr.w	r2, r3, #1
700058b4:	687b      	ldr	r3, [r7, #4]
700058b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
700058b8:	2300      	movs	r3, #0
}
700058ba:	4618      	mov	r0, r3
700058bc:	370c      	adds	r7, #12
700058be:	46bd      	mov	sp, r7
700058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700058c4:	4770      	bx	lr

700058c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
700058c6:	b480      	push	{r7}
700058c8:	b083      	sub	sp, #12
700058ca:	af00      	add	r7, sp, #0
700058cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
700058ce:	687b      	ldr	r3, [r7, #4]
700058d0:	689b      	ldr	r3, [r3, #8]
700058d2:	f023 0201 	bic.w	r2, r3, #1
700058d6:	687b      	ldr	r3, [r7, #4]
700058d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
700058da:	2300      	movs	r3, #0
}
700058dc:	4618      	mov	r0, r3
700058de:	370c      	adds	r7, #12
700058e0:	46bd      	mov	sp, r7
700058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
700058e6:	4770      	bx	lr

700058e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
700058e8:	b580      	push	{r7, lr}
700058ea:	b084      	sub	sp, #16
700058ec:	af00      	add	r7, sp, #0
700058ee:	6078      	str	r0, [r7, #4]
700058f0:	460b      	mov	r3, r1
700058f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
700058f4:	2300      	movs	r3, #0
700058f6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
700058f8:	687b      	ldr	r3, [r7, #4]
700058fa:	68db      	ldr	r3, [r3, #12]
700058fc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
70005900:	687b      	ldr	r3, [r7, #4]
70005902:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
70005904:	78fb      	ldrb	r3, [r7, #3]
70005906:	2b01      	cmp	r3, #1
70005908:	d115      	bne.n	70005936 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
7000590a:	687b      	ldr	r3, [r7, #4]
7000590c:	68db      	ldr	r3, [r3, #12]
7000590e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
70005912:	687b      	ldr	r3, [r7, #4]
70005914:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
70005916:	200a      	movs	r0, #10
70005918:	f7fb ff04 	bl	70001724 <HAL_Delay>
      ms += 10U;
7000591c:	68fb      	ldr	r3, [r7, #12]
7000591e:	330a      	adds	r3, #10
70005920:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
70005922:	6878      	ldr	r0, [r7, #4]
70005924:	f001 f97f 	bl	70006c26 <USB_GetMode>
70005928:	4603      	mov	r3, r0
7000592a:	2b01      	cmp	r3, #1
7000592c:	d01e      	beq.n	7000596c <USB_SetCurrentMode+0x84>
7000592e:	68fb      	ldr	r3, [r7, #12]
70005930:	2bc7      	cmp	r3, #199	@ 0xc7
70005932:	d9f0      	bls.n	70005916 <USB_SetCurrentMode+0x2e>
70005934:	e01a      	b.n	7000596c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
70005936:	78fb      	ldrb	r3, [r7, #3]
70005938:	2b00      	cmp	r3, #0
7000593a:	d115      	bne.n	70005968 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
7000593c:	687b      	ldr	r3, [r7, #4]
7000593e:	68db      	ldr	r3, [r3, #12]
70005940:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
70005944:	687b      	ldr	r3, [r7, #4]
70005946:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
70005948:	200a      	movs	r0, #10
7000594a:	f7fb feeb 	bl	70001724 <HAL_Delay>
      ms += 10U;
7000594e:	68fb      	ldr	r3, [r7, #12]
70005950:	330a      	adds	r3, #10
70005952:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
70005954:	6878      	ldr	r0, [r7, #4]
70005956:	f001 f966 	bl	70006c26 <USB_GetMode>
7000595a:	4603      	mov	r3, r0
7000595c:	2b00      	cmp	r3, #0
7000595e:	d005      	beq.n	7000596c <USB_SetCurrentMode+0x84>
70005960:	68fb      	ldr	r3, [r7, #12]
70005962:	2bc7      	cmp	r3, #199	@ 0xc7
70005964:	d9f0      	bls.n	70005948 <USB_SetCurrentMode+0x60>
70005966:	e001      	b.n	7000596c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
70005968:	2301      	movs	r3, #1
7000596a:	e005      	b.n	70005978 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
7000596c:	68fb      	ldr	r3, [r7, #12]
7000596e:	2bc8      	cmp	r3, #200	@ 0xc8
70005970:	d101      	bne.n	70005976 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
70005972:	2301      	movs	r3, #1
70005974:	e000      	b.n	70005978 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
70005976:	2300      	movs	r3, #0
}
70005978:	4618      	mov	r0, r3
7000597a:	3710      	adds	r7, #16
7000597c:	46bd      	mov	sp, r7
7000597e:	bd80      	pop	{r7, pc}

70005980 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
70005980:	b084      	sub	sp, #16
70005982:	b580      	push	{r7, lr}
70005984:	b086      	sub	sp, #24
70005986:	af00      	add	r7, sp, #0
70005988:	6078      	str	r0, [r7, #4]
7000598a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
7000598e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
70005992:	2300      	movs	r3, #0
70005994:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005996:	687b      	ldr	r3, [r7, #4]
70005998:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
7000599a:	2300      	movs	r3, #0
7000599c:	613b      	str	r3, [r7, #16]
7000599e:	e009      	b.n	700059b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
700059a0:	687a      	ldr	r2, [r7, #4]
700059a2:	693b      	ldr	r3, [r7, #16]
700059a4:	3340      	adds	r3, #64	@ 0x40
700059a6:	009b      	lsls	r3, r3, #2
700059a8:	4413      	add	r3, r2
700059aa:	2200      	movs	r2, #0
700059ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
700059ae:	693b      	ldr	r3, [r7, #16]
700059b0:	3301      	adds	r3, #1
700059b2:	613b      	str	r3, [r7, #16]
700059b4:	693b      	ldr	r3, [r7, #16]
700059b6:	2b0e      	cmp	r3, #14
700059b8:	d9f2      	bls.n	700059a0 <USB_DevInit+0x20>
  }

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
700059ba:	687b      	ldr	r3, [r7, #4]
700059bc:	68db      	ldr	r3, [r3, #12]
700059be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700059c2:	2b00      	cmp	r3, #0
700059c4:	d105      	bne.n	700059d2 <USB_DevInit+0x52>
  {
    /* Disable USB PHY pulldown resistors */
    USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
700059c6:	687b      	ldr	r3, [r7, #4]
700059c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700059ca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
700059ce:	687b      	ldr	r3, [r7, #4]
700059d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
700059d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
700059d6:	2b00      	cmp	r3, #0
700059d8:	d12f      	bne.n	70005a3a <USB_DevInit+0xba>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
700059da:	68fb      	ldr	r3, [r7, #12]
700059dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700059e0:	685b      	ldr	r3, [r3, #4]
700059e2:	68fa      	ldr	r2, [r7, #12]
700059e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700059e8:	f043 0302 	orr.w	r3, r3, #2
700059ec:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
700059ee:	687b      	ldr	r3, [r7, #4]
700059f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700059f2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
700059f6:	687b      	ldr	r3, [r7, #4]
700059f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
700059fa:	687b      	ldr	r3, [r7, #4]
700059fc:	68db      	ldr	r3, [r3, #12]
700059fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005a02:	2b00      	cmp	r3, #0
70005a04:	d00c      	beq.n	70005a20 <USB_DevInit+0xa0>
    {
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
70005a06:	687b      	ldr	r3, [r7, #4]
70005a08:	681b      	ldr	r3, [r3, #0]
70005a0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
70005a0e:	687b      	ldr	r3, [r7, #4]
70005a10:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
70005a12:	687b      	ldr	r3, [r7, #4]
70005a14:	681b      	ldr	r3, [r3, #0]
70005a16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70005a1a:	687b      	ldr	r3, [r7, #4]
70005a1c:	601a      	str	r2, [r3, #0]
70005a1e:	e031      	b.n	70005a84 <USB_DevInit+0x104>
    }
    else
    {
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
70005a20:	687b      	ldr	r3, [r7, #4]
70005a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005a24:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
70005a28:	687b      	ldr	r3, [r7, #4]
70005a2a:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
70005a2c:	687b      	ldr	r3, [r7, #4]
70005a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005a30:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
70005a34:	687b      	ldr	r3, [r7, #4]
70005a36:	639a      	str	r2, [r3, #56]	@ 0x38
70005a38:	e024      	b.n	70005a84 <USB_DevInit+0x104>
    }
  }
  else
  {
    /* B-peripheral session valid override disable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
70005a3a:	687b      	ldr	r3, [r7, #4]
70005a3c:	68db      	ldr	r3, [r3, #12]
70005a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005a42:	2b00      	cmp	r3, #0
70005a44:	d00c      	beq.n	70005a60 <USB_DevInit+0xe0>
    {
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOEN;
70005a46:	687b      	ldr	r3, [r7, #4]
70005a48:	681b      	ldr	r3, [r3, #0]
70005a4a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
70005a4e:	687b      	ldr	r3, [r7, #4]
70005a50:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOVAL;
70005a52:	687b      	ldr	r3, [r7, #4]
70005a54:	681b      	ldr	r3, [r3, #0]
70005a56:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
70005a5a:	687b      	ldr	r3, [r7, #4]
70005a5c:	601a      	str	r2, [r3, #0]
70005a5e:	e00b      	b.n	70005a78 <USB_DevInit+0xf8>
    }
    else
    {
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
70005a60:	687b      	ldr	r3, [r7, #4]
70005a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005a64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
70005a68:	687b      	ldr	r3, [r7, #4]
70005a6a:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
70005a6c:	687b      	ldr	r3, [r7, #4]
70005a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005a70:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
70005a74:	687b      	ldr	r3, [r7, #4]
70005a76:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
70005a78:	687b      	ldr	r3, [r7, #4]
70005a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005a7c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
70005a80:	687b      	ldr	r3, [r7, #4]
70005a82:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
70005a84:	68fb      	ldr	r3, [r7, #12]
70005a86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70005a8a:	461a      	mov	r2, r3
70005a8c:	2300      	movs	r3, #0
70005a8e:	6013      	str	r3, [r2, #0]

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
70005a90:	687b      	ldr	r3, [r7, #4]
70005a92:	68db      	ldr	r3, [r3, #12]
70005a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005a98:	2b00      	cmp	r3, #0
70005a9a:	d10d      	bne.n	70005ab8 <USB_DevInit+0x138>
  {
    if (cfg.speed == USBD_HS_SPEED)
70005a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
70005aa0:	2b00      	cmp	r3, #0
70005aa2:	d104      	bne.n	70005aae <USB_DevInit+0x12e>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
70005aa4:	2100      	movs	r1, #0
70005aa6:	6878      	ldr	r0, [r7, #4]
70005aa8:	f000 f968 	bl	70005d7c <USB_SetDevSpeed>
70005aac:	e008      	b.n	70005ac0 <USB_DevInit+0x140>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
70005aae:	2101      	movs	r1, #1
70005ab0:	6878      	ldr	r0, [r7, #4]
70005ab2:	f000 f963 	bl	70005d7c <USB_SetDevSpeed>
70005ab6:	e003      	b.n	70005ac0 <USB_DevInit+0x140>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
70005ab8:	2103      	movs	r1, #3
70005aba:	6878      	ldr	r0, [r7, #4]
70005abc:	f000 f95e 	bl	70005d7c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
70005ac0:	2110      	movs	r1, #16
70005ac2:	6878      	ldr	r0, [r7, #4]
70005ac4:	f000 f8fa 	bl	70005cbc <USB_FlushTxFifo>
70005ac8:	4603      	mov	r3, r0
70005aca:	2b00      	cmp	r3, #0
70005acc:	d001      	beq.n	70005ad2 <USB_DevInit+0x152>
  {
    ret = HAL_ERROR;
70005ace:	2301      	movs	r3, #1
70005ad0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
70005ad2:	6878      	ldr	r0, [r7, #4]
70005ad4:	f000 f924 	bl	70005d20 <USB_FlushRxFifo>
70005ad8:	4603      	mov	r3, r0
70005ada:	2b00      	cmp	r3, #0
70005adc:	d001      	beq.n	70005ae2 <USB_DevInit+0x162>
  {
    ret = HAL_ERROR;
70005ade:	2301      	movs	r3, #1
70005ae0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
70005ae2:	68fb      	ldr	r3, [r7, #12]
70005ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005ae8:	461a      	mov	r2, r3
70005aea:	2300      	movs	r3, #0
70005aec:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
70005aee:	68fb      	ldr	r3, [r7, #12]
70005af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005af4:	461a      	mov	r2, r3
70005af6:	2300      	movs	r3, #0
70005af8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
70005afa:	68fb      	ldr	r3, [r7, #12]
70005afc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005b00:	461a      	mov	r2, r3
70005b02:	2300      	movs	r3, #0
70005b04:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
70005b06:	2300      	movs	r3, #0
70005b08:	613b      	str	r3, [r7, #16]
70005b0a:	e043      	b.n	70005b94 <USB_DevInit+0x214>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005b0c:	693b      	ldr	r3, [r7, #16]
70005b0e:	015a      	lsls	r2, r3, #5
70005b10:	68fb      	ldr	r3, [r7, #12]
70005b12:	4413      	add	r3, r2
70005b14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b18:	681b      	ldr	r3, [r3, #0]
70005b1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005b22:	d118      	bne.n	70005b56 <USB_DevInit+0x1d6>
    {
      if (i == 0U)
70005b24:	693b      	ldr	r3, [r7, #16]
70005b26:	2b00      	cmp	r3, #0
70005b28:	d10a      	bne.n	70005b40 <USB_DevInit+0x1c0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
70005b2a:	693b      	ldr	r3, [r7, #16]
70005b2c:	015a      	lsls	r2, r3, #5
70005b2e:	68fb      	ldr	r3, [r7, #12]
70005b30:	4413      	add	r3, r2
70005b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b36:	461a      	mov	r2, r3
70005b38:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70005b3c:	6013      	str	r3, [r2, #0]
70005b3e:	e013      	b.n	70005b68 <USB_DevInit+0x1e8>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
70005b40:	693b      	ldr	r3, [r7, #16]
70005b42:	015a      	lsls	r2, r3, #5
70005b44:	68fb      	ldr	r3, [r7, #12]
70005b46:	4413      	add	r3, r2
70005b48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b4c:	461a      	mov	r2, r3
70005b4e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
70005b52:	6013      	str	r3, [r2, #0]
70005b54:	e008      	b.n	70005b68 <USB_DevInit+0x1e8>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
70005b56:	693b      	ldr	r3, [r7, #16]
70005b58:	015a      	lsls	r2, r3, #5
70005b5a:	68fb      	ldr	r3, [r7, #12]
70005b5c:	4413      	add	r3, r2
70005b5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b62:	461a      	mov	r2, r3
70005b64:	2300      	movs	r3, #0
70005b66:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
70005b68:	693b      	ldr	r3, [r7, #16]
70005b6a:	015a      	lsls	r2, r3, #5
70005b6c:	68fb      	ldr	r3, [r7, #12]
70005b6e:	4413      	add	r3, r2
70005b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b74:	461a      	mov	r2, r3
70005b76:	2300      	movs	r3, #0
70005b78:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
70005b7a:	693b      	ldr	r3, [r7, #16]
70005b7c:	015a      	lsls	r2, r3, #5
70005b7e:	68fb      	ldr	r3, [r7, #12]
70005b80:	4413      	add	r3, r2
70005b82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005b86:	461a      	mov	r2, r3
70005b88:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70005b8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
70005b8e:	693b      	ldr	r3, [r7, #16]
70005b90:	3301      	adds	r3, #1
70005b92:	613b      	str	r3, [r7, #16]
70005b94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
70005b98:	461a      	mov	r2, r3
70005b9a:	693b      	ldr	r3, [r7, #16]
70005b9c:	4293      	cmp	r3, r2
70005b9e:	d3b5      	bcc.n	70005b0c <USB_DevInit+0x18c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
70005ba0:	2300      	movs	r3, #0
70005ba2:	613b      	str	r3, [r7, #16]
70005ba4:	e043      	b.n	70005c2e <USB_DevInit+0x2ae>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005ba6:	693b      	ldr	r3, [r7, #16]
70005ba8:	015a      	lsls	r2, r3, #5
70005baa:	68fb      	ldr	r3, [r7, #12]
70005bac:	4413      	add	r3, r2
70005bae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bb2:	681b      	ldr	r3, [r3, #0]
70005bb4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005bb8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005bbc:	d118      	bne.n	70005bf0 <USB_DevInit+0x270>
    {
      if (i == 0U)
70005bbe:	693b      	ldr	r3, [r7, #16]
70005bc0:	2b00      	cmp	r3, #0
70005bc2:	d10a      	bne.n	70005bda <USB_DevInit+0x25a>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
70005bc4:	693b      	ldr	r3, [r7, #16]
70005bc6:	015a      	lsls	r2, r3, #5
70005bc8:	68fb      	ldr	r3, [r7, #12]
70005bca:	4413      	add	r3, r2
70005bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bd0:	461a      	mov	r2, r3
70005bd2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70005bd6:	6013      	str	r3, [r2, #0]
70005bd8:	e013      	b.n	70005c02 <USB_DevInit+0x282>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
70005bda:	693b      	ldr	r3, [r7, #16]
70005bdc:	015a      	lsls	r2, r3, #5
70005bde:	68fb      	ldr	r3, [r7, #12]
70005be0:	4413      	add	r3, r2
70005be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005be6:	461a      	mov	r2, r3
70005be8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
70005bec:	6013      	str	r3, [r2, #0]
70005bee:	e008      	b.n	70005c02 <USB_DevInit+0x282>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
70005bf0:	693b      	ldr	r3, [r7, #16]
70005bf2:	015a      	lsls	r2, r3, #5
70005bf4:	68fb      	ldr	r3, [r7, #12]
70005bf6:	4413      	add	r3, r2
70005bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bfc:	461a      	mov	r2, r3
70005bfe:	2300      	movs	r3, #0
70005c00:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
70005c02:	693b      	ldr	r3, [r7, #16]
70005c04:	015a      	lsls	r2, r3, #5
70005c06:	68fb      	ldr	r3, [r7, #12]
70005c08:	4413      	add	r3, r2
70005c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c0e:	461a      	mov	r2, r3
70005c10:	2300      	movs	r3, #0
70005c12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
70005c14:	693b      	ldr	r3, [r7, #16]
70005c16:	015a      	lsls	r2, r3, #5
70005c18:	68fb      	ldr	r3, [r7, #12]
70005c1a:	4413      	add	r3, r2
70005c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c20:	461a      	mov	r2, r3
70005c22:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70005c26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
70005c28:	693b      	ldr	r3, [r7, #16]
70005c2a:	3301      	adds	r3, #1
70005c2c:	613b      	str	r3, [r7, #16]
70005c2e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
70005c32:	461a      	mov	r2, r3
70005c34:	693b      	ldr	r3, [r7, #16]
70005c36:	4293      	cmp	r3, r2
70005c38:	d3b5      	bcc.n	70005ba6 <USB_DevInit+0x226>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
70005c3a:	68fb      	ldr	r3, [r7, #12]
70005c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005c40:	691b      	ldr	r3, [r3, #16]
70005c42:	68fa      	ldr	r2, [r7, #12]
70005c44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70005c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
70005c4c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
70005c4e:	687b      	ldr	r3, [r7, #4]
70005c50:	2200      	movs	r2, #0
70005c52:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
70005c54:	687b      	ldr	r3, [r7, #4]
70005c56:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
70005c5a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
70005c5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
70005c60:	2b00      	cmp	r3, #0
70005c62:	d105      	bne.n	70005c70 <USB_DevInit+0x2f0>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
70005c64:	687b      	ldr	r3, [r7, #4]
70005c66:	699b      	ldr	r3, [r3, #24]
70005c68:	f043 0210 	orr.w	r2, r3, #16
70005c6c:	687b      	ldr	r3, [r7, #4]
70005c6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
70005c70:	687b      	ldr	r3, [r7, #4]
70005c72:	699a      	ldr	r2, [r3, #24]
70005c74:	4b0f      	ldr	r3, [pc, #60]	@ (70005cb4 <USB_DevInit+0x334>)
70005c76:	4313      	orrs	r3, r2
70005c78:	687a      	ldr	r2, [r7, #4]
70005c7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
70005c7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
70005c80:	2b00      	cmp	r3, #0
70005c82:	d005      	beq.n	70005c90 <USB_DevInit+0x310>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
70005c84:	687b      	ldr	r3, [r7, #4]
70005c86:	699b      	ldr	r3, [r3, #24]
70005c88:	f043 0208 	orr.w	r2, r3, #8
70005c8c:	687b      	ldr	r3, [r7, #4]
70005c8e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
70005c90:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
70005c94:	2b01      	cmp	r3, #1
70005c96:	d105      	bne.n	70005ca4 <USB_DevInit+0x324>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
70005c98:	687b      	ldr	r3, [r7, #4]
70005c9a:	699a      	ldr	r2, [r3, #24]
70005c9c:	4b06      	ldr	r3, [pc, #24]	@ (70005cb8 <USB_DevInit+0x338>)
70005c9e:	4313      	orrs	r3, r2
70005ca0:	687a      	ldr	r2, [r7, #4]
70005ca2:	6193      	str	r3, [r2, #24]
  }

  return ret;
70005ca4:	7dfb      	ldrb	r3, [r7, #23]
}
70005ca6:	4618      	mov	r0, r3
70005ca8:	3718      	adds	r7, #24
70005caa:	46bd      	mov	sp, r7
70005cac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
70005cb0:	b004      	add	sp, #16
70005cb2:	4770      	bx	lr
70005cb4:	803c3800 	.word	0x803c3800
70005cb8:	40000004 	.word	0x40000004

70005cbc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
70005cbc:	b480      	push	{r7}
70005cbe:	b085      	sub	sp, #20
70005cc0:	af00      	add	r7, sp, #0
70005cc2:	6078      	str	r0, [r7, #4]
70005cc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70005cc6:	2300      	movs	r3, #0
70005cc8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70005cca:	68fb      	ldr	r3, [r7, #12]
70005ccc:	3301      	adds	r3, #1
70005cce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005cd0:	68fb      	ldr	r3, [r7, #12]
70005cd2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005cd6:	d901      	bls.n	70005cdc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
70005cd8:	2303      	movs	r3, #3
70005cda:	e01b      	b.n	70005d14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70005cdc:	687b      	ldr	r3, [r7, #4]
70005cde:	691b      	ldr	r3, [r3, #16]
70005ce0:	2b00      	cmp	r3, #0
70005ce2:	daf2      	bge.n	70005cca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
70005ce4:	2300      	movs	r3, #0
70005ce6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
70005ce8:	683b      	ldr	r3, [r7, #0]
70005cea:	019b      	lsls	r3, r3, #6
70005cec:	f043 0220 	orr.w	r2, r3, #32
70005cf0:	687b      	ldr	r3, [r7, #4]
70005cf2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005cf4:	68fb      	ldr	r3, [r7, #12]
70005cf6:	3301      	adds	r3, #1
70005cf8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005cfa:	68fb      	ldr	r3, [r7, #12]
70005cfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005d00:	d901      	bls.n	70005d06 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
70005d02:	2303      	movs	r3, #3
70005d04:	e006      	b.n	70005d14 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
70005d06:	687b      	ldr	r3, [r7, #4]
70005d08:	691b      	ldr	r3, [r3, #16]
70005d0a:	f003 0320 	and.w	r3, r3, #32
70005d0e:	2b20      	cmp	r3, #32
70005d10:	d0f0      	beq.n	70005cf4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
70005d12:	2300      	movs	r3, #0
}
70005d14:	4618      	mov	r0, r3
70005d16:	3714      	adds	r7, #20
70005d18:	46bd      	mov	sp, r7
70005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
70005d1e:	4770      	bx	lr

70005d20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
70005d20:	b480      	push	{r7}
70005d22:	b085      	sub	sp, #20
70005d24:	af00      	add	r7, sp, #0
70005d26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70005d28:	2300      	movs	r3, #0
70005d2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70005d2c:	68fb      	ldr	r3, [r7, #12]
70005d2e:	3301      	adds	r3, #1
70005d30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005d32:	68fb      	ldr	r3, [r7, #12]
70005d34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005d38:	d901      	bls.n	70005d3e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
70005d3a:	2303      	movs	r3, #3
70005d3c:	e018      	b.n	70005d70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70005d3e:	687b      	ldr	r3, [r7, #4]
70005d40:	691b      	ldr	r3, [r3, #16]
70005d42:	2b00      	cmp	r3, #0
70005d44:	daf2      	bge.n	70005d2c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
70005d46:	2300      	movs	r3, #0
70005d48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
70005d4a:	687b      	ldr	r3, [r7, #4]
70005d4c:	2210      	movs	r2, #16
70005d4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005d50:	68fb      	ldr	r3, [r7, #12]
70005d52:	3301      	adds	r3, #1
70005d54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005d56:	68fb      	ldr	r3, [r7, #12]
70005d58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005d5c:	d901      	bls.n	70005d62 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
70005d5e:	2303      	movs	r3, #3
70005d60:	e006      	b.n	70005d70 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
70005d62:	687b      	ldr	r3, [r7, #4]
70005d64:	691b      	ldr	r3, [r3, #16]
70005d66:	f003 0310 	and.w	r3, r3, #16
70005d6a:	2b10      	cmp	r3, #16
70005d6c:	d0f0      	beq.n	70005d50 <USB_FlushRxFifo+0x30>

  return HAL_OK;
70005d6e:	2300      	movs	r3, #0
}
70005d70:	4618      	mov	r0, r3
70005d72:	3714      	adds	r7, #20
70005d74:	46bd      	mov	sp, r7
70005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
70005d7a:	4770      	bx	lr

70005d7c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
70005d7c:	b480      	push	{r7}
70005d7e:	b085      	sub	sp, #20
70005d80:	af00      	add	r7, sp, #0
70005d82:	6078      	str	r0, [r7, #4]
70005d84:	460b      	mov	r3, r1
70005d86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005d88:	687b      	ldr	r3, [r7, #4]
70005d8a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
70005d8c:	68fb      	ldr	r3, [r7, #12]
70005d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005d92:	681a      	ldr	r2, [r3, #0]
70005d94:	78fb      	ldrb	r3, [r7, #3]
70005d96:	68f9      	ldr	r1, [r7, #12]
70005d98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005d9c:	4313      	orrs	r3, r2
70005d9e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
70005da0:	2300      	movs	r3, #0
}
70005da2:	4618      	mov	r0, r3
70005da4:	3714      	adds	r7, #20
70005da6:	46bd      	mov	sp, r7
70005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
70005dac:	4770      	bx	lr

70005dae <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
70005dae:	b480      	push	{r7}
70005db0:	b087      	sub	sp, #28
70005db2:	af00      	add	r7, sp, #0
70005db4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005db6:	687b      	ldr	r3, [r7, #4]
70005db8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
70005dba:	693b      	ldr	r3, [r7, #16]
70005dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005dc0:	689b      	ldr	r3, [r3, #8]
70005dc2:	f003 0306 	and.w	r3, r3, #6
70005dc6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
70005dc8:	68fb      	ldr	r3, [r7, #12]
70005dca:	2b00      	cmp	r3, #0
70005dcc:	d102      	bne.n	70005dd4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
70005dce:	2300      	movs	r3, #0
70005dd0:	75fb      	strb	r3, [r7, #23]
70005dd2:	e00a      	b.n	70005dea <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
70005dd4:	68fb      	ldr	r3, [r7, #12]
70005dd6:	2b02      	cmp	r3, #2
70005dd8:	d002      	beq.n	70005de0 <USB_GetDevSpeed+0x32>
70005dda:	68fb      	ldr	r3, [r7, #12]
70005ddc:	2b06      	cmp	r3, #6
70005dde:	d102      	bne.n	70005de6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
70005de0:	2302      	movs	r3, #2
70005de2:	75fb      	strb	r3, [r7, #23]
70005de4:	e001      	b.n	70005dea <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
70005de6:	230f      	movs	r3, #15
70005de8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
70005dea:	7dfb      	ldrb	r3, [r7, #23]
}
70005dec:	4618      	mov	r0, r3
70005dee:	371c      	adds	r7, #28
70005df0:	46bd      	mov	sp, r7
70005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
70005df6:	4770      	bx	lr

70005df8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005df8:	b480      	push	{r7}
70005dfa:	b085      	sub	sp, #20
70005dfc:	af00      	add	r7, sp, #0
70005dfe:	6078      	str	r0, [r7, #4]
70005e00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005e02:	687b      	ldr	r3, [r7, #4]
70005e04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005e06:	683b      	ldr	r3, [r7, #0]
70005e08:	781b      	ldrb	r3, [r3, #0]
70005e0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70005e0c:	683b      	ldr	r3, [r7, #0]
70005e0e:	785b      	ldrb	r3, [r3, #1]
70005e10:	2b01      	cmp	r3, #1
70005e12:	d139      	bne.n	70005e88 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
70005e14:	68fb      	ldr	r3, [r7, #12]
70005e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e1a:	69da      	ldr	r2, [r3, #28]
70005e1c:	683b      	ldr	r3, [r7, #0]
70005e1e:	781b      	ldrb	r3, [r3, #0]
70005e20:	f003 030f 	and.w	r3, r3, #15
70005e24:	2101      	movs	r1, #1
70005e26:	fa01 f303 	lsl.w	r3, r1, r3
70005e2a:	b29b      	uxth	r3, r3
70005e2c:	68f9      	ldr	r1, [r7, #12]
70005e2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005e32:	4313      	orrs	r3, r2
70005e34:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
70005e36:	68bb      	ldr	r3, [r7, #8]
70005e38:	015a      	lsls	r2, r3, #5
70005e3a:	68fb      	ldr	r3, [r7, #12]
70005e3c:	4413      	add	r3, r2
70005e3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e42:	681b      	ldr	r3, [r3, #0]
70005e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005e48:	2b00      	cmp	r3, #0
70005e4a:	d153      	bne.n	70005ef4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005e4c:	68bb      	ldr	r3, [r7, #8]
70005e4e:	015a      	lsls	r2, r3, #5
70005e50:	68fb      	ldr	r3, [r7, #12]
70005e52:	4413      	add	r3, r2
70005e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e58:	681a      	ldr	r2, [r3, #0]
70005e5a:	683b      	ldr	r3, [r7, #0]
70005e5c:	689b      	ldr	r3, [r3, #8]
70005e5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
70005e62:	683b      	ldr	r3, [r7, #0]
70005e64:	791b      	ldrb	r3, [r3, #4]
70005e66:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005e68:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
70005e6a:	68bb      	ldr	r3, [r7, #8]
70005e6c:	059b      	lsls	r3, r3, #22
70005e6e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005e70:	431a      	orrs	r2, r3
70005e72:	68bb      	ldr	r3, [r7, #8]
70005e74:	0159      	lsls	r1, r3, #5
70005e76:	68fb      	ldr	r3, [r7, #12]
70005e78:	440b      	add	r3, r1
70005e7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005e7e:	4619      	mov	r1, r3
70005e80:	4b20      	ldr	r3, [pc, #128]	@ (70005f04 <USB_ActivateEndpoint+0x10c>)
70005e82:	4313      	orrs	r3, r2
70005e84:	600b      	str	r3, [r1, #0]
70005e86:	e035      	b.n	70005ef4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
70005e88:	68fb      	ldr	r3, [r7, #12]
70005e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005e8e:	69da      	ldr	r2, [r3, #28]
70005e90:	683b      	ldr	r3, [r7, #0]
70005e92:	781b      	ldrb	r3, [r3, #0]
70005e94:	f003 030f 	and.w	r3, r3, #15
70005e98:	2101      	movs	r1, #1
70005e9a:	fa01 f303 	lsl.w	r3, r1, r3
70005e9e:	041b      	lsls	r3, r3, #16
70005ea0:	68f9      	ldr	r1, [r7, #12]
70005ea2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005ea6:	4313      	orrs	r3, r2
70005ea8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
70005eaa:	68bb      	ldr	r3, [r7, #8]
70005eac:	015a      	lsls	r2, r3, #5
70005eae:	68fb      	ldr	r3, [r7, #12]
70005eb0:	4413      	add	r3, r2
70005eb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005eb6:	681b      	ldr	r3, [r3, #0]
70005eb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005ebc:	2b00      	cmp	r3, #0
70005ebe:	d119      	bne.n	70005ef4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005ec0:	68bb      	ldr	r3, [r7, #8]
70005ec2:	015a      	lsls	r2, r3, #5
70005ec4:	68fb      	ldr	r3, [r7, #12]
70005ec6:	4413      	add	r3, r2
70005ec8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ecc:	681a      	ldr	r2, [r3, #0]
70005ece:	683b      	ldr	r3, [r7, #0]
70005ed0:	689b      	ldr	r3, [r3, #8]
70005ed2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
70005ed6:	683b      	ldr	r3, [r7, #0]
70005ed8:	791b      	ldrb	r3, [r3, #4]
70005eda:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005edc:	430b      	orrs	r3, r1
70005ede:	431a      	orrs	r2, r3
70005ee0:	68bb      	ldr	r3, [r7, #8]
70005ee2:	0159      	lsls	r1, r3, #5
70005ee4:	68fb      	ldr	r3, [r7, #12]
70005ee6:	440b      	add	r3, r1
70005ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005eec:	4619      	mov	r1, r3
70005eee:	4b05      	ldr	r3, [pc, #20]	@ (70005f04 <USB_ActivateEndpoint+0x10c>)
70005ef0:	4313      	orrs	r3, r2
70005ef2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
70005ef4:	2300      	movs	r3, #0
}
70005ef6:	4618      	mov	r0, r3
70005ef8:	3714      	adds	r7, #20
70005efa:	46bd      	mov	sp, r7
70005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
70005f00:	4770      	bx	lr
70005f02:	bf00      	nop
70005f04:	10008000 	.word	0x10008000

70005f08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005f08:	b480      	push	{r7}
70005f0a:	b085      	sub	sp, #20
70005f0c:	af00      	add	r7, sp, #0
70005f0e:	6078      	str	r0, [r7, #4]
70005f10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005f12:	687b      	ldr	r3, [r7, #4]
70005f14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005f16:	683b      	ldr	r3, [r7, #0]
70005f18:	781b      	ldrb	r3, [r3, #0]
70005f1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
70005f1c:	683b      	ldr	r3, [r7, #0]
70005f1e:	785b      	ldrb	r3, [r3, #1]
70005f20:	2b01      	cmp	r3, #1
70005f22:	d161      	bne.n	70005fe8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005f24:	68bb      	ldr	r3, [r7, #8]
70005f26:	015a      	lsls	r2, r3, #5
70005f28:	68fb      	ldr	r3, [r7, #12]
70005f2a:	4413      	add	r3, r2
70005f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f30:	681b      	ldr	r3, [r3, #0]
70005f32:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005f36:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005f3a:	d11f      	bne.n	70005f7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
70005f3c:	68bb      	ldr	r3, [r7, #8]
70005f3e:	015a      	lsls	r2, r3, #5
70005f40:	68fb      	ldr	r3, [r7, #12]
70005f42:	4413      	add	r3, r2
70005f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f48:	681b      	ldr	r3, [r3, #0]
70005f4a:	68ba      	ldr	r2, [r7, #8]
70005f4c:	0151      	lsls	r1, r2, #5
70005f4e:	68fa      	ldr	r2, [r7, #12]
70005f50:	440a      	add	r2, r1
70005f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005f56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005f5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
70005f5c:	68bb      	ldr	r3, [r7, #8]
70005f5e:	015a      	lsls	r2, r3, #5
70005f60:	68fb      	ldr	r3, [r7, #12]
70005f62:	4413      	add	r3, r2
70005f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f68:	681b      	ldr	r3, [r3, #0]
70005f6a:	68ba      	ldr	r2, [r7, #8]
70005f6c:	0151      	lsls	r1, r2, #5
70005f6e:	68fa      	ldr	r2, [r7, #12]
70005f70:	440a      	add	r2, r1
70005f72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005f76:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005f7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005f7c:	68fb      	ldr	r3, [r7, #12]
70005f7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005f82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005f84:	683b      	ldr	r3, [r7, #0]
70005f86:	781b      	ldrb	r3, [r3, #0]
70005f88:	f003 030f 	and.w	r3, r3, #15
70005f8c:	2101      	movs	r1, #1
70005f8e:	fa01 f303 	lsl.w	r3, r1, r3
70005f92:	b29b      	uxth	r3, r3
70005f94:	43db      	mvns	r3, r3
70005f96:	68f9      	ldr	r1, [r7, #12]
70005f98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005f9c:	4013      	ands	r3, r2
70005f9e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005fa0:	68fb      	ldr	r3, [r7, #12]
70005fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005fa6:	69da      	ldr	r2, [r3, #28]
70005fa8:	683b      	ldr	r3, [r7, #0]
70005faa:	781b      	ldrb	r3, [r3, #0]
70005fac:	f003 030f 	and.w	r3, r3, #15
70005fb0:	2101      	movs	r1, #1
70005fb2:	fa01 f303 	lsl.w	r3, r1, r3
70005fb6:	b29b      	uxth	r3, r3
70005fb8:	43db      	mvns	r3, r3
70005fba:	68f9      	ldr	r1, [r7, #12]
70005fbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005fc0:	4013      	ands	r3, r2
70005fc2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
70005fc4:	68bb      	ldr	r3, [r7, #8]
70005fc6:	015a      	lsls	r2, r3, #5
70005fc8:	68fb      	ldr	r3, [r7, #12]
70005fca:	4413      	add	r3, r2
70005fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005fd0:	681a      	ldr	r2, [r3, #0]
70005fd2:	68bb      	ldr	r3, [r7, #8]
70005fd4:	0159      	lsls	r1, r3, #5
70005fd6:	68fb      	ldr	r3, [r7, #12]
70005fd8:	440b      	add	r3, r1
70005fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005fde:	4619      	mov	r1, r3
70005fe0:	4b35      	ldr	r3, [pc, #212]	@ (700060b8 <USB_DeactivateEndpoint+0x1b0>)
70005fe2:	4013      	ands	r3, r2
70005fe4:	600b      	str	r3, [r1, #0]
70005fe6:	e060      	b.n	700060aa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005fe8:	68bb      	ldr	r3, [r7, #8]
70005fea:	015a      	lsls	r2, r3, #5
70005fec:	68fb      	ldr	r3, [r7, #12]
70005fee:	4413      	add	r3, r2
70005ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ff4:	681b      	ldr	r3, [r3, #0]
70005ff6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005ffa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005ffe:	d11f      	bne.n	70006040 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70006000:	68bb      	ldr	r3, [r7, #8]
70006002:	015a      	lsls	r2, r3, #5
70006004:	68fb      	ldr	r3, [r7, #12]
70006006:	4413      	add	r3, r2
70006008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000600c:	681b      	ldr	r3, [r3, #0]
7000600e:	68ba      	ldr	r2, [r7, #8]
70006010:	0151      	lsls	r1, r2, #5
70006012:	68fa      	ldr	r2, [r7, #12]
70006014:	440a      	add	r2, r1
70006016:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000601a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000601e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
70006020:	68bb      	ldr	r3, [r7, #8]
70006022:	015a      	lsls	r2, r3, #5
70006024:	68fb      	ldr	r3, [r7, #12]
70006026:	4413      	add	r3, r2
70006028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000602c:	681b      	ldr	r3, [r3, #0]
7000602e:	68ba      	ldr	r2, [r7, #8]
70006030:	0151      	lsls	r1, r2, #5
70006032:	68fa      	ldr	r2, [r7, #12]
70006034:	440a      	add	r2, r1
70006036:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000603a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
7000603e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70006040:	68fb      	ldr	r3, [r7, #12]
70006042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006046:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70006048:	683b      	ldr	r3, [r7, #0]
7000604a:	781b      	ldrb	r3, [r3, #0]
7000604c:	f003 030f 	and.w	r3, r3, #15
70006050:	2101      	movs	r1, #1
70006052:	fa01 f303 	lsl.w	r3, r1, r3
70006056:	041b      	lsls	r3, r3, #16
70006058:	43db      	mvns	r3, r3
7000605a:	68f9      	ldr	r1, [r7, #12]
7000605c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70006060:	4013      	ands	r3, r2
70006062:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70006064:	68fb      	ldr	r3, [r7, #12]
70006066:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000606a:	69da      	ldr	r2, [r3, #28]
7000606c:	683b      	ldr	r3, [r7, #0]
7000606e:	781b      	ldrb	r3, [r3, #0]
70006070:	f003 030f 	and.w	r3, r3, #15
70006074:	2101      	movs	r1, #1
70006076:	fa01 f303 	lsl.w	r3, r1, r3
7000607a:	041b      	lsls	r3, r3, #16
7000607c:	43db      	mvns	r3, r3
7000607e:	68f9      	ldr	r1, [r7, #12]
70006080:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70006084:	4013      	ands	r3, r2
70006086:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
70006088:	68bb      	ldr	r3, [r7, #8]
7000608a:	015a      	lsls	r2, r3, #5
7000608c:	68fb      	ldr	r3, [r7, #12]
7000608e:	4413      	add	r3, r2
70006090:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006094:	681a      	ldr	r2, [r3, #0]
70006096:	68bb      	ldr	r3, [r7, #8]
70006098:	0159      	lsls	r1, r3, #5
7000609a:	68fb      	ldr	r3, [r7, #12]
7000609c:	440b      	add	r3, r1
7000609e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060a2:	4619      	mov	r1, r3
700060a4:	4b05      	ldr	r3, [pc, #20]	@ (700060bc <USB_DeactivateEndpoint+0x1b4>)
700060a6:	4013      	ands	r3, r2
700060a8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
700060aa:	2300      	movs	r3, #0
}
700060ac:	4618      	mov	r0, r3
700060ae:	3714      	adds	r7, #20
700060b0:	46bd      	mov	sp, r7
700060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
700060b6:	4770      	bx	lr
700060b8:	ec337800 	.word	0xec337800
700060bc:	eff37800 	.word	0xeff37800

700060c0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
700060c0:	b580      	push	{r7, lr}
700060c2:	b08a      	sub	sp, #40	@ 0x28
700060c4:	af02      	add	r7, sp, #8
700060c6:	60f8      	str	r0, [r7, #12]
700060c8:	60b9      	str	r1, [r7, #8]
700060ca:	4613      	mov	r3, r2
700060cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
700060ce:	68fb      	ldr	r3, [r7, #12]
700060d0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
700060d2:	68bb      	ldr	r3, [r7, #8]
700060d4:	781b      	ldrb	r3, [r3, #0]
700060d6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
700060d8:	68bb      	ldr	r3, [r7, #8]
700060da:	785b      	ldrb	r3, [r3, #1]
700060dc:	2b01      	cmp	r3, #1
700060de:	f040 8185 	bne.w	700063ec <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
700060e2:	68bb      	ldr	r3, [r7, #8]
700060e4:	691b      	ldr	r3, [r3, #16]
700060e6:	2b00      	cmp	r3, #0
700060e8:	d132      	bne.n	70006150 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
700060ea:	69bb      	ldr	r3, [r7, #24]
700060ec:	015a      	lsls	r2, r3, #5
700060ee:	69fb      	ldr	r3, [r7, #28]
700060f0:	4413      	add	r3, r2
700060f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700060f6:	691a      	ldr	r2, [r3, #16]
700060f8:	69bb      	ldr	r3, [r7, #24]
700060fa:	0159      	lsls	r1, r3, #5
700060fc:	69fb      	ldr	r3, [r7, #28]
700060fe:	440b      	add	r3, r1
70006100:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006104:	4619      	mov	r1, r3
70006106:	4ba7      	ldr	r3, [pc, #668]	@ (700063a4 <USB_EPStartXfer+0x2e4>)
70006108:	4013      	ands	r3, r2
7000610a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
7000610c:	69bb      	ldr	r3, [r7, #24]
7000610e:	015a      	lsls	r2, r3, #5
70006110:	69fb      	ldr	r3, [r7, #28]
70006112:	4413      	add	r3, r2
70006114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006118:	691b      	ldr	r3, [r3, #16]
7000611a:	69ba      	ldr	r2, [r7, #24]
7000611c:	0151      	lsls	r1, r2, #5
7000611e:	69fa      	ldr	r2, [r7, #28]
70006120:	440a      	add	r2, r1
70006122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006126:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000612a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
7000612c:	69bb      	ldr	r3, [r7, #24]
7000612e:	015a      	lsls	r2, r3, #5
70006130:	69fb      	ldr	r3, [r7, #28]
70006132:	4413      	add	r3, r2
70006134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006138:	691a      	ldr	r2, [r3, #16]
7000613a:	69bb      	ldr	r3, [r7, #24]
7000613c:	0159      	lsls	r1, r3, #5
7000613e:	69fb      	ldr	r3, [r7, #28]
70006140:	440b      	add	r3, r1
70006142:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006146:	4619      	mov	r1, r3
70006148:	4b97      	ldr	r3, [pc, #604]	@ (700063a8 <USB_EPStartXfer+0x2e8>)
7000614a:	4013      	ands	r3, r2
7000614c:	610b      	str	r3, [r1, #16]
7000614e:	e097      	b.n	70006280 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70006150:	69bb      	ldr	r3, [r7, #24]
70006152:	015a      	lsls	r2, r3, #5
70006154:	69fb      	ldr	r3, [r7, #28]
70006156:	4413      	add	r3, r2
70006158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000615c:	691a      	ldr	r2, [r3, #16]
7000615e:	69bb      	ldr	r3, [r7, #24]
70006160:	0159      	lsls	r1, r3, #5
70006162:	69fb      	ldr	r3, [r7, #28]
70006164:	440b      	add	r3, r1
70006166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000616a:	4619      	mov	r1, r3
7000616c:	4b8e      	ldr	r3, [pc, #568]	@ (700063a8 <USB_EPStartXfer+0x2e8>)
7000616e:	4013      	ands	r3, r2
70006170:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70006172:	69bb      	ldr	r3, [r7, #24]
70006174:	015a      	lsls	r2, r3, #5
70006176:	69fb      	ldr	r3, [r7, #28]
70006178:	4413      	add	r3, r2
7000617a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000617e:	691a      	ldr	r2, [r3, #16]
70006180:	69bb      	ldr	r3, [r7, #24]
70006182:	0159      	lsls	r1, r3, #5
70006184:	69fb      	ldr	r3, [r7, #28]
70006186:	440b      	add	r3, r1
70006188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000618c:	4619      	mov	r1, r3
7000618e:	4b85      	ldr	r3, [pc, #532]	@ (700063a4 <USB_EPStartXfer+0x2e4>)
70006190:	4013      	ands	r3, r2
70006192:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
70006194:	69bb      	ldr	r3, [r7, #24]
70006196:	2b00      	cmp	r3, #0
70006198:	d11a      	bne.n	700061d0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
7000619a:	68bb      	ldr	r3, [r7, #8]
7000619c:	691a      	ldr	r2, [r3, #16]
7000619e:	68bb      	ldr	r3, [r7, #8]
700061a0:	689b      	ldr	r3, [r3, #8]
700061a2:	429a      	cmp	r2, r3
700061a4:	d903      	bls.n	700061ae <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
700061a6:	68bb      	ldr	r3, [r7, #8]
700061a8:	689a      	ldr	r2, [r3, #8]
700061aa:	68bb      	ldr	r3, [r7, #8]
700061ac:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
700061ae:	69bb      	ldr	r3, [r7, #24]
700061b0:	015a      	lsls	r2, r3, #5
700061b2:	69fb      	ldr	r3, [r7, #28]
700061b4:	4413      	add	r3, r2
700061b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061ba:	691b      	ldr	r3, [r3, #16]
700061bc:	69ba      	ldr	r2, [r7, #24]
700061be:	0151      	lsls	r1, r2, #5
700061c0:	69fa      	ldr	r2, [r7, #28]
700061c2:	440a      	add	r2, r1
700061c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700061c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700061cc:	6113      	str	r3, [r2, #16]
700061ce:	e044      	b.n	7000625a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
700061d0:	68bb      	ldr	r3, [r7, #8]
700061d2:	691a      	ldr	r2, [r3, #16]
700061d4:	68bb      	ldr	r3, [r7, #8]
700061d6:	689b      	ldr	r3, [r3, #8]
700061d8:	4413      	add	r3, r2
700061da:	1e5a      	subs	r2, r3, #1
700061dc:	68bb      	ldr	r3, [r7, #8]
700061de:	689b      	ldr	r3, [r3, #8]
700061e0:	fbb2 f3f3 	udiv	r3, r2, r3
700061e4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
700061e6:	69bb      	ldr	r3, [r7, #24]
700061e8:	015a      	lsls	r2, r3, #5
700061ea:	69fb      	ldr	r3, [r7, #28]
700061ec:	4413      	add	r3, r2
700061ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700061f2:	691a      	ldr	r2, [r3, #16]
700061f4:	8afb      	ldrh	r3, [r7, #22]
700061f6:	04d9      	lsls	r1, r3, #19
700061f8:	4b6c      	ldr	r3, [pc, #432]	@ (700063ac <USB_EPStartXfer+0x2ec>)
700061fa:	400b      	ands	r3, r1
700061fc:	69b9      	ldr	r1, [r7, #24]
700061fe:	0148      	lsls	r0, r1, #5
70006200:	69f9      	ldr	r1, [r7, #28]
70006202:	4401      	add	r1, r0
70006204:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70006208:	4313      	orrs	r3, r2
7000620a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
7000620c:	68bb      	ldr	r3, [r7, #8]
7000620e:	791b      	ldrb	r3, [r3, #4]
70006210:	2b01      	cmp	r3, #1
70006212:	d122      	bne.n	7000625a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
70006214:	69bb      	ldr	r3, [r7, #24]
70006216:	015a      	lsls	r2, r3, #5
70006218:	69fb      	ldr	r3, [r7, #28]
7000621a:	4413      	add	r3, r2
7000621c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006220:	691b      	ldr	r3, [r3, #16]
70006222:	69ba      	ldr	r2, [r7, #24]
70006224:	0151      	lsls	r1, r2, #5
70006226:	69fa      	ldr	r2, [r7, #28]
70006228:	440a      	add	r2, r1
7000622a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000622e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
70006232:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
70006234:	69bb      	ldr	r3, [r7, #24]
70006236:	015a      	lsls	r2, r3, #5
70006238:	69fb      	ldr	r3, [r7, #28]
7000623a:	4413      	add	r3, r2
7000623c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006240:	691a      	ldr	r2, [r3, #16]
70006242:	8afb      	ldrh	r3, [r7, #22]
70006244:	075b      	lsls	r3, r3, #29
70006246:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
7000624a:	69b9      	ldr	r1, [r7, #24]
7000624c:	0148      	lsls	r0, r1, #5
7000624e:	69f9      	ldr	r1, [r7, #28]
70006250:	4401      	add	r1, r0
70006252:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70006256:	4313      	orrs	r3, r2
70006258:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
7000625a:	69bb      	ldr	r3, [r7, #24]
7000625c:	015a      	lsls	r2, r3, #5
7000625e:	69fb      	ldr	r3, [r7, #28]
70006260:	4413      	add	r3, r2
70006262:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006266:	691a      	ldr	r2, [r3, #16]
70006268:	68bb      	ldr	r3, [r7, #8]
7000626a:	691b      	ldr	r3, [r3, #16]
7000626c:	f3c3 0312 	ubfx	r3, r3, #0, #19
70006270:	69b9      	ldr	r1, [r7, #24]
70006272:	0148      	lsls	r0, r1, #5
70006274:	69f9      	ldr	r1, [r7, #28]
70006276:	4401      	add	r1, r0
70006278:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
7000627c:	4313      	orrs	r3, r2
7000627e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
70006280:	79fb      	ldrb	r3, [r7, #7]
70006282:	2b01      	cmp	r3, #1
70006284:	d14b      	bne.n	7000631e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
70006286:	68bb      	ldr	r3, [r7, #8]
70006288:	69db      	ldr	r3, [r3, #28]
7000628a:	2b00      	cmp	r3, #0
7000628c:	d009      	beq.n	700062a2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
7000628e:	69bb      	ldr	r3, [r7, #24]
70006290:	015a      	lsls	r2, r3, #5
70006292:	69fb      	ldr	r3, [r7, #28]
70006294:	4413      	add	r3, r2
70006296:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000629a:	461a      	mov	r2, r3
7000629c:	68bb      	ldr	r3, [r7, #8]
7000629e:	69db      	ldr	r3, [r3, #28]
700062a0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
700062a2:	68bb      	ldr	r3, [r7, #8]
700062a4:	791b      	ldrb	r3, [r3, #4]
700062a6:	2b01      	cmp	r3, #1
700062a8:	d128      	bne.n	700062fc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
700062aa:	69fb      	ldr	r3, [r7, #28]
700062ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700062b0:	689b      	ldr	r3, [r3, #8]
700062b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700062b6:	2b00      	cmp	r3, #0
700062b8:	d110      	bne.n	700062dc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
700062ba:	69bb      	ldr	r3, [r7, #24]
700062bc:	015a      	lsls	r2, r3, #5
700062be:	69fb      	ldr	r3, [r7, #28]
700062c0:	4413      	add	r3, r2
700062c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700062c6:	681b      	ldr	r3, [r3, #0]
700062c8:	69ba      	ldr	r2, [r7, #24]
700062ca:	0151      	lsls	r1, r2, #5
700062cc:	69fa      	ldr	r2, [r7, #28]
700062ce:	440a      	add	r2, r1
700062d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700062d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700062d8:	6013      	str	r3, [r2, #0]
700062da:	e00f      	b.n	700062fc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
700062dc:	69bb      	ldr	r3, [r7, #24]
700062de:	015a      	lsls	r2, r3, #5
700062e0:	69fb      	ldr	r3, [r7, #28]
700062e2:	4413      	add	r3, r2
700062e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700062e8:	681b      	ldr	r3, [r3, #0]
700062ea:	69ba      	ldr	r2, [r7, #24]
700062ec:	0151      	lsls	r1, r2, #5
700062ee:	69fa      	ldr	r2, [r7, #28]
700062f0:	440a      	add	r2, r1
700062f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700062f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700062fa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
700062fc:	69bb      	ldr	r3, [r7, #24]
700062fe:	015a      	lsls	r2, r3, #5
70006300:	69fb      	ldr	r3, [r7, #28]
70006302:	4413      	add	r3, r2
70006304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006308:	681b      	ldr	r3, [r3, #0]
7000630a:	69ba      	ldr	r2, [r7, #24]
7000630c:	0151      	lsls	r1, r2, #5
7000630e:	69fa      	ldr	r2, [r7, #28]
70006310:	440a      	add	r2, r1
70006312:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006316:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
7000631a:	6013      	str	r3, [r2, #0]
7000631c:	e169      	b.n	700065f2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
7000631e:	69bb      	ldr	r3, [r7, #24]
70006320:	015a      	lsls	r2, r3, #5
70006322:	69fb      	ldr	r3, [r7, #28]
70006324:	4413      	add	r3, r2
70006326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000632a:	681b      	ldr	r3, [r3, #0]
7000632c:	69ba      	ldr	r2, [r7, #24]
7000632e:	0151      	lsls	r1, r2, #5
70006330:	69fa      	ldr	r2, [r7, #28]
70006332:	440a      	add	r2, r1
70006334:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006338:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
7000633c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
7000633e:	68bb      	ldr	r3, [r7, #8]
70006340:	791b      	ldrb	r3, [r3, #4]
70006342:	2b01      	cmp	r3, #1
70006344:	d015      	beq.n	70006372 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
70006346:	68bb      	ldr	r3, [r7, #8]
70006348:	691b      	ldr	r3, [r3, #16]
7000634a:	2b00      	cmp	r3, #0
7000634c:	f000 8151 	beq.w	700065f2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
70006350:	69fb      	ldr	r3, [r7, #28]
70006352:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70006358:	68bb      	ldr	r3, [r7, #8]
7000635a:	781b      	ldrb	r3, [r3, #0]
7000635c:	f003 030f 	and.w	r3, r3, #15
70006360:	2101      	movs	r1, #1
70006362:	fa01 f303 	lsl.w	r3, r1, r3
70006366:	69f9      	ldr	r1, [r7, #28]
70006368:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000636c:	4313      	orrs	r3, r2
7000636e:	634b      	str	r3, [r1, #52]	@ 0x34
70006370:	e13f      	b.n	700065f2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70006372:	69fb      	ldr	r3, [r7, #28]
70006374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006378:	689b      	ldr	r3, [r3, #8]
7000637a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000637e:	2b00      	cmp	r3, #0
70006380:	d116      	bne.n	700063b0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70006382:	69bb      	ldr	r3, [r7, #24]
70006384:	015a      	lsls	r2, r3, #5
70006386:	69fb      	ldr	r3, [r7, #28]
70006388:	4413      	add	r3, r2
7000638a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000638e:	681b      	ldr	r3, [r3, #0]
70006390:	69ba      	ldr	r2, [r7, #24]
70006392:	0151      	lsls	r1, r2, #5
70006394:	69fa      	ldr	r2, [r7, #28]
70006396:	440a      	add	r2, r1
70006398:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000639c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700063a0:	6013      	str	r3, [r2, #0]
700063a2:	e015      	b.n	700063d0 <USB_EPStartXfer+0x310>
700063a4:	e007ffff 	.word	0xe007ffff
700063a8:	fff80000 	.word	0xfff80000
700063ac:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
700063b0:	69bb      	ldr	r3, [r7, #24]
700063b2:	015a      	lsls	r2, r3, #5
700063b4:	69fb      	ldr	r3, [r7, #28]
700063b6:	4413      	add	r3, r2
700063b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700063bc:	681b      	ldr	r3, [r3, #0]
700063be:	69ba      	ldr	r2, [r7, #24]
700063c0:	0151      	lsls	r1, r2, #5
700063c2:	69fa      	ldr	r2, [r7, #28]
700063c4:	440a      	add	r2, r1
700063c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700063ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700063ce:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
700063d0:	68bb      	ldr	r3, [r7, #8]
700063d2:	68d9      	ldr	r1, [r3, #12]
700063d4:	68bb      	ldr	r3, [r7, #8]
700063d6:	781a      	ldrb	r2, [r3, #0]
700063d8:	68bb      	ldr	r3, [r7, #8]
700063da:	691b      	ldr	r3, [r3, #16]
700063dc:	b298      	uxth	r0, r3
700063de:	79fb      	ldrb	r3, [r7, #7]
700063e0:	9300      	str	r3, [sp, #0]
700063e2:	4603      	mov	r3, r0
700063e4:	68f8      	ldr	r0, [r7, #12]
700063e6:	f000 f9b9 	bl	7000675c <USB_WritePacket>
700063ea:	e102      	b.n	700065f2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
700063ec:	69bb      	ldr	r3, [r7, #24]
700063ee:	015a      	lsls	r2, r3, #5
700063f0:	69fb      	ldr	r3, [r7, #28]
700063f2:	4413      	add	r3, r2
700063f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700063f8:	691a      	ldr	r2, [r3, #16]
700063fa:	69bb      	ldr	r3, [r7, #24]
700063fc:	0159      	lsls	r1, r3, #5
700063fe:	69fb      	ldr	r3, [r7, #28]
70006400:	440b      	add	r3, r1
70006402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006406:	4619      	mov	r1, r3
70006408:	4b7c      	ldr	r3, [pc, #496]	@ (700065fc <USB_EPStartXfer+0x53c>)
7000640a:	4013      	ands	r3, r2
7000640c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
7000640e:	69bb      	ldr	r3, [r7, #24]
70006410:	015a      	lsls	r2, r3, #5
70006412:	69fb      	ldr	r3, [r7, #28]
70006414:	4413      	add	r3, r2
70006416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000641a:	691a      	ldr	r2, [r3, #16]
7000641c:	69bb      	ldr	r3, [r7, #24]
7000641e:	0159      	lsls	r1, r3, #5
70006420:	69fb      	ldr	r3, [r7, #28]
70006422:	440b      	add	r3, r1
70006424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006428:	4619      	mov	r1, r3
7000642a:	4b75      	ldr	r3, [pc, #468]	@ (70006600 <USB_EPStartXfer+0x540>)
7000642c:	4013      	ands	r3, r2
7000642e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
70006430:	69bb      	ldr	r3, [r7, #24]
70006432:	2b00      	cmp	r3, #0
70006434:	d12f      	bne.n	70006496 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
70006436:	68bb      	ldr	r3, [r7, #8]
70006438:	691b      	ldr	r3, [r3, #16]
7000643a:	2b00      	cmp	r3, #0
7000643c:	d003      	beq.n	70006446 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
7000643e:	68bb      	ldr	r3, [r7, #8]
70006440:	689a      	ldr	r2, [r3, #8]
70006442:	68bb      	ldr	r3, [r7, #8]
70006444:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
70006446:	68bb      	ldr	r3, [r7, #8]
70006448:	689a      	ldr	r2, [r3, #8]
7000644a:	68bb      	ldr	r3, [r7, #8]
7000644c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
7000644e:	69bb      	ldr	r3, [r7, #24]
70006450:	015a      	lsls	r2, r3, #5
70006452:	69fb      	ldr	r3, [r7, #28]
70006454:	4413      	add	r3, r2
70006456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000645a:	691a      	ldr	r2, [r3, #16]
7000645c:	68bb      	ldr	r3, [r7, #8]
7000645e:	6a1b      	ldr	r3, [r3, #32]
70006460:	f3c3 0312 	ubfx	r3, r3, #0, #19
70006464:	69b9      	ldr	r1, [r7, #24]
70006466:	0148      	lsls	r0, r1, #5
70006468:	69f9      	ldr	r1, [r7, #28]
7000646a:	4401      	add	r1, r0
7000646c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70006470:	4313      	orrs	r3, r2
70006472:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70006474:	69bb      	ldr	r3, [r7, #24]
70006476:	015a      	lsls	r2, r3, #5
70006478:	69fb      	ldr	r3, [r7, #28]
7000647a:	4413      	add	r3, r2
7000647c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006480:	691b      	ldr	r3, [r3, #16]
70006482:	69ba      	ldr	r2, [r7, #24]
70006484:	0151      	lsls	r1, r2, #5
70006486:	69fa      	ldr	r2, [r7, #28]
70006488:	440a      	add	r2, r1
7000648a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
7000648e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70006492:	6113      	str	r3, [r2, #16]
70006494:	e05f      	b.n	70006556 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
70006496:	68bb      	ldr	r3, [r7, #8]
70006498:	691b      	ldr	r3, [r3, #16]
7000649a:	2b00      	cmp	r3, #0
7000649c:	d123      	bne.n	700064e6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
7000649e:	69bb      	ldr	r3, [r7, #24]
700064a0:	015a      	lsls	r2, r3, #5
700064a2:	69fb      	ldr	r3, [r7, #28]
700064a4:	4413      	add	r3, r2
700064a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700064aa:	691a      	ldr	r2, [r3, #16]
700064ac:	68bb      	ldr	r3, [r7, #8]
700064ae:	689b      	ldr	r3, [r3, #8]
700064b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
700064b4:	69b9      	ldr	r1, [r7, #24]
700064b6:	0148      	lsls	r0, r1, #5
700064b8:	69f9      	ldr	r1, [r7, #28]
700064ba:	4401      	add	r1, r0
700064bc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
700064c0:	4313      	orrs	r3, r2
700064c2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
700064c4:	69bb      	ldr	r3, [r7, #24]
700064c6:	015a      	lsls	r2, r3, #5
700064c8:	69fb      	ldr	r3, [r7, #28]
700064ca:	4413      	add	r3, r2
700064cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700064d0:	691b      	ldr	r3, [r3, #16]
700064d2:	69ba      	ldr	r2, [r7, #24]
700064d4:	0151      	lsls	r1, r2, #5
700064d6:	69fa      	ldr	r2, [r7, #28]
700064d8:	440a      	add	r2, r1
700064da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700064de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700064e2:	6113      	str	r3, [r2, #16]
700064e4:	e037      	b.n	70006556 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
700064e6:	68bb      	ldr	r3, [r7, #8]
700064e8:	691a      	ldr	r2, [r3, #16]
700064ea:	68bb      	ldr	r3, [r7, #8]
700064ec:	689b      	ldr	r3, [r3, #8]
700064ee:	4413      	add	r3, r2
700064f0:	1e5a      	subs	r2, r3, #1
700064f2:	68bb      	ldr	r3, [r7, #8]
700064f4:	689b      	ldr	r3, [r3, #8]
700064f6:	fbb2 f3f3 	udiv	r3, r2, r3
700064fa:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
700064fc:	68bb      	ldr	r3, [r7, #8]
700064fe:	689b      	ldr	r3, [r3, #8]
70006500:	8afa      	ldrh	r2, [r7, #22]
70006502:	fb03 f202 	mul.w	r2, r3, r2
70006506:	68bb      	ldr	r3, [r7, #8]
70006508:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
7000650a:	69bb      	ldr	r3, [r7, #24]
7000650c:	015a      	lsls	r2, r3, #5
7000650e:	69fb      	ldr	r3, [r7, #28]
70006510:	4413      	add	r3, r2
70006512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006516:	691a      	ldr	r2, [r3, #16]
70006518:	8afb      	ldrh	r3, [r7, #22]
7000651a:	04d9      	lsls	r1, r3, #19
7000651c:	4b39      	ldr	r3, [pc, #228]	@ (70006604 <USB_EPStartXfer+0x544>)
7000651e:	400b      	ands	r3, r1
70006520:	69b9      	ldr	r1, [r7, #24]
70006522:	0148      	lsls	r0, r1, #5
70006524:	69f9      	ldr	r1, [r7, #28]
70006526:	4401      	add	r1, r0
70006528:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
7000652c:	4313      	orrs	r3, r2
7000652e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
70006530:	69bb      	ldr	r3, [r7, #24]
70006532:	015a      	lsls	r2, r3, #5
70006534:	69fb      	ldr	r3, [r7, #28]
70006536:	4413      	add	r3, r2
70006538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000653c:	691a      	ldr	r2, [r3, #16]
7000653e:	68bb      	ldr	r3, [r7, #8]
70006540:	6a1b      	ldr	r3, [r3, #32]
70006542:	f3c3 0312 	ubfx	r3, r3, #0, #19
70006546:	69b9      	ldr	r1, [r7, #24]
70006548:	0148      	lsls	r0, r1, #5
7000654a:	69f9      	ldr	r1, [r7, #28]
7000654c:	4401      	add	r1, r0
7000654e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70006552:	4313      	orrs	r3, r2
70006554:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
70006556:	79fb      	ldrb	r3, [r7, #7]
70006558:	2b01      	cmp	r3, #1
7000655a:	d10d      	bne.n	70006578 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
7000655c:	68bb      	ldr	r3, [r7, #8]
7000655e:	68db      	ldr	r3, [r3, #12]
70006560:	2b00      	cmp	r3, #0
70006562:	d009      	beq.n	70006578 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
70006564:	68bb      	ldr	r3, [r7, #8]
70006566:	68d9      	ldr	r1, [r3, #12]
70006568:	69bb      	ldr	r3, [r7, #24]
7000656a:	015a      	lsls	r2, r3, #5
7000656c:	69fb      	ldr	r3, [r7, #28]
7000656e:	4413      	add	r3, r2
70006570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006574:	460a      	mov	r2, r1
70006576:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
70006578:	68bb      	ldr	r3, [r7, #8]
7000657a:	791b      	ldrb	r3, [r3, #4]
7000657c:	2b01      	cmp	r3, #1
7000657e:	d128      	bne.n	700065d2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70006580:	69fb      	ldr	r3, [r7, #28]
70006582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006586:	689b      	ldr	r3, [r3, #8]
70006588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000658c:	2b00      	cmp	r3, #0
7000658e:	d110      	bne.n	700065b2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
70006590:	69bb      	ldr	r3, [r7, #24]
70006592:	015a      	lsls	r2, r3, #5
70006594:	69fb      	ldr	r3, [r7, #28]
70006596:	4413      	add	r3, r2
70006598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000659c:	681b      	ldr	r3, [r3, #0]
7000659e:	69ba      	ldr	r2, [r7, #24]
700065a0:	0151      	lsls	r1, r2, #5
700065a2:	69fa      	ldr	r2, [r7, #28]
700065a4:	440a      	add	r2, r1
700065a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700065aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700065ae:	6013      	str	r3, [r2, #0]
700065b0:	e00f      	b.n	700065d2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
700065b2:	69bb      	ldr	r3, [r7, #24]
700065b4:	015a      	lsls	r2, r3, #5
700065b6:	69fb      	ldr	r3, [r7, #28]
700065b8:	4413      	add	r3, r2
700065ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700065be:	681b      	ldr	r3, [r3, #0]
700065c0:	69ba      	ldr	r2, [r7, #24]
700065c2:	0151      	lsls	r1, r2, #5
700065c4:	69fa      	ldr	r2, [r7, #28]
700065c6:	440a      	add	r2, r1
700065c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700065cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700065d0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
700065d2:	69bb      	ldr	r3, [r7, #24]
700065d4:	015a      	lsls	r2, r3, #5
700065d6:	69fb      	ldr	r3, [r7, #28]
700065d8:	4413      	add	r3, r2
700065da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700065de:	681b      	ldr	r3, [r3, #0]
700065e0:	69ba      	ldr	r2, [r7, #24]
700065e2:	0151      	lsls	r1, r2, #5
700065e4:	69fa      	ldr	r2, [r7, #28]
700065e6:	440a      	add	r2, r1
700065e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700065ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
700065f0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700065f2:	2300      	movs	r3, #0
}
700065f4:	4618      	mov	r0, r3
700065f6:	3720      	adds	r7, #32
700065f8:	46bd      	mov	sp, r7
700065fa:	bd80      	pop	{r7, pc}
700065fc:	fff80000 	.word	0xfff80000
70006600:	e007ffff 	.word	0xe007ffff
70006604:	1ff80000 	.word	0x1ff80000

70006608 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
70006608:	b480      	push	{r7}
7000660a:	b087      	sub	sp, #28
7000660c:	af00      	add	r7, sp, #0
7000660e:	6078      	str	r0, [r7, #4]
70006610:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70006612:	2300      	movs	r3, #0
70006614:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
70006616:	2300      	movs	r3, #0
70006618:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000661a:	687b      	ldr	r3, [r7, #4]
7000661c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
7000661e:	683b      	ldr	r3, [r7, #0]
70006620:	785b      	ldrb	r3, [r3, #1]
70006622:	2b01      	cmp	r3, #1
70006624:	d14a      	bne.n	700066bc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70006626:	683b      	ldr	r3, [r7, #0]
70006628:	781b      	ldrb	r3, [r3, #0]
7000662a:	015a      	lsls	r2, r3, #5
7000662c:	693b      	ldr	r3, [r7, #16]
7000662e:	4413      	add	r3, r2
70006630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006634:	681b      	ldr	r3, [r3, #0]
70006636:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
7000663a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000663e:	f040 8086 	bne.w	7000674e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
70006642:	683b      	ldr	r3, [r7, #0]
70006644:	781b      	ldrb	r3, [r3, #0]
70006646:	015a      	lsls	r2, r3, #5
70006648:	693b      	ldr	r3, [r7, #16]
7000664a:	4413      	add	r3, r2
7000664c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006650:	681b      	ldr	r3, [r3, #0]
70006652:	683a      	ldr	r2, [r7, #0]
70006654:	7812      	ldrb	r2, [r2, #0]
70006656:	0151      	lsls	r1, r2, #5
70006658:	693a      	ldr	r2, [r7, #16]
7000665a:	440a      	add	r2, r1
7000665c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006660:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70006664:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
70006666:	683b      	ldr	r3, [r7, #0]
70006668:	781b      	ldrb	r3, [r3, #0]
7000666a:	015a      	lsls	r2, r3, #5
7000666c:	693b      	ldr	r3, [r7, #16]
7000666e:	4413      	add	r3, r2
70006670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006674:	681b      	ldr	r3, [r3, #0]
70006676:	683a      	ldr	r2, [r7, #0]
70006678:	7812      	ldrb	r2, [r2, #0]
7000667a:	0151      	lsls	r1, r2, #5
7000667c:	693a      	ldr	r2, [r7, #16]
7000667e:	440a      	add	r2, r1
70006680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70006684:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70006688:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
7000668a:	68fb      	ldr	r3, [r7, #12]
7000668c:	3301      	adds	r3, #1
7000668e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70006690:	68fb      	ldr	r3, [r7, #12]
70006692:	f242 7210 	movw	r2, #10000	@ 0x2710
70006696:	4293      	cmp	r3, r2
70006698:	d902      	bls.n	700066a0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
7000669a:	2301      	movs	r3, #1
7000669c:	75fb      	strb	r3, [r7, #23]
          break;
7000669e:	e056      	b.n	7000674e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
700066a0:	683b      	ldr	r3, [r7, #0]
700066a2:	781b      	ldrb	r3, [r3, #0]
700066a4:	015a      	lsls	r2, r3, #5
700066a6:	693b      	ldr	r3, [r7, #16]
700066a8:	4413      	add	r3, r2
700066aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700066ae:	681b      	ldr	r3, [r3, #0]
700066b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700066b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700066b8:	d0e7      	beq.n	7000668a <USB_EPStopXfer+0x82>
700066ba:	e048      	b.n	7000674e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
700066bc:	683b      	ldr	r3, [r7, #0]
700066be:	781b      	ldrb	r3, [r3, #0]
700066c0:	015a      	lsls	r2, r3, #5
700066c2:	693b      	ldr	r3, [r7, #16]
700066c4:	4413      	add	r3, r2
700066c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700066ca:	681b      	ldr	r3, [r3, #0]
700066cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700066d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700066d4:	d13b      	bne.n	7000674e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
700066d6:	683b      	ldr	r3, [r7, #0]
700066d8:	781b      	ldrb	r3, [r3, #0]
700066da:	015a      	lsls	r2, r3, #5
700066dc:	693b      	ldr	r3, [r7, #16]
700066de:	4413      	add	r3, r2
700066e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700066e4:	681b      	ldr	r3, [r3, #0]
700066e6:	683a      	ldr	r2, [r7, #0]
700066e8:	7812      	ldrb	r2, [r2, #0]
700066ea:	0151      	lsls	r1, r2, #5
700066ec:	693a      	ldr	r2, [r7, #16]
700066ee:	440a      	add	r2, r1
700066f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700066f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700066f8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
700066fa:	683b      	ldr	r3, [r7, #0]
700066fc:	781b      	ldrb	r3, [r3, #0]
700066fe:	015a      	lsls	r2, r3, #5
70006700:	693b      	ldr	r3, [r7, #16]
70006702:	4413      	add	r3, r2
70006704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006708:	681b      	ldr	r3, [r3, #0]
7000670a:	683a      	ldr	r2, [r7, #0]
7000670c:	7812      	ldrb	r2, [r2, #0]
7000670e:	0151      	lsls	r1, r2, #5
70006710:	693a      	ldr	r2, [r7, #16]
70006712:	440a      	add	r2, r1
70006714:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006718:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
7000671c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
7000671e:	68fb      	ldr	r3, [r7, #12]
70006720:	3301      	adds	r3, #1
70006722:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70006724:	68fb      	ldr	r3, [r7, #12]
70006726:	f242 7210 	movw	r2, #10000	@ 0x2710
7000672a:	4293      	cmp	r3, r2
7000672c:	d902      	bls.n	70006734 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
7000672e:	2301      	movs	r3, #1
70006730:	75fb      	strb	r3, [r7, #23]
          break;
70006732:	e00c      	b.n	7000674e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
70006734:	683b      	ldr	r3, [r7, #0]
70006736:	781b      	ldrb	r3, [r3, #0]
70006738:	015a      	lsls	r2, r3, #5
7000673a:	693b      	ldr	r3, [r7, #16]
7000673c:	4413      	add	r3, r2
7000673e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006742:	681b      	ldr	r3, [r3, #0]
70006744:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006748:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
7000674c:	d0e7      	beq.n	7000671e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
7000674e:	7dfb      	ldrb	r3, [r7, #23]
}
70006750:	4618      	mov	r0, r3
70006752:	371c      	adds	r7, #28
70006754:	46bd      	mov	sp, r7
70006756:	f85d 7b04 	ldr.w	r7, [sp], #4
7000675a:	4770      	bx	lr

7000675c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
7000675c:	b480      	push	{r7}
7000675e:	b089      	sub	sp, #36	@ 0x24
70006760:	af00      	add	r7, sp, #0
70006762:	60f8      	str	r0, [r7, #12]
70006764:	60b9      	str	r1, [r7, #8]
70006766:	4611      	mov	r1, r2
70006768:	461a      	mov	r2, r3
7000676a:	460b      	mov	r3, r1
7000676c:	71fb      	strb	r3, [r7, #7]
7000676e:	4613      	mov	r3, r2
70006770:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006772:	68fb      	ldr	r3, [r7, #12]
70006774:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
70006776:	68bb      	ldr	r3, [r7, #8]
70006778:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
7000677a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
7000677e:	2b00      	cmp	r3, #0
70006780:	d123      	bne.n	700067ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
70006782:	88bb      	ldrh	r3, [r7, #4]
70006784:	3303      	adds	r3, #3
70006786:	089b      	lsrs	r3, r3, #2
70006788:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
7000678a:	2300      	movs	r3, #0
7000678c:	61bb      	str	r3, [r7, #24]
7000678e:	e018      	b.n	700067c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
70006790:	79fb      	ldrb	r3, [r7, #7]
70006792:	031a      	lsls	r2, r3, #12
70006794:	697b      	ldr	r3, [r7, #20]
70006796:	4413      	add	r3, r2
70006798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
7000679c:	461a      	mov	r2, r3
7000679e:	69fb      	ldr	r3, [r7, #28]
700067a0:	681b      	ldr	r3, [r3, #0]
700067a2:	6013      	str	r3, [r2, #0]
      pSrc++;
700067a4:	69fb      	ldr	r3, [r7, #28]
700067a6:	3301      	adds	r3, #1
700067a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
700067aa:	69fb      	ldr	r3, [r7, #28]
700067ac:	3301      	adds	r3, #1
700067ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
700067b0:	69fb      	ldr	r3, [r7, #28]
700067b2:	3301      	adds	r3, #1
700067b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
700067b6:	69fb      	ldr	r3, [r7, #28]
700067b8:	3301      	adds	r3, #1
700067ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
700067bc:	69bb      	ldr	r3, [r7, #24]
700067be:	3301      	adds	r3, #1
700067c0:	61bb      	str	r3, [r7, #24]
700067c2:	69ba      	ldr	r2, [r7, #24]
700067c4:	693b      	ldr	r3, [r7, #16]
700067c6:	429a      	cmp	r2, r3
700067c8:	d3e2      	bcc.n	70006790 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
700067ca:	2300      	movs	r3, #0
}
700067cc:	4618      	mov	r0, r3
700067ce:	3724      	adds	r7, #36	@ 0x24
700067d0:	46bd      	mov	sp, r7
700067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
700067d6:	4770      	bx	lr

700067d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
700067d8:	b480      	push	{r7}
700067da:	b08b      	sub	sp, #44	@ 0x2c
700067dc:	af00      	add	r7, sp, #0
700067de:	60f8      	str	r0, [r7, #12]
700067e0:	60b9      	str	r1, [r7, #8]
700067e2:	4613      	mov	r3, r2
700067e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
700067e6:	68fb      	ldr	r3, [r7, #12]
700067e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
700067ea:	68bb      	ldr	r3, [r7, #8]
700067ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
700067ee:	88fb      	ldrh	r3, [r7, #6]
700067f0:	089b      	lsrs	r3, r3, #2
700067f2:	b29b      	uxth	r3, r3
700067f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
700067f6:	88fb      	ldrh	r3, [r7, #6]
700067f8:	f003 0303 	and.w	r3, r3, #3
700067fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
700067fe:	2300      	movs	r3, #0
70006800:	623b      	str	r3, [r7, #32]
70006802:	e014      	b.n	7000682e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
70006804:	69bb      	ldr	r3, [r7, #24]
70006806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
7000680a:	681a      	ldr	r2, [r3, #0]
7000680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000680e:	601a      	str	r2, [r3, #0]
    pDest++;
70006810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006812:	3301      	adds	r3, #1
70006814:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006818:	3301      	adds	r3, #1
7000681a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
7000681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000681e:	3301      	adds	r3, #1
70006820:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70006822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006824:	3301      	adds	r3, #1
70006826:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
70006828:	6a3b      	ldr	r3, [r7, #32]
7000682a:	3301      	adds	r3, #1
7000682c:	623b      	str	r3, [r7, #32]
7000682e:	6a3a      	ldr	r2, [r7, #32]
70006830:	697b      	ldr	r3, [r7, #20]
70006832:	429a      	cmp	r2, r3
70006834:	d3e6      	bcc.n	70006804 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
70006836:	8bfb      	ldrh	r3, [r7, #30]
70006838:	2b00      	cmp	r3, #0
7000683a:	d01e      	beq.n	7000687a <USB_ReadPacket+0xa2>
  {
    i = 0U;
7000683c:	2300      	movs	r3, #0
7000683e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
70006840:	69bb      	ldr	r3, [r7, #24]
70006842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70006846:	461a      	mov	r2, r3
70006848:	f107 0310 	add.w	r3, r7, #16
7000684c:	6812      	ldr	r2, [r2, #0]
7000684e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
70006850:	693a      	ldr	r2, [r7, #16]
70006852:	6a3b      	ldr	r3, [r7, #32]
70006854:	b2db      	uxtb	r3, r3
70006856:	00db      	lsls	r3, r3, #3
70006858:	fa22 f303 	lsr.w	r3, r2, r3
7000685c:	b2da      	uxtb	r2, r3
7000685e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70006860:	701a      	strb	r2, [r3, #0]
      i++;
70006862:	6a3b      	ldr	r3, [r7, #32]
70006864:	3301      	adds	r3, #1
70006866:	623b      	str	r3, [r7, #32]
      pDest++;
70006868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000686a:	3301      	adds	r3, #1
7000686c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
7000686e:	8bfb      	ldrh	r3, [r7, #30]
70006870:	3b01      	subs	r3, #1
70006872:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
70006874:	8bfb      	ldrh	r3, [r7, #30]
70006876:	2b00      	cmp	r3, #0
70006878:	d1ea      	bne.n	70006850 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
7000687a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
7000687c:	4618      	mov	r0, r3
7000687e:	372c      	adds	r7, #44	@ 0x2c
70006880:	46bd      	mov	sp, r7
70006882:	f85d 7b04 	ldr.w	r7, [sp], #4
70006886:	4770      	bx	lr

70006888 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70006888:	b480      	push	{r7}
7000688a:	b085      	sub	sp, #20
7000688c:	af00      	add	r7, sp, #0
7000688e:	6078      	str	r0, [r7, #4]
70006890:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006892:	687b      	ldr	r3, [r7, #4]
70006894:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006896:	683b      	ldr	r3, [r7, #0]
70006898:	781b      	ldrb	r3, [r3, #0]
7000689a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
7000689c:	683b      	ldr	r3, [r7, #0]
7000689e:	785b      	ldrb	r3, [r3, #1]
700068a0:	2b01      	cmp	r3, #1
700068a2:	d12c      	bne.n	700068fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
700068a4:	68bb      	ldr	r3, [r7, #8]
700068a6:	015a      	lsls	r2, r3, #5
700068a8:	68fb      	ldr	r3, [r7, #12]
700068aa:	4413      	add	r3, r2
700068ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700068b0:	681b      	ldr	r3, [r3, #0]
700068b2:	2b00      	cmp	r3, #0
700068b4:	db12      	blt.n	700068dc <USB_EPSetStall+0x54>
700068b6:	68bb      	ldr	r3, [r7, #8]
700068b8:	2b00      	cmp	r3, #0
700068ba:	d00f      	beq.n	700068dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
700068bc:	68bb      	ldr	r3, [r7, #8]
700068be:	015a      	lsls	r2, r3, #5
700068c0:	68fb      	ldr	r3, [r7, #12]
700068c2:	4413      	add	r3, r2
700068c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700068c8:	681b      	ldr	r3, [r3, #0]
700068ca:	68ba      	ldr	r2, [r7, #8]
700068cc:	0151      	lsls	r1, r2, #5
700068ce:	68fa      	ldr	r2, [r7, #12]
700068d0:	440a      	add	r2, r1
700068d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700068d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
700068da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
700068dc:	68bb      	ldr	r3, [r7, #8]
700068de:	015a      	lsls	r2, r3, #5
700068e0:	68fb      	ldr	r3, [r7, #12]
700068e2:	4413      	add	r3, r2
700068e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700068e8:	681b      	ldr	r3, [r3, #0]
700068ea:	68ba      	ldr	r2, [r7, #8]
700068ec:	0151      	lsls	r1, r2, #5
700068ee:	68fa      	ldr	r2, [r7, #12]
700068f0:	440a      	add	r2, r1
700068f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700068f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
700068fa:	6013      	str	r3, [r2, #0]
700068fc:	e02b      	b.n	70006956 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
700068fe:	68bb      	ldr	r3, [r7, #8]
70006900:	015a      	lsls	r2, r3, #5
70006902:	68fb      	ldr	r3, [r7, #12]
70006904:	4413      	add	r3, r2
70006906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000690a:	681b      	ldr	r3, [r3, #0]
7000690c:	2b00      	cmp	r3, #0
7000690e:	db12      	blt.n	70006936 <USB_EPSetStall+0xae>
70006910:	68bb      	ldr	r3, [r7, #8]
70006912:	2b00      	cmp	r3, #0
70006914:	d00f      	beq.n	70006936 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
70006916:	68bb      	ldr	r3, [r7, #8]
70006918:	015a      	lsls	r2, r3, #5
7000691a:	68fb      	ldr	r3, [r7, #12]
7000691c:	4413      	add	r3, r2
7000691e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006922:	681b      	ldr	r3, [r3, #0]
70006924:	68ba      	ldr	r2, [r7, #8]
70006926:	0151      	lsls	r1, r2, #5
70006928:	68fa      	ldr	r2, [r7, #12]
7000692a:	440a      	add	r2, r1
7000692c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006930:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
70006934:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
70006936:	68bb      	ldr	r3, [r7, #8]
70006938:	015a      	lsls	r2, r3, #5
7000693a:	68fb      	ldr	r3, [r7, #12]
7000693c:	4413      	add	r3, r2
7000693e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006942:	681b      	ldr	r3, [r3, #0]
70006944:	68ba      	ldr	r2, [r7, #8]
70006946:	0151      	lsls	r1, r2, #5
70006948:	68fa      	ldr	r2, [r7, #12]
7000694a:	440a      	add	r2, r1
7000694c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006950:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70006954:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
70006956:	2300      	movs	r3, #0
}
70006958:	4618      	mov	r0, r3
7000695a:	3714      	adds	r7, #20
7000695c:	46bd      	mov	sp, r7
7000695e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006962:	4770      	bx	lr

70006964 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70006964:	b480      	push	{r7}
70006966:	b085      	sub	sp, #20
70006968:	af00      	add	r7, sp, #0
7000696a:	6078      	str	r0, [r7, #4]
7000696c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000696e:	687b      	ldr	r3, [r7, #4]
70006970:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006972:	683b      	ldr	r3, [r7, #0]
70006974:	781b      	ldrb	r3, [r3, #0]
70006976:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70006978:	683b      	ldr	r3, [r7, #0]
7000697a:	785b      	ldrb	r3, [r3, #1]
7000697c:	2b01      	cmp	r3, #1
7000697e:	d128      	bne.n	700069d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70006980:	68bb      	ldr	r3, [r7, #8]
70006982:	015a      	lsls	r2, r3, #5
70006984:	68fb      	ldr	r3, [r7, #12]
70006986:	4413      	add	r3, r2
70006988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000698c:	681b      	ldr	r3, [r3, #0]
7000698e:	68ba      	ldr	r2, [r7, #8]
70006990:	0151      	lsls	r1, r2, #5
70006992:	68fa      	ldr	r2, [r7, #12]
70006994:	440a      	add	r2, r1
70006996:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000699a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
7000699e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
700069a0:	683b      	ldr	r3, [r7, #0]
700069a2:	791b      	ldrb	r3, [r3, #4]
700069a4:	2b03      	cmp	r3, #3
700069a6:	d003      	beq.n	700069b0 <USB_EPClearStall+0x4c>
700069a8:	683b      	ldr	r3, [r7, #0]
700069aa:	791b      	ldrb	r3, [r3, #4]
700069ac:	2b02      	cmp	r3, #2
700069ae:	d138      	bne.n	70006a22 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
700069b0:	68bb      	ldr	r3, [r7, #8]
700069b2:	015a      	lsls	r2, r3, #5
700069b4:	68fb      	ldr	r3, [r7, #12]
700069b6:	4413      	add	r3, r2
700069b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700069bc:	681b      	ldr	r3, [r3, #0]
700069be:	68ba      	ldr	r2, [r7, #8]
700069c0:	0151      	lsls	r1, r2, #5
700069c2:	68fa      	ldr	r2, [r7, #12]
700069c4:	440a      	add	r2, r1
700069c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700069ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700069ce:	6013      	str	r3, [r2, #0]
700069d0:	e027      	b.n	70006a22 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
700069d2:	68bb      	ldr	r3, [r7, #8]
700069d4:	015a      	lsls	r2, r3, #5
700069d6:	68fb      	ldr	r3, [r7, #12]
700069d8:	4413      	add	r3, r2
700069da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700069de:	681b      	ldr	r3, [r3, #0]
700069e0:	68ba      	ldr	r2, [r7, #8]
700069e2:	0151      	lsls	r1, r2, #5
700069e4:	68fa      	ldr	r2, [r7, #12]
700069e6:	440a      	add	r2, r1
700069e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700069ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700069f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
700069f2:	683b      	ldr	r3, [r7, #0]
700069f4:	791b      	ldrb	r3, [r3, #4]
700069f6:	2b03      	cmp	r3, #3
700069f8:	d003      	beq.n	70006a02 <USB_EPClearStall+0x9e>
700069fa:	683b      	ldr	r3, [r7, #0]
700069fc:	791b      	ldrb	r3, [r3, #4]
700069fe:	2b02      	cmp	r3, #2
70006a00:	d10f      	bne.n	70006a22 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
70006a02:	68bb      	ldr	r3, [r7, #8]
70006a04:	015a      	lsls	r2, r3, #5
70006a06:	68fb      	ldr	r3, [r7, #12]
70006a08:	4413      	add	r3, r2
70006a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006a0e:	681b      	ldr	r3, [r3, #0]
70006a10:	68ba      	ldr	r2, [r7, #8]
70006a12:	0151      	lsls	r1, r2, #5
70006a14:	68fa      	ldr	r2, [r7, #12]
70006a16:	440a      	add	r2, r1
70006a18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70006a20:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
70006a22:	2300      	movs	r3, #0
}
70006a24:	4618      	mov	r0, r3
70006a26:	3714      	adds	r7, #20
70006a28:	46bd      	mov	sp, r7
70006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
70006a2e:	4770      	bx	lr

70006a30 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
70006a30:	b480      	push	{r7}
70006a32:	b085      	sub	sp, #20
70006a34:	af00      	add	r7, sp, #0
70006a36:	6078      	str	r0, [r7, #4]
70006a38:	460b      	mov	r3, r1
70006a3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006a3c:	687b      	ldr	r3, [r7, #4]
70006a3e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
70006a40:	68fb      	ldr	r3, [r7, #12]
70006a42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006a46:	681b      	ldr	r3, [r3, #0]
70006a48:	68fa      	ldr	r2, [r7, #12]
70006a4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006a4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70006a52:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
70006a54:	68fb      	ldr	r3, [r7, #12]
70006a56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006a5a:	681a      	ldr	r2, [r3, #0]
70006a5c:	78fb      	ldrb	r3, [r7, #3]
70006a5e:	011b      	lsls	r3, r3, #4
70006a60:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
70006a64:	68f9      	ldr	r1, [r7, #12]
70006a66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70006a6a:	4313      	orrs	r3, r2
70006a6c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
70006a6e:	2300      	movs	r3, #0
}
70006a70:	4618      	mov	r0, r3
70006a72:	3714      	adds	r7, #20
70006a74:	46bd      	mov	sp, r7
70006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
70006a7a:	4770      	bx	lr

70006a7c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
70006a7c:	b480      	push	{r7}
70006a7e:	b085      	sub	sp, #20
70006a80:	af00      	add	r7, sp, #0
70006a82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006a84:	687b      	ldr	r3, [r7, #4]
70006a86:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
70006a88:	68fb      	ldr	r3, [r7, #12]
70006a8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70006a8e:	681b      	ldr	r3, [r3, #0]
70006a90:	68fa      	ldr	r2, [r7, #12]
70006a92:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006a96:	f023 0303 	bic.w	r3, r3, #3
70006a9a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
70006a9c:	68fb      	ldr	r3, [r7, #12]
70006a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006aa2:	685b      	ldr	r3, [r3, #4]
70006aa4:	68fa      	ldr	r2, [r7, #12]
70006aa6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006aaa:	f023 0302 	bic.w	r3, r3, #2
70006aae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006ab0:	2300      	movs	r3, #0
}
70006ab2:	4618      	mov	r0, r3
70006ab4:	3714      	adds	r7, #20
70006ab6:	46bd      	mov	sp, r7
70006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
70006abc:	4770      	bx	lr

70006abe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
70006abe:	b480      	push	{r7}
70006ac0:	b085      	sub	sp, #20
70006ac2:	af00      	add	r7, sp, #0
70006ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006ac6:	687b      	ldr	r3, [r7, #4]
70006ac8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
70006aca:	68fb      	ldr	r3, [r7, #12]
70006acc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70006ad0:	681b      	ldr	r3, [r3, #0]
70006ad2:	68fa      	ldr	r2, [r7, #12]
70006ad4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70006ad8:	f023 0303 	bic.w	r3, r3, #3
70006adc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
70006ade:	68fb      	ldr	r3, [r7, #12]
70006ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006ae4:	685b      	ldr	r3, [r3, #4]
70006ae6:	68fa      	ldr	r2, [r7, #12]
70006ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006aec:	f043 0302 	orr.w	r3, r3, #2
70006af0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006af2:	2300      	movs	r3, #0
}
70006af4:	4618      	mov	r0, r3
70006af6:	3714      	adds	r7, #20
70006af8:	46bd      	mov	sp, r7
70006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
70006afe:	4770      	bx	lr

70006b00 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
70006b00:	b480      	push	{r7}
70006b02:	b085      	sub	sp, #20
70006b04:	af00      	add	r7, sp, #0
70006b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
70006b08:	687b      	ldr	r3, [r7, #4]
70006b0a:	695b      	ldr	r3, [r3, #20]
70006b0c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
70006b0e:	687b      	ldr	r3, [r7, #4]
70006b10:	699b      	ldr	r3, [r3, #24]
70006b12:	68fa      	ldr	r2, [r7, #12]
70006b14:	4013      	ands	r3, r2
70006b16:	60fb      	str	r3, [r7, #12]

  return tmpreg;
70006b18:	68fb      	ldr	r3, [r7, #12]
}
70006b1a:	4618      	mov	r0, r3
70006b1c:	3714      	adds	r7, #20
70006b1e:	46bd      	mov	sp, r7
70006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b24:	4770      	bx	lr

70006b26 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
70006b26:	b480      	push	{r7}
70006b28:	b085      	sub	sp, #20
70006b2a:	af00      	add	r7, sp, #0
70006b2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006b2e:	687b      	ldr	r3, [r7, #4]
70006b30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
70006b32:	68fb      	ldr	r3, [r7, #12]
70006b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006b38:	699b      	ldr	r3, [r3, #24]
70006b3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
70006b3c:	68fb      	ldr	r3, [r7, #12]
70006b3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006b42:	69db      	ldr	r3, [r3, #28]
70006b44:	68ba      	ldr	r2, [r7, #8]
70006b46:	4013      	ands	r3, r2
70006b48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
70006b4a:	68bb      	ldr	r3, [r7, #8]
70006b4c:	0c1b      	lsrs	r3, r3, #16
}
70006b4e:	4618      	mov	r0, r3
70006b50:	3714      	adds	r7, #20
70006b52:	46bd      	mov	sp, r7
70006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b58:	4770      	bx	lr

70006b5a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
70006b5a:	b480      	push	{r7}
70006b5c:	b085      	sub	sp, #20
70006b5e:	af00      	add	r7, sp, #0
70006b60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006b62:	687b      	ldr	r3, [r7, #4]
70006b64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
70006b66:	68fb      	ldr	r3, [r7, #12]
70006b68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006b6c:	699b      	ldr	r3, [r3, #24]
70006b6e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
70006b70:	68fb      	ldr	r3, [r7, #12]
70006b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006b76:	69db      	ldr	r3, [r3, #28]
70006b78:	68ba      	ldr	r2, [r7, #8]
70006b7a:	4013      	ands	r3, r2
70006b7c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
70006b7e:	68bb      	ldr	r3, [r7, #8]
70006b80:	b29b      	uxth	r3, r3
}
70006b82:	4618      	mov	r0, r3
70006b84:	3714      	adds	r7, #20
70006b86:	46bd      	mov	sp, r7
70006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b8c:	4770      	bx	lr

70006b8e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
70006b8e:	b480      	push	{r7}
70006b90:	b085      	sub	sp, #20
70006b92:	af00      	add	r7, sp, #0
70006b94:	6078      	str	r0, [r7, #4]
70006b96:	460b      	mov	r3, r1
70006b98:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006b9a:	687b      	ldr	r3, [r7, #4]
70006b9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
70006b9e:	78fb      	ldrb	r3, [r7, #3]
70006ba0:	015a      	lsls	r2, r3, #5
70006ba2:	68fb      	ldr	r3, [r7, #12]
70006ba4:	4413      	add	r3, r2
70006ba6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006baa:	689b      	ldr	r3, [r3, #8]
70006bac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
70006bae:	68fb      	ldr	r3, [r7, #12]
70006bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006bb4:	695b      	ldr	r3, [r3, #20]
70006bb6:	68ba      	ldr	r2, [r7, #8]
70006bb8:	4013      	ands	r3, r2
70006bba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
70006bbc:	68bb      	ldr	r3, [r7, #8]
}
70006bbe:	4618      	mov	r0, r3
70006bc0:	3714      	adds	r7, #20
70006bc2:	46bd      	mov	sp, r7
70006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
70006bc8:	4770      	bx	lr

70006bca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
70006bca:	b480      	push	{r7}
70006bcc:	b087      	sub	sp, #28
70006bce:	af00      	add	r7, sp, #0
70006bd0:	6078      	str	r0, [r7, #4]
70006bd2:	460b      	mov	r3, r1
70006bd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006bd6:	687b      	ldr	r3, [r7, #4]
70006bd8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
70006bda:	697b      	ldr	r3, [r7, #20]
70006bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006be0:	691b      	ldr	r3, [r3, #16]
70006be2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
70006be4:	697b      	ldr	r3, [r7, #20]
70006be6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70006bec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
70006bee:	78fb      	ldrb	r3, [r7, #3]
70006bf0:	f003 030f 	and.w	r3, r3, #15
70006bf4:	68fa      	ldr	r2, [r7, #12]
70006bf6:	fa22 f303 	lsr.w	r3, r2, r3
70006bfa:	01db      	lsls	r3, r3, #7
70006bfc:	b2db      	uxtb	r3, r3
70006bfe:	693a      	ldr	r2, [r7, #16]
70006c00:	4313      	orrs	r3, r2
70006c02:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
70006c04:	78fb      	ldrb	r3, [r7, #3]
70006c06:	015a      	lsls	r2, r3, #5
70006c08:	697b      	ldr	r3, [r7, #20]
70006c0a:	4413      	add	r3, r2
70006c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006c10:	689b      	ldr	r3, [r3, #8]
70006c12:	693a      	ldr	r2, [r7, #16]
70006c14:	4013      	ands	r3, r2
70006c16:	60bb      	str	r3, [r7, #8]

  return tmpreg;
70006c18:	68bb      	ldr	r3, [r7, #8]
}
70006c1a:	4618      	mov	r0, r3
70006c1c:	371c      	adds	r7, #28
70006c1e:	46bd      	mov	sp, r7
70006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
70006c24:	4770      	bx	lr

70006c26 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
70006c26:	b480      	push	{r7}
70006c28:	b083      	sub	sp, #12
70006c2a:	af00      	add	r7, sp, #0
70006c2c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
70006c2e:	687b      	ldr	r3, [r7, #4]
70006c30:	695b      	ldr	r3, [r3, #20]
70006c32:	f003 0301 	and.w	r3, r3, #1
}
70006c36:	4618      	mov	r0, r3
70006c38:	370c      	adds	r7, #12
70006c3a:	46bd      	mov	sp, r7
70006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006c40:	4770      	bx	lr
	...

70006c44 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
70006c44:	b480      	push	{r7}
70006c46:	b085      	sub	sp, #20
70006c48:	af00      	add	r7, sp, #0
70006c4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006c4c:	687b      	ldr	r3, [r7, #4]
70006c4e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
70006c50:	68fb      	ldr	r3, [r7, #12]
70006c52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006c56:	681a      	ldr	r2, [r3, #0]
70006c58:	68fb      	ldr	r3, [r7, #12]
70006c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006c5e:	4619      	mov	r1, r3
70006c60:	4b09      	ldr	r3, [pc, #36]	@ (70006c88 <USB_ActivateSetup+0x44>)
70006c62:	4013      	ands	r3, r2
70006c64:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
70006c66:	68fb      	ldr	r3, [r7, #12]
70006c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006c6c:	685b      	ldr	r3, [r3, #4]
70006c6e:	68fa      	ldr	r2, [r7, #12]
70006c70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70006c78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006c7a:	2300      	movs	r3, #0
}
70006c7c:	4618      	mov	r0, r3
70006c7e:	3714      	adds	r7, #20
70006c80:	46bd      	mov	sp, r7
70006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
70006c86:	4770      	bx	lr
70006c88:	fffff800 	.word	0xfffff800

70006c8c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
70006c8c:	b480      	push	{r7}
70006c8e:	b087      	sub	sp, #28
70006c90:	af00      	add	r7, sp, #0
70006c92:	60f8      	str	r0, [r7, #12]
70006c94:	460b      	mov	r3, r1
70006c96:	607a      	str	r2, [r7, #4]
70006c98:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006c9a:	68fb      	ldr	r3, [r7, #12]
70006c9c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70006c9e:	68fb      	ldr	r3, [r7, #12]
70006ca0:	333c      	adds	r3, #60	@ 0x3c
70006ca2:	3304      	adds	r3, #4
70006ca4:	681b      	ldr	r3, [r3, #0]
70006ca6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
70006ca8:	693b      	ldr	r3, [r7, #16]
70006caa:	4a26      	ldr	r2, [pc, #152]	@ (70006d44 <USB_EP0_OutStart+0xb8>)
70006cac:	4293      	cmp	r3, r2
70006cae:	d90a      	bls.n	70006cc6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70006cb0:	697b      	ldr	r3, [r7, #20]
70006cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006cb6:	681b      	ldr	r3, [r3, #0]
70006cb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70006cbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006cc0:	d101      	bne.n	70006cc6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
70006cc2:	2300      	movs	r3, #0
70006cc4:	e037      	b.n	70006d36 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
70006cc6:	697b      	ldr	r3, [r7, #20]
70006cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006ccc:	461a      	mov	r2, r3
70006cce:	2300      	movs	r3, #0
70006cd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70006cd2:	697b      	ldr	r3, [r7, #20]
70006cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006cd8:	691b      	ldr	r3, [r3, #16]
70006cda:	697a      	ldr	r2, [r7, #20]
70006cdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006ce0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70006ce4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
70006ce6:	697b      	ldr	r3, [r7, #20]
70006ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006cec:	691b      	ldr	r3, [r3, #16]
70006cee:	697a      	ldr	r2, [r7, #20]
70006cf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006cf4:	f043 0318 	orr.w	r3, r3, #24
70006cf8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
70006cfa:	697b      	ldr	r3, [r7, #20]
70006cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006d00:	691b      	ldr	r3, [r3, #16]
70006d02:	697a      	ldr	r2, [r7, #20]
70006d04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006d08:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
70006d0c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
70006d0e:	7afb      	ldrb	r3, [r7, #11]
70006d10:	2b01      	cmp	r3, #1
70006d12:	d10f      	bne.n	70006d34 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
70006d14:	697b      	ldr	r3, [r7, #20]
70006d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006d1a:	461a      	mov	r2, r3
70006d1c:	687b      	ldr	r3, [r7, #4]
70006d1e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
70006d20:	697b      	ldr	r3, [r7, #20]
70006d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006d26:	681b      	ldr	r3, [r3, #0]
70006d28:	697a      	ldr	r2, [r7, #20]
70006d2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006d2e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
70006d32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
70006d34:	2300      	movs	r3, #0
}
70006d36:	4618      	mov	r0, r3
70006d38:	371c      	adds	r7, #28
70006d3a:	46bd      	mov	sp, r7
70006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006d40:	4770      	bx	lr
70006d42:	bf00      	nop
70006d44:	4f54300a 	.word	0x4f54300a

70006d48 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
70006d48:	b480      	push	{r7}
70006d4a:	b085      	sub	sp, #20
70006d4c:	af00      	add	r7, sp, #0
70006d4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70006d50:	2300      	movs	r3, #0
70006d52:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
70006d54:	68fb      	ldr	r3, [r7, #12]
70006d56:	3301      	adds	r3, #1
70006d58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70006d5a:	68fb      	ldr	r3, [r7, #12]
70006d5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70006d60:	d901      	bls.n	70006d66 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
70006d62:	2303      	movs	r3, #3
70006d64:	e01b      	b.n	70006d9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
70006d66:	687b      	ldr	r3, [r7, #4]
70006d68:	691b      	ldr	r3, [r3, #16]
70006d6a:	2b00      	cmp	r3, #0
70006d6c:	daf2      	bge.n	70006d54 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
70006d6e:	2300      	movs	r3, #0
70006d70:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
70006d72:	687b      	ldr	r3, [r7, #4]
70006d74:	691b      	ldr	r3, [r3, #16]
70006d76:	f043 0201 	orr.w	r2, r3, #1
70006d7a:	687b      	ldr	r3, [r7, #4]
70006d7c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70006d7e:	68fb      	ldr	r3, [r7, #12]
70006d80:	3301      	adds	r3, #1
70006d82:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70006d84:	68fb      	ldr	r3, [r7, #12]
70006d86:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70006d8a:	d901      	bls.n	70006d90 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
70006d8c:	2303      	movs	r3, #3
70006d8e:	e006      	b.n	70006d9e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
70006d90:	687b      	ldr	r3, [r7, #4]
70006d92:	691b      	ldr	r3, [r3, #16]
70006d94:	f003 0301 	and.w	r3, r3, #1
70006d98:	2b01      	cmp	r3, #1
70006d9a:	d0f0      	beq.n	70006d7e <USB_CoreReset+0x36>

  return HAL_OK;
70006d9c:	2300      	movs	r3, #0
}
70006d9e:	4618      	mov	r0, r3
70006da0:	3714      	adds	r7, #20
70006da2:	46bd      	mov	sp, r7
70006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
70006da8:	4770      	bx	lr

70006daa <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
70006daa:	b580      	push	{r7, lr}
70006dac:	b086      	sub	sp, #24
70006dae:	af00      	add	r7, sp, #0
70006db0:	60f8      	str	r0, [r7, #12]
70006db2:	60b9      	str	r1, [r7, #8]
70006db4:	4613      	mov	r3, r2
70006db6:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
70006db8:	68fb      	ldr	r3, [r7, #12]
70006dba:	2b00      	cmp	r3, #0
70006dbc:	d101      	bne.n	70006dc2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
70006dbe:	2303      	movs	r3, #3
70006dc0:	e01f      	b.n	70006e02 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
70006dc2:	68fb      	ldr	r3, [r7, #12]
70006dc4:	2200      	movs	r2, #0
70006dc6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
70006dca:	68fb      	ldr	r3, [r7, #12]
70006dcc:	2200      	movs	r2, #0
70006dce:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
70006dd2:	68fb      	ldr	r3, [r7, #12]
70006dd4:	2200      	movs	r2, #0
70006dd6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
70006dda:	68bb      	ldr	r3, [r7, #8]
70006ddc:	2b00      	cmp	r3, #0
70006dde:	d003      	beq.n	70006de8 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
70006de0:	68fb      	ldr	r3, [r7, #12]
70006de2:	68ba      	ldr	r2, [r7, #8]
70006de4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006de8:	68fb      	ldr	r3, [r7, #12]
70006dea:	2201      	movs	r2, #1
70006dec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
70006df0:	68fb      	ldr	r3, [r7, #12]
70006df2:	79fa      	ldrb	r2, [r7, #7]
70006df4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
70006df6:	68f8      	ldr	r0, [r7, #12]
70006df8:	f001 fd1c 	bl	70008834 <USBD_LL_Init>
70006dfc:	4603      	mov	r3, r0
70006dfe:	75fb      	strb	r3, [r7, #23]

  return ret;
70006e00:	7dfb      	ldrb	r3, [r7, #23]
}
70006e02:	4618      	mov	r0, r3
70006e04:	3718      	adds	r7, #24
70006e06:	46bd      	mov	sp, r7
70006e08:	bd80      	pop	{r7, pc}

70006e0a <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
70006e0a:	b580      	push	{r7, lr}
70006e0c:	b084      	sub	sp, #16
70006e0e:	af00      	add	r7, sp, #0
70006e10:	6078      	str	r0, [r7, #4]
70006e12:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
70006e14:	2300      	movs	r3, #0
70006e16:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
70006e18:	683b      	ldr	r3, [r7, #0]
70006e1a:	2b00      	cmp	r3, #0
70006e1c:	d101      	bne.n	70006e22 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
70006e1e:	2303      	movs	r3, #3
70006e20:	e025      	b.n	70006e6e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
70006e22:	687b      	ldr	r3, [r7, #4]
70006e24:	683a      	ldr	r2, [r7, #0]
70006e26:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
70006e2a:	687b      	ldr	r3, [r7, #4]
70006e2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006e30:	687b      	ldr	r3, [r7, #4]
70006e32:	32ae      	adds	r2, #174	@ 0xae
70006e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e3a:	2b00      	cmp	r3, #0
70006e3c:	d00f      	beq.n	70006e5e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
70006e3e:	687b      	ldr	r3, [r7, #4]
70006e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006e44:	687b      	ldr	r3, [r7, #4]
70006e46:	32ae      	adds	r2, #174	@ 0xae
70006e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e4e:	f107 020e 	add.w	r2, r7, #14
70006e52:	4610      	mov	r0, r2
70006e54:	4798      	blx	r3
70006e56:	4602      	mov	r2, r0
70006e58:	687b      	ldr	r3, [r7, #4]
70006e5a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
70006e5e:	687b      	ldr	r3, [r7, #4]
70006e60:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
70006e64:	1c5a      	adds	r2, r3, #1
70006e66:	687b      	ldr	r3, [r7, #4]
70006e68:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
70006e6c:	2300      	movs	r3, #0
}
70006e6e:	4618      	mov	r0, r3
70006e70:	3710      	adds	r7, #16
70006e72:	46bd      	mov	sp, r7
70006e74:	bd80      	pop	{r7, pc}

70006e76 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
70006e76:	b580      	push	{r7, lr}
70006e78:	b082      	sub	sp, #8
70006e7a:	af00      	add	r7, sp, #0
70006e7c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
70006e7e:	6878      	ldr	r0, [r7, #4]
70006e80:	f001 fd26 	bl	700088d0 <USBD_LL_Start>
70006e84:	4603      	mov	r3, r0
}
70006e86:	4618      	mov	r0, r3
70006e88:	3708      	adds	r7, #8
70006e8a:	46bd      	mov	sp, r7
70006e8c:	bd80      	pop	{r7, pc}

70006e8e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
70006e8e:	b480      	push	{r7}
70006e90:	b083      	sub	sp, #12
70006e92:	af00      	add	r7, sp, #0
70006e94:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006e96:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
70006e98:	4618      	mov	r0, r3
70006e9a:	370c      	adds	r7, #12
70006e9c:	46bd      	mov	sp, r7
70006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006ea2:	4770      	bx	lr

70006ea4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006ea4:	b580      	push	{r7, lr}
70006ea6:	b084      	sub	sp, #16
70006ea8:	af00      	add	r7, sp, #0
70006eaa:	6078      	str	r0, [r7, #4]
70006eac:	460b      	mov	r3, r1
70006eae:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006eb0:	2300      	movs	r3, #0
70006eb2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006eb4:	687b      	ldr	r3, [r7, #4]
70006eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006eba:	2b00      	cmp	r3, #0
70006ebc:	d009      	beq.n	70006ed2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
70006ebe:	687b      	ldr	r3, [r7, #4]
70006ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ec4:	681b      	ldr	r3, [r3, #0]
70006ec6:	78fa      	ldrb	r2, [r7, #3]
70006ec8:	4611      	mov	r1, r2
70006eca:	6878      	ldr	r0, [r7, #4]
70006ecc:	4798      	blx	r3
70006ece:	4603      	mov	r3, r0
70006ed0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006ed2:	7bfb      	ldrb	r3, [r7, #15]
}
70006ed4:	4618      	mov	r0, r3
70006ed6:	3710      	adds	r7, #16
70006ed8:	46bd      	mov	sp, r7
70006eda:	bd80      	pop	{r7, pc}

70006edc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006edc:	b580      	push	{r7, lr}
70006ede:	b084      	sub	sp, #16
70006ee0:	af00      	add	r7, sp, #0
70006ee2:	6078      	str	r0, [r7, #4]
70006ee4:	460b      	mov	r3, r1
70006ee6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
70006ee8:	2300      	movs	r3, #0
70006eea:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
70006eec:	687b      	ldr	r3, [r7, #4]
70006eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ef2:	685b      	ldr	r3, [r3, #4]
70006ef4:	78fa      	ldrb	r2, [r7, #3]
70006ef6:	4611      	mov	r1, r2
70006ef8:	6878      	ldr	r0, [r7, #4]
70006efa:	4798      	blx	r3
70006efc:	4603      	mov	r3, r0
70006efe:	2b00      	cmp	r3, #0
70006f00:	d001      	beq.n	70006f06 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
70006f02:	2303      	movs	r3, #3
70006f04:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006f06:	7bfb      	ldrb	r3, [r7, #15]
}
70006f08:	4618      	mov	r0, r3
70006f0a:	3710      	adds	r7, #16
70006f0c:	46bd      	mov	sp, r7
70006f0e:	bd80      	pop	{r7, pc}

70006f10 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
70006f10:	b580      	push	{r7, lr}
70006f12:	b084      	sub	sp, #16
70006f14:	af00      	add	r7, sp, #0
70006f16:	6078      	str	r0, [r7, #4]
70006f18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
70006f1a:	687b      	ldr	r3, [r7, #4]
70006f1c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006f20:	6839      	ldr	r1, [r7, #0]
70006f22:	4618      	mov	r0, r3
70006f24:	f001 f8e3 	bl	700080ee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
70006f28:	687b      	ldr	r3, [r7, #4]
70006f2a:	2201      	movs	r2, #1
70006f2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
70006f30:	687b      	ldr	r3, [r7, #4]
70006f32:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
70006f36:	461a      	mov	r2, r3
70006f38:	687b      	ldr	r3, [r7, #4]
70006f3a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
70006f3e:	687b      	ldr	r3, [r7, #4]
70006f40:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006f44:	f003 031f 	and.w	r3, r3, #31
70006f48:	2b02      	cmp	r3, #2
70006f4a:	d01a      	beq.n	70006f82 <USBD_LL_SetupStage+0x72>
70006f4c:	2b02      	cmp	r3, #2
70006f4e:	d822      	bhi.n	70006f96 <USBD_LL_SetupStage+0x86>
70006f50:	2b00      	cmp	r3, #0
70006f52:	d002      	beq.n	70006f5a <USBD_LL_SetupStage+0x4a>
70006f54:	2b01      	cmp	r3, #1
70006f56:	d00a      	beq.n	70006f6e <USBD_LL_SetupStage+0x5e>
70006f58:	e01d      	b.n	70006f96 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
70006f5a:	687b      	ldr	r3, [r7, #4]
70006f5c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006f60:	4619      	mov	r1, r3
70006f62:	6878      	ldr	r0, [r7, #4]
70006f64:	f000 fb10 	bl	70007588 <USBD_StdDevReq>
70006f68:	4603      	mov	r3, r0
70006f6a:	73fb      	strb	r3, [r7, #15]
      break;
70006f6c:	e020      	b.n	70006fb0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
70006f6e:	687b      	ldr	r3, [r7, #4]
70006f70:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006f74:	4619      	mov	r1, r3
70006f76:	6878      	ldr	r0, [r7, #4]
70006f78:	f000 fb78 	bl	7000766c <USBD_StdItfReq>
70006f7c:	4603      	mov	r3, r0
70006f7e:	73fb      	strb	r3, [r7, #15]
      break;
70006f80:	e016      	b.n	70006fb0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
70006f82:	687b      	ldr	r3, [r7, #4]
70006f84:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006f88:	4619      	mov	r1, r3
70006f8a:	6878      	ldr	r0, [r7, #4]
70006f8c:	f000 fbda 	bl	70007744 <USBD_StdEPReq>
70006f90:	4603      	mov	r3, r0
70006f92:	73fb      	strb	r3, [r7, #15]
      break;
70006f94:	e00c      	b.n	70006fb0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
70006f96:	687b      	ldr	r3, [r7, #4]
70006f98:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006f9c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
70006fa0:	b2db      	uxtb	r3, r3
70006fa2:	4619      	mov	r1, r3
70006fa4:	6878      	ldr	r0, [r7, #4]
70006fa6:	f001 fcf3 	bl	70008990 <USBD_LL_StallEP>
70006faa:	4603      	mov	r3, r0
70006fac:	73fb      	strb	r3, [r7, #15]
      break;
70006fae:	bf00      	nop
  }

  return ret;
70006fb0:	7bfb      	ldrb	r3, [r7, #15]
}
70006fb2:	4618      	mov	r0, r3
70006fb4:	3710      	adds	r7, #16
70006fb6:	46bd      	mov	sp, r7
70006fb8:	bd80      	pop	{r7, pc}

70006fba <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
70006fba:	b580      	push	{r7, lr}
70006fbc:	b086      	sub	sp, #24
70006fbe:	af00      	add	r7, sp, #0
70006fc0:	60f8      	str	r0, [r7, #12]
70006fc2:	460b      	mov	r3, r1
70006fc4:	607a      	str	r2, [r7, #4]
70006fc6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
70006fc8:	2300      	movs	r3, #0
70006fca:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
70006fcc:	7afb      	ldrb	r3, [r7, #11]
70006fce:	2b00      	cmp	r3, #0
70006fd0:	d16e      	bne.n	700070b0 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
70006fd2:	68fb      	ldr	r3, [r7, #12]
70006fd4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
70006fd8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
70006fda:	68fb      	ldr	r3, [r7, #12]
70006fdc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70006fe0:	2b03      	cmp	r3, #3
70006fe2:	f040 8098 	bne.w	70007116 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
70006fe6:	693b      	ldr	r3, [r7, #16]
70006fe8:	689a      	ldr	r2, [r3, #8]
70006fea:	693b      	ldr	r3, [r7, #16]
70006fec:	68db      	ldr	r3, [r3, #12]
70006fee:	429a      	cmp	r2, r3
70006ff0:	d913      	bls.n	7000701a <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
70006ff2:	693b      	ldr	r3, [r7, #16]
70006ff4:	689a      	ldr	r2, [r3, #8]
70006ff6:	693b      	ldr	r3, [r7, #16]
70006ff8:	68db      	ldr	r3, [r3, #12]
70006ffa:	1ad2      	subs	r2, r2, r3
70006ffc:	693b      	ldr	r3, [r7, #16]
70006ffe:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
70007000:	693b      	ldr	r3, [r7, #16]
70007002:	68da      	ldr	r2, [r3, #12]
70007004:	693b      	ldr	r3, [r7, #16]
70007006:	689b      	ldr	r3, [r3, #8]
70007008:	4293      	cmp	r3, r2
7000700a:	bf28      	it	cs
7000700c:	4613      	movcs	r3, r2
7000700e:	461a      	mov	r2, r3
70007010:	6879      	ldr	r1, [r7, #4]
70007012:	68f8      	ldr	r0, [r7, #12]
70007014:	f001 f96b 	bl	700082ee <USBD_CtlContinueRx>
70007018:	e07d      	b.n	70007116 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
7000701a:	68fb      	ldr	r3, [r7, #12]
7000701c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70007020:	f003 031f 	and.w	r3, r3, #31
70007024:	2b02      	cmp	r3, #2
70007026:	d014      	beq.n	70007052 <USBD_LL_DataOutStage+0x98>
70007028:	2b02      	cmp	r3, #2
7000702a:	d81d      	bhi.n	70007068 <USBD_LL_DataOutStage+0xae>
7000702c:	2b00      	cmp	r3, #0
7000702e:	d002      	beq.n	70007036 <USBD_LL_DataOutStage+0x7c>
70007030:	2b01      	cmp	r3, #1
70007032:	d003      	beq.n	7000703c <USBD_LL_DataOutStage+0x82>
70007034:	e018      	b.n	70007068 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
70007036:	2300      	movs	r3, #0
70007038:	75bb      	strb	r3, [r7, #22]
            break;
7000703a:	e018      	b.n	7000706e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
7000703c:	68fb      	ldr	r3, [r7, #12]
7000703e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70007042:	b2db      	uxtb	r3, r3
70007044:	4619      	mov	r1, r3
70007046:	68f8      	ldr	r0, [r7, #12]
70007048:	f000 fa64 	bl	70007514 <USBD_CoreFindIF>
7000704c:	4603      	mov	r3, r0
7000704e:	75bb      	strb	r3, [r7, #22]
            break;
70007050:	e00d      	b.n	7000706e <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
70007052:	68fb      	ldr	r3, [r7, #12]
70007054:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70007058:	b2db      	uxtb	r3, r3
7000705a:	4619      	mov	r1, r3
7000705c:	68f8      	ldr	r0, [r7, #12]
7000705e:	f000 fa66 	bl	7000752e <USBD_CoreFindEP>
70007062:	4603      	mov	r3, r0
70007064:	75bb      	strb	r3, [r7, #22]
            break;
70007066:	e002      	b.n	7000706e <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
70007068:	2300      	movs	r3, #0
7000706a:	75bb      	strb	r3, [r7, #22]
            break;
7000706c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
7000706e:	7dbb      	ldrb	r3, [r7, #22]
70007070:	2b00      	cmp	r3, #0
70007072:	d119      	bne.n	700070a8 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007074:	68fb      	ldr	r3, [r7, #12]
70007076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000707a:	b2db      	uxtb	r3, r3
7000707c:	2b03      	cmp	r3, #3
7000707e:	d113      	bne.n	700070a8 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
70007080:	7dba      	ldrb	r2, [r7, #22]
70007082:	68fb      	ldr	r3, [r7, #12]
70007084:	32ae      	adds	r2, #174	@ 0xae
70007086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000708a:	691b      	ldr	r3, [r3, #16]
7000708c:	2b00      	cmp	r3, #0
7000708e:	d00b      	beq.n	700070a8 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
70007090:	7dba      	ldrb	r2, [r7, #22]
70007092:	68fb      	ldr	r3, [r7, #12]
70007094:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
70007098:	7dba      	ldrb	r2, [r7, #22]
7000709a:	68fb      	ldr	r3, [r7, #12]
7000709c:	32ae      	adds	r2, #174	@ 0xae
7000709e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700070a2:	691b      	ldr	r3, [r3, #16]
700070a4:	68f8      	ldr	r0, [r7, #12]
700070a6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
700070a8:	68f8      	ldr	r0, [r7, #12]
700070aa:	f001 f931 	bl	70008310 <USBD_CtlSendStatus>
700070ae:	e032      	b.n	70007116 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
700070b0:	7afb      	ldrb	r3, [r7, #11]
700070b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700070b6:	b2db      	uxtb	r3, r3
700070b8:	4619      	mov	r1, r3
700070ba:	68f8      	ldr	r0, [r7, #12]
700070bc:	f000 fa37 	bl	7000752e <USBD_CoreFindEP>
700070c0:	4603      	mov	r3, r0
700070c2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700070c4:	7dbb      	ldrb	r3, [r7, #22]
700070c6:	2bff      	cmp	r3, #255	@ 0xff
700070c8:	d025      	beq.n	70007116 <USBD_LL_DataOutStage+0x15c>
700070ca:	7dbb      	ldrb	r3, [r7, #22]
700070cc:	2b00      	cmp	r3, #0
700070ce:	d122      	bne.n	70007116 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
700070d0:	68fb      	ldr	r3, [r7, #12]
700070d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700070d6:	b2db      	uxtb	r3, r3
700070d8:	2b03      	cmp	r3, #3
700070da:	d117      	bne.n	7000710c <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
700070dc:	7dba      	ldrb	r2, [r7, #22]
700070de:	68fb      	ldr	r3, [r7, #12]
700070e0:	32ae      	adds	r2, #174	@ 0xae
700070e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700070e6:	699b      	ldr	r3, [r3, #24]
700070e8:	2b00      	cmp	r3, #0
700070ea:	d00f      	beq.n	7000710c <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
700070ec:	7dba      	ldrb	r2, [r7, #22]
700070ee:	68fb      	ldr	r3, [r7, #12]
700070f0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
700070f4:	7dba      	ldrb	r2, [r7, #22]
700070f6:	68fb      	ldr	r3, [r7, #12]
700070f8:	32ae      	adds	r2, #174	@ 0xae
700070fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700070fe:	699b      	ldr	r3, [r3, #24]
70007100:	7afa      	ldrb	r2, [r7, #11]
70007102:	4611      	mov	r1, r2
70007104:	68f8      	ldr	r0, [r7, #12]
70007106:	4798      	blx	r3
70007108:	4603      	mov	r3, r0
7000710a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
7000710c:	7dfb      	ldrb	r3, [r7, #23]
7000710e:	2b00      	cmp	r3, #0
70007110:	d001      	beq.n	70007116 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
70007112:	7dfb      	ldrb	r3, [r7, #23]
70007114:	e000      	b.n	70007118 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
70007116:	2300      	movs	r3, #0
}
70007118:	4618      	mov	r0, r3
7000711a:	3718      	adds	r7, #24
7000711c:	46bd      	mov	sp, r7
7000711e:	bd80      	pop	{r7, pc}

70007120 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
70007120:	b580      	push	{r7, lr}
70007122:	b086      	sub	sp, #24
70007124:	af00      	add	r7, sp, #0
70007126:	60f8      	str	r0, [r7, #12]
70007128:	460b      	mov	r3, r1
7000712a:	607a      	str	r2, [r7, #4]
7000712c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
7000712e:	7afb      	ldrb	r3, [r7, #11]
70007130:	2b00      	cmp	r3, #0
70007132:	d16f      	bne.n	70007214 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
70007134:	68fb      	ldr	r3, [r7, #12]
70007136:	3314      	adds	r3, #20
70007138:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
7000713a:	68fb      	ldr	r3, [r7, #12]
7000713c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
70007140:	2b02      	cmp	r3, #2
70007142:	d15a      	bne.n	700071fa <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
70007144:	693b      	ldr	r3, [r7, #16]
70007146:	689a      	ldr	r2, [r3, #8]
70007148:	693b      	ldr	r3, [r7, #16]
7000714a:	68db      	ldr	r3, [r3, #12]
7000714c:	429a      	cmp	r2, r3
7000714e:	d914      	bls.n	7000717a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
70007150:	693b      	ldr	r3, [r7, #16]
70007152:	689a      	ldr	r2, [r3, #8]
70007154:	693b      	ldr	r3, [r7, #16]
70007156:	68db      	ldr	r3, [r3, #12]
70007158:	1ad2      	subs	r2, r2, r3
7000715a:	693b      	ldr	r3, [r7, #16]
7000715c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
7000715e:	693b      	ldr	r3, [r7, #16]
70007160:	689b      	ldr	r3, [r3, #8]
70007162:	461a      	mov	r2, r3
70007164:	6879      	ldr	r1, [r7, #4]
70007166:	68f8      	ldr	r0, [r7, #12]
70007168:	f001 f893 	bl	70008292 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
7000716c:	2300      	movs	r3, #0
7000716e:	2200      	movs	r2, #0
70007170:	2100      	movs	r1, #0
70007172:	68f8      	ldr	r0, [r7, #12]
70007174:	f001 fcb6 	bl	70008ae4 <USBD_LL_PrepareReceive>
70007178:	e03f      	b.n	700071fa <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
7000717a:	693b      	ldr	r3, [r7, #16]
7000717c:	68da      	ldr	r2, [r3, #12]
7000717e:	693b      	ldr	r3, [r7, #16]
70007180:	689b      	ldr	r3, [r3, #8]
70007182:	429a      	cmp	r2, r3
70007184:	d11c      	bne.n	700071c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
70007186:	693b      	ldr	r3, [r7, #16]
70007188:	685a      	ldr	r2, [r3, #4]
7000718a:	693b      	ldr	r3, [r7, #16]
7000718c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
7000718e:	429a      	cmp	r2, r3
70007190:	d316      	bcc.n	700071c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
70007192:	693b      	ldr	r3, [r7, #16]
70007194:	685a      	ldr	r2, [r3, #4]
70007196:	68fb      	ldr	r3, [r7, #12]
70007198:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
7000719c:	429a      	cmp	r2, r3
7000719e:	d20f      	bcs.n	700071c0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
700071a0:	2200      	movs	r2, #0
700071a2:	2100      	movs	r1, #0
700071a4:	68f8      	ldr	r0, [r7, #12]
700071a6:	f001 f874 	bl	70008292 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
700071aa:	68fb      	ldr	r3, [r7, #12]
700071ac:	2200      	movs	r2, #0
700071ae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
700071b2:	2300      	movs	r3, #0
700071b4:	2200      	movs	r2, #0
700071b6:	2100      	movs	r1, #0
700071b8:	68f8      	ldr	r0, [r7, #12]
700071ba:	f001 fc93 	bl	70008ae4 <USBD_LL_PrepareReceive>
700071be:	e01c      	b.n	700071fa <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
700071c0:	68fb      	ldr	r3, [r7, #12]
700071c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700071c6:	b2db      	uxtb	r3, r3
700071c8:	2b03      	cmp	r3, #3
700071ca:	d10f      	bne.n	700071ec <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
700071cc:	68fb      	ldr	r3, [r7, #12]
700071ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700071d2:	68db      	ldr	r3, [r3, #12]
700071d4:	2b00      	cmp	r3, #0
700071d6:	d009      	beq.n	700071ec <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
700071d8:	68fb      	ldr	r3, [r7, #12]
700071da:	2200      	movs	r2, #0
700071dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
700071e0:	68fb      	ldr	r3, [r7, #12]
700071e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700071e6:	68db      	ldr	r3, [r3, #12]
700071e8:	68f8      	ldr	r0, [r7, #12]
700071ea:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
700071ec:	2180      	movs	r1, #128	@ 0x80
700071ee:	68f8      	ldr	r0, [r7, #12]
700071f0:	f001 fbce 	bl	70008990 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
700071f4:	68f8      	ldr	r0, [r7, #12]
700071f6:	f001 f89e 	bl	70008336 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
700071fa:	68fb      	ldr	r3, [r7, #12]
700071fc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
70007200:	2b00      	cmp	r3, #0
70007202:	d03a      	beq.n	7000727a <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
70007204:	68f8      	ldr	r0, [r7, #12]
70007206:	f7ff fe42 	bl	70006e8e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
7000720a:	68fb      	ldr	r3, [r7, #12]
7000720c:	2200      	movs	r2, #0
7000720e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
70007212:	e032      	b.n	7000727a <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
70007214:	7afb      	ldrb	r3, [r7, #11]
70007216:	f063 037f 	orn	r3, r3, #127	@ 0x7f
7000721a:	b2db      	uxtb	r3, r3
7000721c:	4619      	mov	r1, r3
7000721e:	68f8      	ldr	r0, [r7, #12]
70007220:	f000 f985 	bl	7000752e <USBD_CoreFindEP>
70007224:	4603      	mov	r3, r0
70007226:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007228:	7dfb      	ldrb	r3, [r7, #23]
7000722a:	2bff      	cmp	r3, #255	@ 0xff
7000722c:	d025      	beq.n	7000727a <USBD_LL_DataInStage+0x15a>
7000722e:	7dfb      	ldrb	r3, [r7, #23]
70007230:	2b00      	cmp	r3, #0
70007232:	d122      	bne.n	7000727a <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007234:	68fb      	ldr	r3, [r7, #12]
70007236:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000723a:	b2db      	uxtb	r3, r3
7000723c:	2b03      	cmp	r3, #3
7000723e:	d11c      	bne.n	7000727a <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
70007240:	7dfa      	ldrb	r2, [r7, #23]
70007242:	68fb      	ldr	r3, [r7, #12]
70007244:	32ae      	adds	r2, #174	@ 0xae
70007246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000724a:	695b      	ldr	r3, [r3, #20]
7000724c:	2b00      	cmp	r3, #0
7000724e:	d014      	beq.n	7000727a <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
70007250:	7dfa      	ldrb	r2, [r7, #23]
70007252:	68fb      	ldr	r3, [r7, #12]
70007254:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
70007258:	7dfa      	ldrb	r2, [r7, #23]
7000725a:	68fb      	ldr	r3, [r7, #12]
7000725c:	32ae      	adds	r2, #174	@ 0xae
7000725e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007262:	695b      	ldr	r3, [r3, #20]
70007264:	7afa      	ldrb	r2, [r7, #11]
70007266:	4611      	mov	r1, r2
70007268:	68f8      	ldr	r0, [r7, #12]
7000726a:	4798      	blx	r3
7000726c:	4603      	mov	r3, r0
7000726e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
70007270:	7dbb      	ldrb	r3, [r7, #22]
70007272:	2b00      	cmp	r3, #0
70007274:	d001      	beq.n	7000727a <USBD_LL_DataInStage+0x15a>
          {
            return ret;
70007276:	7dbb      	ldrb	r3, [r7, #22]
70007278:	e000      	b.n	7000727c <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
7000727a:	2300      	movs	r3, #0
}
7000727c:	4618      	mov	r0, r3
7000727e:	3718      	adds	r7, #24
70007280:	46bd      	mov	sp, r7
70007282:	bd80      	pop	{r7, pc}

70007284 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
70007284:	b580      	push	{r7, lr}
70007286:	b084      	sub	sp, #16
70007288:	af00      	add	r7, sp, #0
7000728a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
7000728c:	2300      	movs	r3, #0
7000728e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
70007290:	687b      	ldr	r3, [r7, #4]
70007292:	2201      	movs	r2, #1
70007294:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
70007298:	687b      	ldr	r3, [r7, #4]
7000729a:	2200      	movs	r2, #0
7000729c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
700072a0:	687b      	ldr	r3, [r7, #4]
700072a2:	2200      	movs	r2, #0
700072a4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
700072a6:	687b      	ldr	r3, [r7, #4]
700072a8:	2200      	movs	r2, #0
700072aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
700072ae:	687b      	ldr	r3, [r7, #4]
700072b0:	2200      	movs	r2, #0
700072b2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
700072b6:	687b      	ldr	r3, [r7, #4]
700072b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700072bc:	2b00      	cmp	r3, #0
700072be:	d014      	beq.n	700072ea <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
700072c0:	687b      	ldr	r3, [r7, #4]
700072c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700072c6:	685b      	ldr	r3, [r3, #4]
700072c8:	2b00      	cmp	r3, #0
700072ca:	d00e      	beq.n	700072ea <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
700072cc:	687b      	ldr	r3, [r7, #4]
700072ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700072d2:	685b      	ldr	r3, [r3, #4]
700072d4:	687a      	ldr	r2, [r7, #4]
700072d6:	6852      	ldr	r2, [r2, #4]
700072d8:	b2d2      	uxtb	r2, r2
700072da:	4611      	mov	r1, r2
700072dc:	6878      	ldr	r0, [r7, #4]
700072de:	4798      	blx	r3
700072e0:	4603      	mov	r3, r0
700072e2:	2b00      	cmp	r3, #0
700072e4:	d001      	beq.n	700072ea <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
700072e6:	2303      	movs	r3, #3
700072e8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
700072ea:	2340      	movs	r3, #64	@ 0x40
700072ec:	2200      	movs	r2, #0
700072ee:	2100      	movs	r1, #0
700072f0:	6878      	ldr	r0, [r7, #4]
700072f2:	f001 fb08 	bl	70008906 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
700072f6:	687b      	ldr	r3, [r7, #4]
700072f8:	2201      	movs	r2, #1
700072fa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
700072fe:	687b      	ldr	r3, [r7, #4]
70007300:	2240      	movs	r2, #64	@ 0x40
70007302:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
70007306:	2340      	movs	r3, #64	@ 0x40
70007308:	2200      	movs	r2, #0
7000730a:	2180      	movs	r1, #128	@ 0x80
7000730c:	6878      	ldr	r0, [r7, #4]
7000730e:	f001 fafa 	bl	70008906 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
70007312:	687b      	ldr	r3, [r7, #4]
70007314:	2201      	movs	r2, #1
70007316:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
70007318:	687b      	ldr	r3, [r7, #4]
7000731a:	2240      	movs	r2, #64	@ 0x40
7000731c:	621a      	str	r2, [r3, #32]

  return ret;
7000731e:	7bfb      	ldrb	r3, [r7, #15]
}
70007320:	4618      	mov	r0, r3
70007322:	3710      	adds	r7, #16
70007324:	46bd      	mov	sp, r7
70007326:	bd80      	pop	{r7, pc}

70007328 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
70007328:	b480      	push	{r7}
7000732a:	b083      	sub	sp, #12
7000732c:	af00      	add	r7, sp, #0
7000732e:	6078      	str	r0, [r7, #4]
70007330:	460b      	mov	r3, r1
70007332:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
70007334:	687b      	ldr	r3, [r7, #4]
70007336:	78fa      	ldrb	r2, [r7, #3]
70007338:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
7000733a:	2300      	movs	r3, #0
}
7000733c:	4618      	mov	r0, r3
7000733e:	370c      	adds	r7, #12
70007340:	46bd      	mov	sp, r7
70007342:	f85d 7b04 	ldr.w	r7, [sp], #4
70007346:	4770      	bx	lr

70007348 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
70007348:	b480      	push	{r7}
7000734a:	b083      	sub	sp, #12
7000734c:	af00      	add	r7, sp, #0
7000734e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
70007350:	687b      	ldr	r3, [r7, #4]
70007352:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007356:	b2db      	uxtb	r3, r3
70007358:	2b04      	cmp	r3, #4
7000735a:	d006      	beq.n	7000736a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
7000735c:	687b      	ldr	r3, [r7, #4]
7000735e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007362:	b2da      	uxtb	r2, r3
70007364:	687b      	ldr	r3, [r7, #4]
70007366:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
7000736a:	687b      	ldr	r3, [r7, #4]
7000736c:	2204      	movs	r2, #4
7000736e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
70007372:	2300      	movs	r3, #0
}
70007374:	4618      	mov	r0, r3
70007376:	370c      	adds	r7, #12
70007378:	46bd      	mov	sp, r7
7000737a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000737e:	4770      	bx	lr

70007380 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
70007380:	b480      	push	{r7}
70007382:	b083      	sub	sp, #12
70007384:	af00      	add	r7, sp, #0
70007386:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
70007388:	687b      	ldr	r3, [r7, #4]
7000738a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000738e:	b2db      	uxtb	r3, r3
70007390:	2b04      	cmp	r3, #4
70007392:	d106      	bne.n	700073a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
70007394:	687b      	ldr	r3, [r7, #4]
70007396:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
7000739a:	b2da      	uxtb	r2, r3
7000739c:	687b      	ldr	r3, [r7, #4]
7000739e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
700073a2:	2300      	movs	r3, #0
}
700073a4:	4618      	mov	r0, r3
700073a6:	370c      	adds	r7, #12
700073a8:	46bd      	mov	sp, r7
700073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
700073ae:	4770      	bx	lr

700073b0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
700073b0:	b580      	push	{r7, lr}
700073b2:	b082      	sub	sp, #8
700073b4:	af00      	add	r7, sp, #0
700073b6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
700073b8:	687b      	ldr	r3, [r7, #4]
700073ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700073be:	b2db      	uxtb	r3, r3
700073c0:	2b03      	cmp	r3, #3
700073c2:	d110      	bne.n	700073e6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
700073c4:	687b      	ldr	r3, [r7, #4]
700073c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700073ca:	2b00      	cmp	r3, #0
700073cc:	d00b      	beq.n	700073e6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
700073ce:	687b      	ldr	r3, [r7, #4]
700073d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700073d4:	69db      	ldr	r3, [r3, #28]
700073d6:	2b00      	cmp	r3, #0
700073d8:	d005      	beq.n	700073e6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
700073da:	687b      	ldr	r3, [r7, #4]
700073dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700073e0:	69db      	ldr	r3, [r3, #28]
700073e2:	6878      	ldr	r0, [r7, #4]
700073e4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
700073e6:	2300      	movs	r3, #0
}
700073e8:	4618      	mov	r0, r3
700073ea:	3708      	adds	r7, #8
700073ec:	46bd      	mov	sp, r7
700073ee:	bd80      	pop	{r7, pc}

700073f0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
700073f0:	b580      	push	{r7, lr}
700073f2:	b082      	sub	sp, #8
700073f4:	af00      	add	r7, sp, #0
700073f6:	6078      	str	r0, [r7, #4]
700073f8:	460b      	mov	r3, r1
700073fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
700073fc:	687b      	ldr	r3, [r7, #4]
700073fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007402:	687b      	ldr	r3, [r7, #4]
70007404:	32ae      	adds	r2, #174	@ 0xae
70007406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000740a:	2b00      	cmp	r3, #0
7000740c:	d101      	bne.n	70007412 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
7000740e:	2303      	movs	r3, #3
70007410:	e01c      	b.n	7000744c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007412:	687b      	ldr	r3, [r7, #4]
70007414:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007418:	b2db      	uxtb	r3, r3
7000741a:	2b03      	cmp	r3, #3
7000741c:	d115      	bne.n	7000744a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
7000741e:	687b      	ldr	r3, [r7, #4]
70007420:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007424:	687b      	ldr	r3, [r7, #4]
70007426:	32ae      	adds	r2, #174	@ 0xae
70007428:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000742c:	6a1b      	ldr	r3, [r3, #32]
7000742e:	2b00      	cmp	r3, #0
70007430:	d00b      	beq.n	7000744a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
70007432:	687b      	ldr	r3, [r7, #4]
70007434:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007438:	687b      	ldr	r3, [r7, #4]
7000743a:	32ae      	adds	r2, #174	@ 0xae
7000743c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007440:	6a1b      	ldr	r3, [r3, #32]
70007442:	78fa      	ldrb	r2, [r7, #3]
70007444:	4611      	mov	r1, r2
70007446:	6878      	ldr	r0, [r7, #4]
70007448:	4798      	blx	r3
    }
  }

  return USBD_OK;
7000744a:	2300      	movs	r3, #0
}
7000744c:	4618      	mov	r0, r3
7000744e:	3708      	adds	r7, #8
70007450:	46bd      	mov	sp, r7
70007452:	bd80      	pop	{r7, pc}

70007454 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
70007454:	b580      	push	{r7, lr}
70007456:	b082      	sub	sp, #8
70007458:	af00      	add	r7, sp, #0
7000745a:	6078      	str	r0, [r7, #4]
7000745c:	460b      	mov	r3, r1
7000745e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70007460:	687b      	ldr	r3, [r7, #4]
70007462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007466:	687b      	ldr	r3, [r7, #4]
70007468:	32ae      	adds	r2, #174	@ 0xae
7000746a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000746e:	2b00      	cmp	r3, #0
70007470:	d101      	bne.n	70007476 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
70007472:	2303      	movs	r3, #3
70007474:	e01c      	b.n	700074b0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007476:	687b      	ldr	r3, [r7, #4]
70007478:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000747c:	b2db      	uxtb	r3, r3
7000747e:	2b03      	cmp	r3, #3
70007480:	d115      	bne.n	700074ae <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
70007482:	687b      	ldr	r3, [r7, #4]
70007484:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70007488:	687b      	ldr	r3, [r7, #4]
7000748a:	32ae      	adds	r2, #174	@ 0xae
7000748c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70007490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70007492:	2b00      	cmp	r3, #0
70007494:	d00b      	beq.n	700074ae <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
70007496:	687b      	ldr	r3, [r7, #4]
70007498:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
7000749c:	687b      	ldr	r3, [r7, #4]
7000749e:	32ae      	adds	r2, #174	@ 0xae
700074a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700074a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700074a6:	78fa      	ldrb	r2, [r7, #3]
700074a8:	4611      	mov	r1, r2
700074aa:	6878      	ldr	r0, [r7, #4]
700074ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
700074ae:	2300      	movs	r3, #0
}
700074b0:	4618      	mov	r0, r3
700074b2:	3708      	adds	r7, #8
700074b4:	46bd      	mov	sp, r7
700074b6:	bd80      	pop	{r7, pc}

700074b8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
700074b8:	b480      	push	{r7}
700074ba:	b083      	sub	sp, #12
700074bc:	af00      	add	r7, sp, #0
700074be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
700074c0:	2300      	movs	r3, #0
}
700074c2:	4618      	mov	r0, r3
700074c4:	370c      	adds	r7, #12
700074c6:	46bd      	mov	sp, r7
700074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
700074cc:	4770      	bx	lr

700074ce <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
700074ce:	b580      	push	{r7, lr}
700074d0:	b084      	sub	sp, #16
700074d2:	af00      	add	r7, sp, #0
700074d4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
700074d6:	2300      	movs	r3, #0
700074d8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
700074da:	687b      	ldr	r3, [r7, #4]
700074dc:	2201      	movs	r2, #1
700074de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
700074e2:	687b      	ldr	r3, [r7, #4]
700074e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700074e8:	2b00      	cmp	r3, #0
700074ea:	d00e      	beq.n	7000750a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
700074ec:	687b      	ldr	r3, [r7, #4]
700074ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700074f2:	685b      	ldr	r3, [r3, #4]
700074f4:	687a      	ldr	r2, [r7, #4]
700074f6:	6852      	ldr	r2, [r2, #4]
700074f8:	b2d2      	uxtb	r2, r2
700074fa:	4611      	mov	r1, r2
700074fc:	6878      	ldr	r0, [r7, #4]
700074fe:	4798      	blx	r3
70007500:	4603      	mov	r3, r0
70007502:	2b00      	cmp	r3, #0
70007504:	d001      	beq.n	7000750a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
70007506:	2303      	movs	r3, #3
70007508:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
7000750a:	7bfb      	ldrb	r3, [r7, #15]
}
7000750c:	4618      	mov	r0, r3
7000750e:	3710      	adds	r7, #16
70007510:	46bd      	mov	sp, r7
70007512:	bd80      	pop	{r7, pc}

70007514 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
70007514:	b480      	push	{r7}
70007516:	b083      	sub	sp, #12
70007518:	af00      	add	r7, sp, #0
7000751a:	6078      	str	r0, [r7, #4]
7000751c:	460b      	mov	r3, r1
7000751e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70007520:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70007522:	4618      	mov	r0, r3
70007524:	370c      	adds	r7, #12
70007526:	46bd      	mov	sp, r7
70007528:	f85d 7b04 	ldr.w	r7, [sp], #4
7000752c:	4770      	bx	lr

7000752e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
7000752e:	b480      	push	{r7}
70007530:	b083      	sub	sp, #12
70007532:	af00      	add	r7, sp, #0
70007534:	6078      	str	r0, [r7, #4]
70007536:	460b      	mov	r3, r1
70007538:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
7000753a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
7000753c:	4618      	mov	r0, r3
7000753e:	370c      	adds	r7, #12
70007540:	46bd      	mov	sp, r7
70007542:	f85d 7b04 	ldr.w	r7, [sp], #4
70007546:	4770      	bx	lr

70007548 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
70007548:	b480      	push	{r7}
7000754a:	b087      	sub	sp, #28
7000754c:	af00      	add	r7, sp, #0
7000754e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
70007550:	687b      	ldr	r3, [r7, #4]
70007552:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
70007554:	697b      	ldr	r3, [r7, #20]
70007556:	781b      	ldrb	r3, [r3, #0]
70007558:	827b      	strh	r3, [r7, #18]
  _pbuff++;
7000755a:	697b      	ldr	r3, [r7, #20]
7000755c:	3301      	adds	r3, #1
7000755e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
70007560:	697b      	ldr	r3, [r7, #20]
70007562:	781b      	ldrb	r3, [r3, #0]
70007564:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
70007566:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
7000756a:	021b      	lsls	r3, r3, #8
7000756c:	b21a      	sxth	r2, r3
7000756e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
70007572:	4313      	orrs	r3, r2
70007574:	b21b      	sxth	r3, r3
70007576:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
70007578:	89fb      	ldrh	r3, [r7, #14]
}
7000757a:	4618      	mov	r0, r3
7000757c:	371c      	adds	r7, #28
7000757e:	46bd      	mov	sp, r7
70007580:	f85d 7b04 	ldr.w	r7, [sp], #4
70007584:	4770      	bx	lr
	...

70007588 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007588:	b580      	push	{r7, lr}
7000758a:	b084      	sub	sp, #16
7000758c:	af00      	add	r7, sp, #0
7000758e:	6078      	str	r0, [r7, #4]
70007590:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007592:	2300      	movs	r3, #0
70007594:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007596:	683b      	ldr	r3, [r7, #0]
70007598:	781b      	ldrb	r3, [r3, #0]
7000759a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
7000759e:	2b40      	cmp	r3, #64	@ 0x40
700075a0:	d005      	beq.n	700075ae <USBD_StdDevReq+0x26>
700075a2:	2b40      	cmp	r3, #64	@ 0x40
700075a4:	d857      	bhi.n	70007656 <USBD_StdDevReq+0xce>
700075a6:	2b00      	cmp	r3, #0
700075a8:	d00f      	beq.n	700075ca <USBD_StdDevReq+0x42>
700075aa:	2b20      	cmp	r3, #32
700075ac:	d153      	bne.n	70007656 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
700075ae:	687b      	ldr	r3, [r7, #4]
700075b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700075b4:	687b      	ldr	r3, [r7, #4]
700075b6:	32ae      	adds	r2, #174	@ 0xae
700075b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700075bc:	689b      	ldr	r3, [r3, #8]
700075be:	6839      	ldr	r1, [r7, #0]
700075c0:	6878      	ldr	r0, [r7, #4]
700075c2:	4798      	blx	r3
700075c4:	4603      	mov	r3, r0
700075c6:	73fb      	strb	r3, [r7, #15]
      break;
700075c8:	e04a      	b.n	70007660 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
700075ca:	683b      	ldr	r3, [r7, #0]
700075cc:	785b      	ldrb	r3, [r3, #1]
700075ce:	2b09      	cmp	r3, #9
700075d0:	d83b      	bhi.n	7000764a <USBD_StdDevReq+0xc2>
700075d2:	a201      	add	r2, pc, #4	@ (adr r2, 700075d8 <USBD_StdDevReq+0x50>)
700075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700075d8:	7000762d 	.word	0x7000762d
700075dc:	70007641 	.word	0x70007641
700075e0:	7000764b 	.word	0x7000764b
700075e4:	70007637 	.word	0x70007637
700075e8:	7000764b 	.word	0x7000764b
700075ec:	7000760b 	.word	0x7000760b
700075f0:	70007601 	.word	0x70007601
700075f4:	7000764b 	.word	0x7000764b
700075f8:	70007623 	.word	0x70007623
700075fc:	70007615 	.word	0x70007615
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
70007600:	6839      	ldr	r1, [r7, #0]
70007602:	6878      	ldr	r0, [r7, #4]
70007604:	f000 fa3c 	bl	70007a80 <USBD_GetDescriptor>
          break;
70007608:	e024      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
7000760a:	6839      	ldr	r1, [r7, #0]
7000760c:	6878      	ldr	r0, [r7, #4]
7000760e:	f000 fbcb 	bl	70007da8 <USBD_SetAddress>
          break;
70007612:	e01f      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
70007614:	6839      	ldr	r1, [r7, #0]
70007616:	6878      	ldr	r0, [r7, #4]
70007618:	f000 fc0a 	bl	70007e30 <USBD_SetConfig>
7000761c:	4603      	mov	r3, r0
7000761e:	73fb      	strb	r3, [r7, #15]
          break;
70007620:	e018      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
70007622:	6839      	ldr	r1, [r7, #0]
70007624:	6878      	ldr	r0, [r7, #4]
70007626:	f000 fcad 	bl	70007f84 <USBD_GetConfig>
          break;
7000762a:	e013      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
7000762c:	6839      	ldr	r1, [r7, #0]
7000762e:	6878      	ldr	r0, [r7, #4]
70007630:	f000 fcde 	bl	70007ff0 <USBD_GetStatus>
          break;
70007634:	e00e      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
70007636:	6839      	ldr	r1, [r7, #0]
70007638:	6878      	ldr	r0, [r7, #4]
7000763a:	f000 fd0d 	bl	70008058 <USBD_SetFeature>
          break;
7000763e:	e009      	b.n	70007654 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
70007640:	6839      	ldr	r1, [r7, #0]
70007642:	6878      	ldr	r0, [r7, #4]
70007644:	f000 fd31 	bl	700080aa <USBD_ClrFeature>
          break;
70007648:	e004      	b.n	70007654 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
7000764a:	6839      	ldr	r1, [r7, #0]
7000764c:	6878      	ldr	r0, [r7, #4]
7000764e:	f000 fd88 	bl	70008162 <USBD_CtlError>
          break;
70007652:	bf00      	nop
      }
      break;
70007654:	e004      	b.n	70007660 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
70007656:	6839      	ldr	r1, [r7, #0]
70007658:	6878      	ldr	r0, [r7, #4]
7000765a:	f000 fd82 	bl	70008162 <USBD_CtlError>
      break;
7000765e:	bf00      	nop
  }

  return ret;
70007660:	7bfb      	ldrb	r3, [r7, #15]
}
70007662:	4618      	mov	r0, r3
70007664:	3710      	adds	r7, #16
70007666:	46bd      	mov	sp, r7
70007668:	bd80      	pop	{r7, pc}
7000766a:	bf00      	nop

7000766c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000766c:	b580      	push	{r7, lr}
7000766e:	b084      	sub	sp, #16
70007670:	af00      	add	r7, sp, #0
70007672:	6078      	str	r0, [r7, #4]
70007674:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007676:	2300      	movs	r3, #0
70007678:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
7000767a:	683b      	ldr	r3, [r7, #0]
7000767c:	781b      	ldrb	r3, [r3, #0]
7000767e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70007682:	2b40      	cmp	r3, #64	@ 0x40
70007684:	d005      	beq.n	70007692 <USBD_StdItfReq+0x26>
70007686:	2b40      	cmp	r3, #64	@ 0x40
70007688:	d852      	bhi.n	70007730 <USBD_StdItfReq+0xc4>
7000768a:	2b00      	cmp	r3, #0
7000768c:	d001      	beq.n	70007692 <USBD_StdItfReq+0x26>
7000768e:	2b20      	cmp	r3, #32
70007690:	d14e      	bne.n	70007730 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
70007692:	687b      	ldr	r3, [r7, #4]
70007694:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007698:	b2db      	uxtb	r3, r3
7000769a:	3b01      	subs	r3, #1
7000769c:	2b02      	cmp	r3, #2
7000769e:	d840      	bhi.n	70007722 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
700076a0:	683b      	ldr	r3, [r7, #0]
700076a2:	889b      	ldrh	r3, [r3, #4]
700076a4:	b2db      	uxtb	r3, r3
700076a6:	2b01      	cmp	r3, #1
700076a8:	d836      	bhi.n	70007718 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
700076aa:	683b      	ldr	r3, [r7, #0]
700076ac:	889b      	ldrh	r3, [r3, #4]
700076ae:	b2db      	uxtb	r3, r3
700076b0:	4619      	mov	r1, r3
700076b2:	6878      	ldr	r0, [r7, #4]
700076b4:	f7ff ff2e 	bl	70007514 <USBD_CoreFindIF>
700076b8:	4603      	mov	r3, r0
700076ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700076bc:	7bbb      	ldrb	r3, [r7, #14]
700076be:	2bff      	cmp	r3, #255	@ 0xff
700076c0:	d01d      	beq.n	700076fe <USBD_StdItfReq+0x92>
700076c2:	7bbb      	ldrb	r3, [r7, #14]
700076c4:	2b00      	cmp	r3, #0
700076c6:	d11a      	bne.n	700076fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
700076c8:	7bba      	ldrb	r2, [r7, #14]
700076ca:	687b      	ldr	r3, [r7, #4]
700076cc:	32ae      	adds	r2, #174	@ 0xae
700076ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700076d2:	689b      	ldr	r3, [r3, #8]
700076d4:	2b00      	cmp	r3, #0
700076d6:	d00f      	beq.n	700076f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
700076d8:	7bba      	ldrb	r2, [r7, #14]
700076da:	687b      	ldr	r3, [r7, #4]
700076dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
700076e0:	7bba      	ldrb	r2, [r7, #14]
700076e2:	687b      	ldr	r3, [r7, #4]
700076e4:	32ae      	adds	r2, #174	@ 0xae
700076e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700076ea:	689b      	ldr	r3, [r3, #8]
700076ec:	6839      	ldr	r1, [r7, #0]
700076ee:	6878      	ldr	r0, [r7, #4]
700076f0:	4798      	blx	r3
700076f2:	4603      	mov	r3, r0
700076f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
700076f6:	e004      	b.n	70007702 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
700076f8:	2303      	movs	r3, #3
700076fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
700076fc:	e001      	b.n	70007702 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
700076fe:	2303      	movs	r3, #3
70007700:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
70007702:	683b      	ldr	r3, [r7, #0]
70007704:	88db      	ldrh	r3, [r3, #6]
70007706:	2b00      	cmp	r3, #0
70007708:	d110      	bne.n	7000772c <USBD_StdItfReq+0xc0>
7000770a:	7bfb      	ldrb	r3, [r7, #15]
7000770c:	2b00      	cmp	r3, #0
7000770e:	d10d      	bne.n	7000772c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
70007710:	6878      	ldr	r0, [r7, #4]
70007712:	f000 fdfd 	bl	70008310 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
70007716:	e009      	b.n	7000772c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
70007718:	6839      	ldr	r1, [r7, #0]
7000771a:	6878      	ldr	r0, [r7, #4]
7000771c:	f000 fd21 	bl	70008162 <USBD_CtlError>
          break;
70007720:	e004      	b.n	7000772c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
70007722:	6839      	ldr	r1, [r7, #0]
70007724:	6878      	ldr	r0, [r7, #4]
70007726:	f000 fd1c 	bl	70008162 <USBD_CtlError>
          break;
7000772a:	e000      	b.n	7000772e <USBD_StdItfReq+0xc2>
          break;
7000772c:	bf00      	nop
      }
      break;
7000772e:	e004      	b.n	7000773a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
70007730:	6839      	ldr	r1, [r7, #0]
70007732:	6878      	ldr	r0, [r7, #4]
70007734:	f000 fd15 	bl	70008162 <USBD_CtlError>
      break;
70007738:	bf00      	nop
  }

  return ret;
7000773a:	7bfb      	ldrb	r3, [r7, #15]
}
7000773c:	4618      	mov	r0, r3
7000773e:	3710      	adds	r7, #16
70007740:	46bd      	mov	sp, r7
70007742:	bd80      	pop	{r7, pc}

70007744 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007744:	b580      	push	{r7, lr}
70007746:	b084      	sub	sp, #16
70007748:	af00      	add	r7, sp, #0
7000774a:	6078      	str	r0, [r7, #4]
7000774c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
7000774e:	2300      	movs	r3, #0
70007750:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
70007752:	683b      	ldr	r3, [r7, #0]
70007754:	889b      	ldrh	r3, [r3, #4]
70007756:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70007758:	683b      	ldr	r3, [r7, #0]
7000775a:	781b      	ldrb	r3, [r3, #0]
7000775c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70007760:	2b40      	cmp	r3, #64	@ 0x40
70007762:	d007      	beq.n	70007774 <USBD_StdEPReq+0x30>
70007764:	2b40      	cmp	r3, #64	@ 0x40
70007766:	f200 817f 	bhi.w	70007a68 <USBD_StdEPReq+0x324>
7000776a:	2b00      	cmp	r3, #0
7000776c:	d02a      	beq.n	700077c4 <USBD_StdEPReq+0x80>
7000776e:	2b20      	cmp	r3, #32
70007770:	f040 817a 	bne.w	70007a68 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
70007774:	7bbb      	ldrb	r3, [r7, #14]
70007776:	4619      	mov	r1, r3
70007778:	6878      	ldr	r0, [r7, #4]
7000777a:	f7ff fed8 	bl	7000752e <USBD_CoreFindEP>
7000777e:	4603      	mov	r3, r0
70007780:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70007782:	7b7b      	ldrb	r3, [r7, #13]
70007784:	2bff      	cmp	r3, #255	@ 0xff
70007786:	f000 8174 	beq.w	70007a72 <USBD_StdEPReq+0x32e>
7000778a:	7b7b      	ldrb	r3, [r7, #13]
7000778c:	2b00      	cmp	r3, #0
7000778e:	f040 8170 	bne.w	70007a72 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
70007792:	7b7a      	ldrb	r2, [r7, #13]
70007794:	687b      	ldr	r3, [r7, #4]
70007796:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
7000779a:	7b7a      	ldrb	r2, [r7, #13]
7000779c:	687b      	ldr	r3, [r7, #4]
7000779e:	32ae      	adds	r2, #174	@ 0xae
700077a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700077a4:	689b      	ldr	r3, [r3, #8]
700077a6:	2b00      	cmp	r3, #0
700077a8:	f000 8163 	beq.w	70007a72 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
700077ac:	7b7a      	ldrb	r2, [r7, #13]
700077ae:	687b      	ldr	r3, [r7, #4]
700077b0:	32ae      	adds	r2, #174	@ 0xae
700077b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700077b6:	689b      	ldr	r3, [r3, #8]
700077b8:	6839      	ldr	r1, [r7, #0]
700077ba:	6878      	ldr	r0, [r7, #4]
700077bc:	4798      	blx	r3
700077be:	4603      	mov	r3, r0
700077c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
700077c2:	e156      	b.n	70007a72 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
700077c4:	683b      	ldr	r3, [r7, #0]
700077c6:	785b      	ldrb	r3, [r3, #1]
700077c8:	2b03      	cmp	r3, #3
700077ca:	d008      	beq.n	700077de <USBD_StdEPReq+0x9a>
700077cc:	2b03      	cmp	r3, #3
700077ce:	f300 8145 	bgt.w	70007a5c <USBD_StdEPReq+0x318>
700077d2:	2b00      	cmp	r3, #0
700077d4:	f000 809b 	beq.w	7000790e <USBD_StdEPReq+0x1ca>
700077d8:	2b01      	cmp	r3, #1
700077da:	d03c      	beq.n	70007856 <USBD_StdEPReq+0x112>
700077dc:	e13e      	b.n	70007a5c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
700077de:	687b      	ldr	r3, [r7, #4]
700077e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700077e4:	b2db      	uxtb	r3, r3
700077e6:	2b02      	cmp	r3, #2
700077e8:	d002      	beq.n	700077f0 <USBD_StdEPReq+0xac>
700077ea:	2b03      	cmp	r3, #3
700077ec:	d016      	beq.n	7000781c <USBD_StdEPReq+0xd8>
700077ee:	e02c      	b.n	7000784a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
700077f0:	7bbb      	ldrb	r3, [r7, #14]
700077f2:	2b00      	cmp	r3, #0
700077f4:	d00d      	beq.n	70007812 <USBD_StdEPReq+0xce>
700077f6:	7bbb      	ldrb	r3, [r7, #14]
700077f8:	2b80      	cmp	r3, #128	@ 0x80
700077fa:	d00a      	beq.n	70007812 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
700077fc:	7bbb      	ldrb	r3, [r7, #14]
700077fe:	4619      	mov	r1, r3
70007800:	6878      	ldr	r0, [r7, #4]
70007802:	f001 f8c5 	bl	70008990 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
70007806:	2180      	movs	r1, #128	@ 0x80
70007808:	6878      	ldr	r0, [r7, #4]
7000780a:	f001 f8c1 	bl	70008990 <USBD_LL_StallEP>
7000780e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70007810:	e020      	b.n	70007854 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
70007812:	6839      	ldr	r1, [r7, #0]
70007814:	6878      	ldr	r0, [r7, #4]
70007816:	f000 fca4 	bl	70008162 <USBD_CtlError>
              break;
7000781a:	e01b      	b.n	70007854 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
7000781c:	683b      	ldr	r3, [r7, #0]
7000781e:	885b      	ldrh	r3, [r3, #2]
70007820:	2b00      	cmp	r3, #0
70007822:	d10e      	bne.n	70007842 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
70007824:	7bbb      	ldrb	r3, [r7, #14]
70007826:	2b00      	cmp	r3, #0
70007828:	d00b      	beq.n	70007842 <USBD_StdEPReq+0xfe>
7000782a:	7bbb      	ldrb	r3, [r7, #14]
7000782c:	2b80      	cmp	r3, #128	@ 0x80
7000782e:	d008      	beq.n	70007842 <USBD_StdEPReq+0xfe>
70007830:	683b      	ldr	r3, [r7, #0]
70007832:	88db      	ldrh	r3, [r3, #6]
70007834:	2b00      	cmp	r3, #0
70007836:	d104      	bne.n	70007842 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
70007838:	7bbb      	ldrb	r3, [r7, #14]
7000783a:	4619      	mov	r1, r3
7000783c:	6878      	ldr	r0, [r7, #4]
7000783e:	f001 f8a7 	bl	70008990 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
70007842:	6878      	ldr	r0, [r7, #4]
70007844:	f000 fd64 	bl	70008310 <USBD_CtlSendStatus>

              break;
70007848:	e004      	b.n	70007854 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
7000784a:	6839      	ldr	r1, [r7, #0]
7000784c:	6878      	ldr	r0, [r7, #4]
7000784e:	f000 fc88 	bl	70008162 <USBD_CtlError>
              break;
70007852:	bf00      	nop
          }
          break;
70007854:	e107      	b.n	70007a66 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
70007856:	687b      	ldr	r3, [r7, #4]
70007858:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000785c:	b2db      	uxtb	r3, r3
7000785e:	2b02      	cmp	r3, #2
70007860:	d002      	beq.n	70007868 <USBD_StdEPReq+0x124>
70007862:	2b03      	cmp	r3, #3
70007864:	d016      	beq.n	70007894 <USBD_StdEPReq+0x150>
70007866:	e04b      	b.n	70007900 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007868:	7bbb      	ldrb	r3, [r7, #14]
7000786a:	2b00      	cmp	r3, #0
7000786c:	d00d      	beq.n	7000788a <USBD_StdEPReq+0x146>
7000786e:	7bbb      	ldrb	r3, [r7, #14]
70007870:	2b80      	cmp	r3, #128	@ 0x80
70007872:	d00a      	beq.n	7000788a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70007874:	7bbb      	ldrb	r3, [r7, #14]
70007876:	4619      	mov	r1, r3
70007878:	6878      	ldr	r0, [r7, #4]
7000787a:	f001 f889 	bl	70008990 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
7000787e:	2180      	movs	r1, #128	@ 0x80
70007880:	6878      	ldr	r0, [r7, #4]
70007882:	f001 f885 	bl	70008990 <USBD_LL_StallEP>
70007886:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70007888:	e040      	b.n	7000790c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
7000788a:	6839      	ldr	r1, [r7, #0]
7000788c:	6878      	ldr	r0, [r7, #4]
7000788e:	f000 fc68 	bl	70008162 <USBD_CtlError>
              break;
70007892:	e03b      	b.n	7000790c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70007894:	683b      	ldr	r3, [r7, #0]
70007896:	885b      	ldrh	r3, [r3, #2]
70007898:	2b00      	cmp	r3, #0
7000789a:	d136      	bne.n	7000790a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
7000789c:	7bbb      	ldrb	r3, [r7, #14]
7000789e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700078a2:	2b00      	cmp	r3, #0
700078a4:	d004      	beq.n	700078b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
700078a6:	7bbb      	ldrb	r3, [r7, #14]
700078a8:	4619      	mov	r1, r3
700078aa:	6878      	ldr	r0, [r7, #4]
700078ac:	f001 f88f 	bl	700089ce <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
700078b0:	6878      	ldr	r0, [r7, #4]
700078b2:	f000 fd2d 	bl	70008310 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
700078b6:	7bbb      	ldrb	r3, [r7, #14]
700078b8:	4619      	mov	r1, r3
700078ba:	6878      	ldr	r0, [r7, #4]
700078bc:	f7ff fe37 	bl	7000752e <USBD_CoreFindEP>
700078c0:	4603      	mov	r3, r0
700078c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700078c4:	7b7b      	ldrb	r3, [r7, #13]
700078c6:	2bff      	cmp	r3, #255	@ 0xff
700078c8:	d01f      	beq.n	7000790a <USBD_StdEPReq+0x1c6>
700078ca:	7b7b      	ldrb	r3, [r7, #13]
700078cc:	2b00      	cmp	r3, #0
700078ce:	d11c      	bne.n	7000790a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
700078d0:	7b7a      	ldrb	r2, [r7, #13]
700078d2:	687b      	ldr	r3, [r7, #4]
700078d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
700078d8:	7b7a      	ldrb	r2, [r7, #13]
700078da:	687b      	ldr	r3, [r7, #4]
700078dc:	32ae      	adds	r2, #174	@ 0xae
700078de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700078e2:	689b      	ldr	r3, [r3, #8]
700078e4:	2b00      	cmp	r3, #0
700078e6:	d010      	beq.n	7000790a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
700078e8:	7b7a      	ldrb	r2, [r7, #13]
700078ea:	687b      	ldr	r3, [r7, #4]
700078ec:	32ae      	adds	r2, #174	@ 0xae
700078ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700078f2:	689b      	ldr	r3, [r3, #8]
700078f4:	6839      	ldr	r1, [r7, #0]
700078f6:	6878      	ldr	r0, [r7, #4]
700078f8:	4798      	blx	r3
700078fa:	4603      	mov	r3, r0
700078fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
700078fe:	e004      	b.n	7000790a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
70007900:	6839      	ldr	r1, [r7, #0]
70007902:	6878      	ldr	r0, [r7, #4]
70007904:	f000 fc2d 	bl	70008162 <USBD_CtlError>
              break;
70007908:	e000      	b.n	7000790c <USBD_StdEPReq+0x1c8>
              break;
7000790a:	bf00      	nop
          }
          break;
7000790c:	e0ab      	b.n	70007a66 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
7000790e:	687b      	ldr	r3, [r7, #4]
70007910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007914:	b2db      	uxtb	r3, r3
70007916:	2b02      	cmp	r3, #2
70007918:	d002      	beq.n	70007920 <USBD_StdEPReq+0x1dc>
7000791a:	2b03      	cmp	r3, #3
7000791c:	d032      	beq.n	70007984 <USBD_StdEPReq+0x240>
7000791e:	e097      	b.n	70007a50 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70007920:	7bbb      	ldrb	r3, [r7, #14]
70007922:	2b00      	cmp	r3, #0
70007924:	d007      	beq.n	70007936 <USBD_StdEPReq+0x1f2>
70007926:	7bbb      	ldrb	r3, [r7, #14]
70007928:	2b80      	cmp	r3, #128	@ 0x80
7000792a:	d004      	beq.n	70007936 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
7000792c:	6839      	ldr	r1, [r7, #0]
7000792e:	6878      	ldr	r0, [r7, #4]
70007930:	f000 fc17 	bl	70008162 <USBD_CtlError>
                break;
70007934:	e091      	b.n	70007a5a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70007936:	f997 300e 	ldrsb.w	r3, [r7, #14]
7000793a:	2b00      	cmp	r3, #0
7000793c:	da0b      	bge.n	70007956 <USBD_StdEPReq+0x212>
7000793e:	7bbb      	ldrb	r3, [r7, #14]
70007940:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70007944:	4613      	mov	r3, r2
70007946:	009b      	lsls	r3, r3, #2
70007948:	4413      	add	r3, r2
7000794a:	009b      	lsls	r3, r3, #2
7000794c:	3310      	adds	r3, #16
7000794e:	687a      	ldr	r2, [r7, #4]
70007950:	4413      	add	r3, r2
70007952:	3304      	adds	r3, #4
70007954:	e00b      	b.n	7000796e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
70007956:	7bbb      	ldrb	r3, [r7, #14]
70007958:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
7000795c:	4613      	mov	r3, r2
7000795e:	009b      	lsls	r3, r3, #2
70007960:	4413      	add	r3, r2
70007962:	009b      	lsls	r3, r3, #2
70007964:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007968:	687a      	ldr	r2, [r7, #4]
7000796a:	4413      	add	r3, r2
7000796c:	3304      	adds	r3, #4
7000796e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
70007970:	68bb      	ldr	r3, [r7, #8]
70007972:	2200      	movs	r2, #0
70007974:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70007976:	68bb      	ldr	r3, [r7, #8]
70007978:	2202      	movs	r2, #2
7000797a:	4619      	mov	r1, r3
7000797c:	6878      	ldr	r0, [r7, #4]
7000797e:	f000 fc6d 	bl	7000825c <USBD_CtlSendData>
              break;
70007982:	e06a      	b.n	70007a5a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
70007984:	f997 300e 	ldrsb.w	r3, [r7, #14]
70007988:	2b00      	cmp	r3, #0
7000798a:	da11      	bge.n	700079b0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
7000798c:	7bbb      	ldrb	r3, [r7, #14]
7000798e:	f003 020f 	and.w	r2, r3, #15
70007992:	6879      	ldr	r1, [r7, #4]
70007994:	4613      	mov	r3, r2
70007996:	009b      	lsls	r3, r3, #2
70007998:	4413      	add	r3, r2
7000799a:	009b      	lsls	r3, r3, #2
7000799c:	440b      	add	r3, r1
7000799e:	3324      	adds	r3, #36	@ 0x24
700079a0:	881b      	ldrh	r3, [r3, #0]
700079a2:	2b00      	cmp	r3, #0
700079a4:	d117      	bne.n	700079d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
700079a6:	6839      	ldr	r1, [r7, #0]
700079a8:	6878      	ldr	r0, [r7, #4]
700079aa:	f000 fbda 	bl	70008162 <USBD_CtlError>
                  break;
700079ae:	e054      	b.n	70007a5a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
700079b0:	7bbb      	ldrb	r3, [r7, #14]
700079b2:	f003 020f 	and.w	r2, r3, #15
700079b6:	6879      	ldr	r1, [r7, #4]
700079b8:	4613      	mov	r3, r2
700079ba:	009b      	lsls	r3, r3, #2
700079bc:	4413      	add	r3, r2
700079be:	009b      	lsls	r3, r3, #2
700079c0:	440b      	add	r3, r1
700079c2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
700079c6:	881b      	ldrh	r3, [r3, #0]
700079c8:	2b00      	cmp	r3, #0
700079ca:	d104      	bne.n	700079d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
700079cc:	6839      	ldr	r1, [r7, #0]
700079ce:	6878      	ldr	r0, [r7, #4]
700079d0:	f000 fbc7 	bl	70008162 <USBD_CtlError>
                  break;
700079d4:	e041      	b.n	70007a5a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700079d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
700079da:	2b00      	cmp	r3, #0
700079dc:	da0b      	bge.n	700079f6 <USBD_StdEPReq+0x2b2>
700079de:	7bbb      	ldrb	r3, [r7, #14]
700079e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
700079e4:	4613      	mov	r3, r2
700079e6:	009b      	lsls	r3, r3, #2
700079e8:	4413      	add	r3, r2
700079ea:	009b      	lsls	r3, r3, #2
700079ec:	3310      	adds	r3, #16
700079ee:	687a      	ldr	r2, [r7, #4]
700079f0:	4413      	add	r3, r2
700079f2:	3304      	adds	r3, #4
700079f4:	e00b      	b.n	70007a0e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
700079f6:	7bbb      	ldrb	r3, [r7, #14]
700079f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
700079fc:	4613      	mov	r3, r2
700079fe:	009b      	lsls	r3, r3, #2
70007a00:	4413      	add	r3, r2
70007a02:	009b      	lsls	r3, r3, #2
70007a04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70007a08:	687a      	ldr	r2, [r7, #4]
70007a0a:	4413      	add	r3, r2
70007a0c:	3304      	adds	r3, #4
70007a0e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
70007a10:	7bbb      	ldrb	r3, [r7, #14]
70007a12:	2b00      	cmp	r3, #0
70007a14:	d002      	beq.n	70007a1c <USBD_StdEPReq+0x2d8>
70007a16:	7bbb      	ldrb	r3, [r7, #14]
70007a18:	2b80      	cmp	r3, #128	@ 0x80
70007a1a:	d103      	bne.n	70007a24 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
70007a1c:	68bb      	ldr	r3, [r7, #8]
70007a1e:	2200      	movs	r2, #0
70007a20:	601a      	str	r2, [r3, #0]
70007a22:	e00e      	b.n	70007a42 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
70007a24:	7bbb      	ldrb	r3, [r7, #14]
70007a26:	4619      	mov	r1, r3
70007a28:	6878      	ldr	r0, [r7, #4]
70007a2a:	f000 ffef 	bl	70008a0c <USBD_LL_IsStallEP>
70007a2e:	4603      	mov	r3, r0
70007a30:	2b00      	cmp	r3, #0
70007a32:	d003      	beq.n	70007a3c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
70007a34:	68bb      	ldr	r3, [r7, #8]
70007a36:	2201      	movs	r2, #1
70007a38:	601a      	str	r2, [r3, #0]
70007a3a:	e002      	b.n	70007a42 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
70007a3c:	68bb      	ldr	r3, [r7, #8]
70007a3e:	2200      	movs	r2, #0
70007a40:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70007a42:	68bb      	ldr	r3, [r7, #8]
70007a44:	2202      	movs	r2, #2
70007a46:	4619      	mov	r1, r3
70007a48:	6878      	ldr	r0, [r7, #4]
70007a4a:	f000 fc07 	bl	7000825c <USBD_CtlSendData>
              break;
70007a4e:	e004      	b.n	70007a5a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
70007a50:	6839      	ldr	r1, [r7, #0]
70007a52:	6878      	ldr	r0, [r7, #4]
70007a54:	f000 fb85 	bl	70008162 <USBD_CtlError>
              break;
70007a58:	bf00      	nop
          }
          break;
70007a5a:	e004      	b.n	70007a66 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
70007a5c:	6839      	ldr	r1, [r7, #0]
70007a5e:	6878      	ldr	r0, [r7, #4]
70007a60:	f000 fb7f 	bl	70008162 <USBD_CtlError>
          break;
70007a64:	bf00      	nop
      }
      break;
70007a66:	e005      	b.n	70007a74 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
70007a68:	6839      	ldr	r1, [r7, #0]
70007a6a:	6878      	ldr	r0, [r7, #4]
70007a6c:	f000 fb79 	bl	70008162 <USBD_CtlError>
      break;
70007a70:	e000      	b.n	70007a74 <USBD_StdEPReq+0x330>
      break;
70007a72:	bf00      	nop
  }

  return ret;
70007a74:	7bfb      	ldrb	r3, [r7, #15]
}
70007a76:	4618      	mov	r0, r3
70007a78:	3710      	adds	r7, #16
70007a7a:	46bd      	mov	sp, r7
70007a7c:	bd80      	pop	{r7, pc}
	...

70007a80 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007a80:	b580      	push	{r7, lr}
70007a82:	b084      	sub	sp, #16
70007a84:	af00      	add	r7, sp, #0
70007a86:	6078      	str	r0, [r7, #4]
70007a88:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
70007a8a:	2300      	movs	r3, #0
70007a8c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
70007a8e:	2300      	movs	r3, #0
70007a90:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
70007a92:	2300      	movs	r3, #0
70007a94:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
70007a96:	683b      	ldr	r3, [r7, #0]
70007a98:	885b      	ldrh	r3, [r3, #2]
70007a9a:	0a1b      	lsrs	r3, r3, #8
70007a9c:	b29b      	uxth	r3, r3
70007a9e:	3b01      	subs	r3, #1
70007aa0:	2b0e      	cmp	r3, #14
70007aa2:	f200 8152 	bhi.w	70007d4a <USBD_GetDescriptor+0x2ca>
70007aa6:	a201      	add	r2, pc, #4	@ (adr r2, 70007aac <USBD_GetDescriptor+0x2c>)
70007aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007aac:	70007b1d 	.word	0x70007b1d
70007ab0:	70007b35 	.word	0x70007b35
70007ab4:	70007b75 	.word	0x70007b75
70007ab8:	70007d4b 	.word	0x70007d4b
70007abc:	70007d4b 	.word	0x70007d4b
70007ac0:	70007ceb 	.word	0x70007ceb
70007ac4:	70007d17 	.word	0x70007d17
70007ac8:	70007d4b 	.word	0x70007d4b
70007acc:	70007d4b 	.word	0x70007d4b
70007ad0:	70007d4b 	.word	0x70007d4b
70007ad4:	70007d4b 	.word	0x70007d4b
70007ad8:	70007d4b 	.word	0x70007d4b
70007adc:	70007d4b 	.word	0x70007d4b
70007ae0:	70007d4b 	.word	0x70007d4b
70007ae4:	70007ae9 	.word	0x70007ae9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
70007ae8:	687b      	ldr	r3, [r7, #4]
70007aea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007aee:	69db      	ldr	r3, [r3, #28]
70007af0:	2b00      	cmp	r3, #0
70007af2:	d00b      	beq.n	70007b0c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
70007af4:	687b      	ldr	r3, [r7, #4]
70007af6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007afa:	69db      	ldr	r3, [r3, #28]
70007afc:	687a      	ldr	r2, [r7, #4]
70007afe:	7c12      	ldrb	r2, [r2, #16]
70007b00:	f107 0108 	add.w	r1, r7, #8
70007b04:	4610      	mov	r0, r2
70007b06:	4798      	blx	r3
70007b08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007b0a:	e126      	b.n	70007d5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007b0c:	6839      	ldr	r1, [r7, #0]
70007b0e:	6878      	ldr	r0, [r7, #4]
70007b10:	f000 fb27 	bl	70008162 <USBD_CtlError>
        err++;
70007b14:	7afb      	ldrb	r3, [r7, #11]
70007b16:	3301      	adds	r3, #1
70007b18:	72fb      	strb	r3, [r7, #11]
      break;
70007b1a:	e11e      	b.n	70007d5a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
70007b1c:	687b      	ldr	r3, [r7, #4]
70007b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007b22:	681b      	ldr	r3, [r3, #0]
70007b24:	687a      	ldr	r2, [r7, #4]
70007b26:	7c12      	ldrb	r2, [r2, #16]
70007b28:	f107 0108 	add.w	r1, r7, #8
70007b2c:	4610      	mov	r0, r2
70007b2e:	4798      	blx	r3
70007b30:	60f8      	str	r0, [r7, #12]
      break;
70007b32:	e112      	b.n	70007d5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007b34:	687b      	ldr	r3, [r7, #4]
70007b36:	7c1b      	ldrb	r3, [r3, #16]
70007b38:	2b00      	cmp	r3, #0
70007b3a:	d10d      	bne.n	70007b58 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
70007b3c:	687b      	ldr	r3, [r7, #4]
70007b3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70007b44:	f107 0208 	add.w	r2, r7, #8
70007b48:	4610      	mov	r0, r2
70007b4a:	4798      	blx	r3
70007b4c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
70007b4e:	68fb      	ldr	r3, [r7, #12]
70007b50:	3301      	adds	r3, #1
70007b52:	2202      	movs	r2, #2
70007b54:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
70007b56:	e100      	b.n	70007d5a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
70007b58:	687b      	ldr	r3, [r7, #4]
70007b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70007b60:	f107 0208 	add.w	r2, r7, #8
70007b64:	4610      	mov	r0, r2
70007b66:	4798      	blx	r3
70007b68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
70007b6a:	68fb      	ldr	r3, [r7, #12]
70007b6c:	3301      	adds	r3, #1
70007b6e:	2202      	movs	r2, #2
70007b70:	701a      	strb	r2, [r3, #0]
      break;
70007b72:	e0f2      	b.n	70007d5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
70007b74:	683b      	ldr	r3, [r7, #0]
70007b76:	885b      	ldrh	r3, [r3, #2]
70007b78:	b2db      	uxtb	r3, r3
70007b7a:	2b05      	cmp	r3, #5
70007b7c:	f200 80ac 	bhi.w	70007cd8 <USBD_GetDescriptor+0x258>
70007b80:	a201      	add	r2, pc, #4	@ (adr r2, 70007b88 <USBD_GetDescriptor+0x108>)
70007b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007b86:	bf00      	nop
70007b88:	70007ba1 	.word	0x70007ba1
70007b8c:	70007bd5 	.word	0x70007bd5
70007b90:	70007c09 	.word	0x70007c09
70007b94:	70007c3d 	.word	0x70007c3d
70007b98:	70007c71 	.word	0x70007c71
70007b9c:	70007ca5 	.word	0x70007ca5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
70007ba0:	687b      	ldr	r3, [r7, #4]
70007ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007ba6:	685b      	ldr	r3, [r3, #4]
70007ba8:	2b00      	cmp	r3, #0
70007baa:	d00b      	beq.n	70007bc4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
70007bac:	687b      	ldr	r3, [r7, #4]
70007bae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007bb2:	685b      	ldr	r3, [r3, #4]
70007bb4:	687a      	ldr	r2, [r7, #4]
70007bb6:	7c12      	ldrb	r2, [r2, #16]
70007bb8:	f107 0108 	add.w	r1, r7, #8
70007bbc:	4610      	mov	r0, r2
70007bbe:	4798      	blx	r3
70007bc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007bc2:	e091      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007bc4:	6839      	ldr	r1, [r7, #0]
70007bc6:	6878      	ldr	r0, [r7, #4]
70007bc8:	f000 facb 	bl	70008162 <USBD_CtlError>
            err++;
70007bcc:	7afb      	ldrb	r3, [r7, #11]
70007bce:	3301      	adds	r3, #1
70007bd0:	72fb      	strb	r3, [r7, #11]
          break;
70007bd2:	e089      	b.n	70007ce8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
70007bd4:	687b      	ldr	r3, [r7, #4]
70007bd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007bda:	689b      	ldr	r3, [r3, #8]
70007bdc:	2b00      	cmp	r3, #0
70007bde:	d00b      	beq.n	70007bf8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
70007be0:	687b      	ldr	r3, [r7, #4]
70007be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007be6:	689b      	ldr	r3, [r3, #8]
70007be8:	687a      	ldr	r2, [r7, #4]
70007bea:	7c12      	ldrb	r2, [r2, #16]
70007bec:	f107 0108 	add.w	r1, r7, #8
70007bf0:	4610      	mov	r0, r2
70007bf2:	4798      	blx	r3
70007bf4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007bf6:	e077      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007bf8:	6839      	ldr	r1, [r7, #0]
70007bfa:	6878      	ldr	r0, [r7, #4]
70007bfc:	f000 fab1 	bl	70008162 <USBD_CtlError>
            err++;
70007c00:	7afb      	ldrb	r3, [r7, #11]
70007c02:	3301      	adds	r3, #1
70007c04:	72fb      	strb	r3, [r7, #11]
          break;
70007c06:	e06f      	b.n	70007ce8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
70007c08:	687b      	ldr	r3, [r7, #4]
70007c0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c0e:	68db      	ldr	r3, [r3, #12]
70007c10:	2b00      	cmp	r3, #0
70007c12:	d00b      	beq.n	70007c2c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
70007c14:	687b      	ldr	r3, [r7, #4]
70007c16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c1a:	68db      	ldr	r3, [r3, #12]
70007c1c:	687a      	ldr	r2, [r7, #4]
70007c1e:	7c12      	ldrb	r2, [r2, #16]
70007c20:	f107 0108 	add.w	r1, r7, #8
70007c24:	4610      	mov	r0, r2
70007c26:	4798      	blx	r3
70007c28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007c2a:	e05d      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007c2c:	6839      	ldr	r1, [r7, #0]
70007c2e:	6878      	ldr	r0, [r7, #4]
70007c30:	f000 fa97 	bl	70008162 <USBD_CtlError>
            err++;
70007c34:	7afb      	ldrb	r3, [r7, #11]
70007c36:	3301      	adds	r3, #1
70007c38:	72fb      	strb	r3, [r7, #11]
          break;
70007c3a:	e055      	b.n	70007ce8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
70007c3c:	687b      	ldr	r3, [r7, #4]
70007c3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c42:	691b      	ldr	r3, [r3, #16]
70007c44:	2b00      	cmp	r3, #0
70007c46:	d00b      	beq.n	70007c60 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
70007c48:	687b      	ldr	r3, [r7, #4]
70007c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c4e:	691b      	ldr	r3, [r3, #16]
70007c50:	687a      	ldr	r2, [r7, #4]
70007c52:	7c12      	ldrb	r2, [r2, #16]
70007c54:	f107 0108 	add.w	r1, r7, #8
70007c58:	4610      	mov	r0, r2
70007c5a:	4798      	blx	r3
70007c5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007c5e:	e043      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007c60:	6839      	ldr	r1, [r7, #0]
70007c62:	6878      	ldr	r0, [r7, #4]
70007c64:	f000 fa7d 	bl	70008162 <USBD_CtlError>
            err++;
70007c68:	7afb      	ldrb	r3, [r7, #11]
70007c6a:	3301      	adds	r3, #1
70007c6c:	72fb      	strb	r3, [r7, #11]
          break;
70007c6e:	e03b      	b.n	70007ce8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
70007c70:	687b      	ldr	r3, [r7, #4]
70007c72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c76:	695b      	ldr	r3, [r3, #20]
70007c78:	2b00      	cmp	r3, #0
70007c7a:	d00b      	beq.n	70007c94 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
70007c7c:	687b      	ldr	r3, [r7, #4]
70007c7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007c82:	695b      	ldr	r3, [r3, #20]
70007c84:	687a      	ldr	r2, [r7, #4]
70007c86:	7c12      	ldrb	r2, [r2, #16]
70007c88:	f107 0108 	add.w	r1, r7, #8
70007c8c:	4610      	mov	r0, r2
70007c8e:	4798      	blx	r3
70007c90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007c92:	e029      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007c94:	6839      	ldr	r1, [r7, #0]
70007c96:	6878      	ldr	r0, [r7, #4]
70007c98:	f000 fa63 	bl	70008162 <USBD_CtlError>
            err++;
70007c9c:	7afb      	ldrb	r3, [r7, #11]
70007c9e:	3301      	adds	r3, #1
70007ca0:	72fb      	strb	r3, [r7, #11]
          break;
70007ca2:	e021      	b.n	70007ce8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
70007ca4:	687b      	ldr	r3, [r7, #4]
70007ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007caa:	699b      	ldr	r3, [r3, #24]
70007cac:	2b00      	cmp	r3, #0
70007cae:	d00b      	beq.n	70007cc8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
70007cb0:	687b      	ldr	r3, [r7, #4]
70007cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007cb6:	699b      	ldr	r3, [r3, #24]
70007cb8:	687a      	ldr	r2, [r7, #4]
70007cba:	7c12      	ldrb	r2, [r2, #16]
70007cbc:	f107 0108 	add.w	r1, r7, #8
70007cc0:	4610      	mov	r0, r2
70007cc2:	4798      	blx	r3
70007cc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007cc6:	e00f      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007cc8:	6839      	ldr	r1, [r7, #0]
70007cca:	6878      	ldr	r0, [r7, #4]
70007ccc:	f000 fa49 	bl	70008162 <USBD_CtlError>
            err++;
70007cd0:	7afb      	ldrb	r3, [r7, #11]
70007cd2:	3301      	adds	r3, #1
70007cd4:	72fb      	strb	r3, [r7, #11]
          break;
70007cd6:	e007      	b.n	70007ce8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
70007cd8:	6839      	ldr	r1, [r7, #0]
70007cda:	6878      	ldr	r0, [r7, #4]
70007cdc:	f000 fa41 	bl	70008162 <USBD_CtlError>
          err++;
70007ce0:	7afb      	ldrb	r3, [r7, #11]
70007ce2:	3301      	adds	r3, #1
70007ce4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
70007ce6:	bf00      	nop
      }
      break;
70007ce8:	e037      	b.n	70007d5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007cea:	687b      	ldr	r3, [r7, #4]
70007cec:	7c1b      	ldrb	r3, [r3, #16]
70007cee:	2b00      	cmp	r3, #0
70007cf0:	d109      	bne.n	70007d06 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
70007cf2:	687b      	ldr	r3, [r7, #4]
70007cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007cfa:	f107 0208 	add.w	r2, r7, #8
70007cfe:	4610      	mov	r0, r2
70007d00:	4798      	blx	r3
70007d02:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007d04:	e029      	b.n	70007d5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007d06:	6839      	ldr	r1, [r7, #0]
70007d08:	6878      	ldr	r0, [r7, #4]
70007d0a:	f000 fa2a 	bl	70008162 <USBD_CtlError>
        err++;
70007d0e:	7afb      	ldrb	r3, [r7, #11]
70007d10:	3301      	adds	r3, #1
70007d12:	72fb      	strb	r3, [r7, #11]
      break;
70007d14:	e021      	b.n	70007d5a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
70007d16:	687b      	ldr	r3, [r7, #4]
70007d18:	7c1b      	ldrb	r3, [r3, #16]
70007d1a:	2b00      	cmp	r3, #0
70007d1c:	d10d      	bne.n	70007d3a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
70007d1e:	687b      	ldr	r3, [r7, #4]
70007d20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70007d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70007d26:	f107 0208 	add.w	r2, r7, #8
70007d2a:	4610      	mov	r0, r2
70007d2c:	4798      	blx	r3
70007d2e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
70007d30:	68fb      	ldr	r3, [r7, #12]
70007d32:	3301      	adds	r3, #1
70007d34:	2207      	movs	r2, #7
70007d36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
70007d38:	e00f      	b.n	70007d5a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
70007d3a:	6839      	ldr	r1, [r7, #0]
70007d3c:	6878      	ldr	r0, [r7, #4]
70007d3e:	f000 fa10 	bl	70008162 <USBD_CtlError>
        err++;
70007d42:	7afb      	ldrb	r3, [r7, #11]
70007d44:	3301      	adds	r3, #1
70007d46:	72fb      	strb	r3, [r7, #11]
      break;
70007d48:	e007      	b.n	70007d5a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
70007d4a:	6839      	ldr	r1, [r7, #0]
70007d4c:	6878      	ldr	r0, [r7, #4]
70007d4e:	f000 fa08 	bl	70008162 <USBD_CtlError>
      err++;
70007d52:	7afb      	ldrb	r3, [r7, #11]
70007d54:	3301      	adds	r3, #1
70007d56:	72fb      	strb	r3, [r7, #11]
      break;
70007d58:	bf00      	nop
  }

  if (err != 0U)
70007d5a:	7afb      	ldrb	r3, [r7, #11]
70007d5c:	2b00      	cmp	r3, #0
70007d5e:	d11e      	bne.n	70007d9e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
70007d60:	683b      	ldr	r3, [r7, #0]
70007d62:	88db      	ldrh	r3, [r3, #6]
70007d64:	2b00      	cmp	r3, #0
70007d66:	d016      	beq.n	70007d96 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
70007d68:	893b      	ldrh	r3, [r7, #8]
70007d6a:	2b00      	cmp	r3, #0
70007d6c:	d00e      	beq.n	70007d8c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
70007d6e:	683b      	ldr	r3, [r7, #0]
70007d70:	88da      	ldrh	r2, [r3, #6]
70007d72:	893b      	ldrh	r3, [r7, #8]
70007d74:	4293      	cmp	r3, r2
70007d76:	bf28      	it	cs
70007d78:	4613      	movcs	r3, r2
70007d7a:	b29b      	uxth	r3, r3
70007d7c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
70007d7e:	893b      	ldrh	r3, [r7, #8]
70007d80:	461a      	mov	r2, r3
70007d82:	68f9      	ldr	r1, [r7, #12]
70007d84:	6878      	ldr	r0, [r7, #4]
70007d86:	f000 fa69 	bl	7000825c <USBD_CtlSendData>
70007d8a:	e009      	b.n	70007da0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
70007d8c:	6839      	ldr	r1, [r7, #0]
70007d8e:	6878      	ldr	r0, [r7, #4]
70007d90:	f000 f9e7 	bl	70008162 <USBD_CtlError>
70007d94:	e004      	b.n	70007da0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
70007d96:	6878      	ldr	r0, [r7, #4]
70007d98:	f000 faba 	bl	70008310 <USBD_CtlSendStatus>
70007d9c:	e000      	b.n	70007da0 <USBD_GetDescriptor+0x320>
    return;
70007d9e:	bf00      	nop
  }
}
70007da0:	3710      	adds	r7, #16
70007da2:	46bd      	mov	sp, r7
70007da4:	bd80      	pop	{r7, pc}
70007da6:	bf00      	nop

70007da8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007da8:	b580      	push	{r7, lr}
70007daa:	b084      	sub	sp, #16
70007dac:	af00      	add	r7, sp, #0
70007dae:	6078      	str	r0, [r7, #4]
70007db0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
70007db2:	683b      	ldr	r3, [r7, #0]
70007db4:	889b      	ldrh	r3, [r3, #4]
70007db6:	2b00      	cmp	r3, #0
70007db8:	d131      	bne.n	70007e1e <USBD_SetAddress+0x76>
70007dba:	683b      	ldr	r3, [r7, #0]
70007dbc:	88db      	ldrh	r3, [r3, #6]
70007dbe:	2b00      	cmp	r3, #0
70007dc0:	d12d      	bne.n	70007e1e <USBD_SetAddress+0x76>
70007dc2:	683b      	ldr	r3, [r7, #0]
70007dc4:	885b      	ldrh	r3, [r3, #2]
70007dc6:	2b7f      	cmp	r3, #127	@ 0x7f
70007dc8:	d829      	bhi.n	70007e1e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
70007dca:	683b      	ldr	r3, [r7, #0]
70007dcc:	885b      	ldrh	r3, [r3, #2]
70007dce:	b2db      	uxtb	r3, r3
70007dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007dd4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007dd6:	687b      	ldr	r3, [r7, #4]
70007dd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007ddc:	b2db      	uxtb	r3, r3
70007dde:	2b03      	cmp	r3, #3
70007de0:	d104      	bne.n	70007dec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
70007de2:	6839      	ldr	r1, [r7, #0]
70007de4:	6878      	ldr	r0, [r7, #4]
70007de6:	f000 f9bc 	bl	70008162 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007dea:	e01d      	b.n	70007e28 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
70007dec:	687b      	ldr	r3, [r7, #4]
70007dee:	7bfa      	ldrb	r2, [r7, #15]
70007df0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
70007df4:	7bfb      	ldrb	r3, [r7, #15]
70007df6:	4619      	mov	r1, r3
70007df8:	6878      	ldr	r0, [r7, #4]
70007dfa:	f000 fe33 	bl	70008a64 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
70007dfe:	6878      	ldr	r0, [r7, #4]
70007e00:	f000 fa86 	bl	70008310 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
70007e04:	7bfb      	ldrb	r3, [r7, #15]
70007e06:	2b00      	cmp	r3, #0
70007e08:	d004      	beq.n	70007e14 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007e0a:	687b      	ldr	r3, [r7, #4]
70007e0c:	2202      	movs	r2, #2
70007e0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007e12:	e009      	b.n	70007e28 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
70007e14:	687b      	ldr	r3, [r7, #4]
70007e16:	2201      	movs	r2, #1
70007e18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007e1c:	e004      	b.n	70007e28 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
70007e1e:	6839      	ldr	r1, [r7, #0]
70007e20:	6878      	ldr	r0, [r7, #4]
70007e22:	f000 f99e 	bl	70008162 <USBD_CtlError>
  }
}
70007e26:	bf00      	nop
70007e28:	bf00      	nop
70007e2a:	3710      	adds	r7, #16
70007e2c:	46bd      	mov	sp, r7
70007e2e:	bd80      	pop	{r7, pc}

70007e30 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007e30:	b580      	push	{r7, lr}
70007e32:	b084      	sub	sp, #16
70007e34:	af00      	add	r7, sp, #0
70007e36:	6078      	str	r0, [r7, #4]
70007e38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70007e3a:	2300      	movs	r3, #0
70007e3c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
70007e3e:	683b      	ldr	r3, [r7, #0]
70007e40:	885b      	ldrh	r3, [r3, #2]
70007e42:	b2da      	uxtb	r2, r3
70007e44:	4b4e      	ldr	r3, [pc, #312]	@ (70007f80 <USBD_SetConfig+0x150>)
70007e46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
70007e48:	4b4d      	ldr	r3, [pc, #308]	@ (70007f80 <USBD_SetConfig+0x150>)
70007e4a:	781b      	ldrb	r3, [r3, #0]
70007e4c:	2b01      	cmp	r3, #1
70007e4e:	d905      	bls.n	70007e5c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
70007e50:	6839      	ldr	r1, [r7, #0]
70007e52:	6878      	ldr	r0, [r7, #4]
70007e54:	f000 f985 	bl	70008162 <USBD_CtlError>
    return USBD_FAIL;
70007e58:	2303      	movs	r3, #3
70007e5a:	e08c      	b.n	70007f76 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
70007e5c:	687b      	ldr	r3, [r7, #4]
70007e5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007e62:	b2db      	uxtb	r3, r3
70007e64:	2b02      	cmp	r3, #2
70007e66:	d002      	beq.n	70007e6e <USBD_SetConfig+0x3e>
70007e68:	2b03      	cmp	r3, #3
70007e6a:	d029      	beq.n	70007ec0 <USBD_SetConfig+0x90>
70007e6c:	e075      	b.n	70007f5a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
70007e6e:	4b44      	ldr	r3, [pc, #272]	@ (70007f80 <USBD_SetConfig+0x150>)
70007e70:	781b      	ldrb	r3, [r3, #0]
70007e72:	2b00      	cmp	r3, #0
70007e74:	d020      	beq.n	70007eb8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
70007e76:	4b42      	ldr	r3, [pc, #264]	@ (70007f80 <USBD_SetConfig+0x150>)
70007e78:	781b      	ldrb	r3, [r3, #0]
70007e7a:	461a      	mov	r2, r3
70007e7c:	687b      	ldr	r3, [r7, #4]
70007e7e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
70007e80:	4b3f      	ldr	r3, [pc, #252]	@ (70007f80 <USBD_SetConfig+0x150>)
70007e82:	781b      	ldrb	r3, [r3, #0]
70007e84:	4619      	mov	r1, r3
70007e86:	6878      	ldr	r0, [r7, #4]
70007e88:	f7ff f80c 	bl	70006ea4 <USBD_SetClassConfig>
70007e8c:	4603      	mov	r3, r0
70007e8e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
70007e90:	7bfb      	ldrb	r3, [r7, #15]
70007e92:	2b00      	cmp	r3, #0
70007e94:	d008      	beq.n	70007ea8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
70007e96:	6839      	ldr	r1, [r7, #0]
70007e98:	6878      	ldr	r0, [r7, #4]
70007e9a:	f000 f962 	bl	70008162 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007e9e:	687b      	ldr	r3, [r7, #4]
70007ea0:	2202      	movs	r2, #2
70007ea2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007ea6:	e065      	b.n	70007f74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007ea8:	6878      	ldr	r0, [r7, #4]
70007eaa:	f000 fa31 	bl	70008310 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
70007eae:	687b      	ldr	r3, [r7, #4]
70007eb0:	2203      	movs	r2, #3
70007eb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007eb6:	e05d      	b.n	70007f74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007eb8:	6878      	ldr	r0, [r7, #4]
70007eba:	f000 fa29 	bl	70008310 <USBD_CtlSendStatus>
      break;
70007ebe:	e059      	b.n	70007f74 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
70007ec0:	4b2f      	ldr	r3, [pc, #188]	@ (70007f80 <USBD_SetConfig+0x150>)
70007ec2:	781b      	ldrb	r3, [r3, #0]
70007ec4:	2b00      	cmp	r3, #0
70007ec6:	d112      	bne.n	70007eee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007ec8:	687b      	ldr	r3, [r7, #4]
70007eca:	2202      	movs	r2, #2
70007ecc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
70007ed0:	4b2b      	ldr	r3, [pc, #172]	@ (70007f80 <USBD_SetConfig+0x150>)
70007ed2:	781b      	ldrb	r3, [r3, #0]
70007ed4:	461a      	mov	r2, r3
70007ed6:	687b      	ldr	r3, [r7, #4]
70007ed8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
70007eda:	4b29      	ldr	r3, [pc, #164]	@ (70007f80 <USBD_SetConfig+0x150>)
70007edc:	781b      	ldrb	r3, [r3, #0]
70007ede:	4619      	mov	r1, r3
70007ee0:	6878      	ldr	r0, [r7, #4]
70007ee2:	f7fe fffb 	bl	70006edc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
70007ee6:	6878      	ldr	r0, [r7, #4]
70007ee8:	f000 fa12 	bl	70008310 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007eec:	e042      	b.n	70007f74 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
70007eee:	4b24      	ldr	r3, [pc, #144]	@ (70007f80 <USBD_SetConfig+0x150>)
70007ef0:	781b      	ldrb	r3, [r3, #0]
70007ef2:	461a      	mov	r2, r3
70007ef4:	687b      	ldr	r3, [r7, #4]
70007ef6:	685b      	ldr	r3, [r3, #4]
70007ef8:	429a      	cmp	r2, r3
70007efa:	d02a      	beq.n	70007f52 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007efc:	687b      	ldr	r3, [r7, #4]
70007efe:	685b      	ldr	r3, [r3, #4]
70007f00:	b2db      	uxtb	r3, r3
70007f02:	4619      	mov	r1, r3
70007f04:	6878      	ldr	r0, [r7, #4]
70007f06:	f7fe ffe9 	bl	70006edc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
70007f0a:	4b1d      	ldr	r3, [pc, #116]	@ (70007f80 <USBD_SetConfig+0x150>)
70007f0c:	781b      	ldrb	r3, [r3, #0]
70007f0e:	461a      	mov	r2, r3
70007f10:	687b      	ldr	r3, [r7, #4]
70007f12:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
70007f14:	4b1a      	ldr	r3, [pc, #104]	@ (70007f80 <USBD_SetConfig+0x150>)
70007f16:	781b      	ldrb	r3, [r3, #0]
70007f18:	4619      	mov	r1, r3
70007f1a:	6878      	ldr	r0, [r7, #4]
70007f1c:	f7fe ffc2 	bl	70006ea4 <USBD_SetClassConfig>
70007f20:	4603      	mov	r3, r0
70007f22:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
70007f24:	7bfb      	ldrb	r3, [r7, #15]
70007f26:	2b00      	cmp	r3, #0
70007f28:	d00f      	beq.n	70007f4a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
70007f2a:	6839      	ldr	r1, [r7, #0]
70007f2c:	6878      	ldr	r0, [r7, #4]
70007f2e:	f000 f918 	bl	70008162 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
70007f32:	687b      	ldr	r3, [r7, #4]
70007f34:	685b      	ldr	r3, [r3, #4]
70007f36:	b2db      	uxtb	r3, r3
70007f38:	4619      	mov	r1, r3
70007f3a:	6878      	ldr	r0, [r7, #4]
70007f3c:	f7fe ffce 	bl	70006edc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
70007f40:	687b      	ldr	r3, [r7, #4]
70007f42:	2202      	movs	r2, #2
70007f44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007f48:	e014      	b.n	70007f74 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007f4a:	6878      	ldr	r0, [r7, #4]
70007f4c:	f000 f9e0 	bl	70008310 <USBD_CtlSendStatus>
      break;
70007f50:	e010      	b.n	70007f74 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007f52:	6878      	ldr	r0, [r7, #4]
70007f54:	f000 f9dc 	bl	70008310 <USBD_CtlSendStatus>
      break;
70007f58:	e00c      	b.n	70007f74 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
70007f5a:	6839      	ldr	r1, [r7, #0]
70007f5c:	6878      	ldr	r0, [r7, #4]
70007f5e:	f000 f900 	bl	70008162 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
70007f62:	4b07      	ldr	r3, [pc, #28]	@ (70007f80 <USBD_SetConfig+0x150>)
70007f64:	781b      	ldrb	r3, [r3, #0]
70007f66:	4619      	mov	r1, r3
70007f68:	6878      	ldr	r0, [r7, #4]
70007f6a:	f7fe ffb7 	bl	70006edc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
70007f6e:	2303      	movs	r3, #3
70007f70:	73fb      	strb	r3, [r7, #15]
      break;
70007f72:	bf00      	nop
  }

  return ret;
70007f74:	7bfb      	ldrb	r3, [r7, #15]
}
70007f76:	4618      	mov	r0, r3
70007f78:	3710      	adds	r7, #16
70007f7a:	46bd      	mov	sp, r7
70007f7c:	bd80      	pop	{r7, pc}
70007f7e:	bf00      	nop
70007f80:	2402760c 	.word	0x2402760c

70007f84 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007f84:	b580      	push	{r7, lr}
70007f86:	b082      	sub	sp, #8
70007f88:	af00      	add	r7, sp, #0
70007f8a:	6078      	str	r0, [r7, #4]
70007f8c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
70007f8e:	683b      	ldr	r3, [r7, #0]
70007f90:	88db      	ldrh	r3, [r3, #6]
70007f92:	2b01      	cmp	r3, #1
70007f94:	d004      	beq.n	70007fa0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
70007f96:	6839      	ldr	r1, [r7, #0]
70007f98:	6878      	ldr	r0, [r7, #4]
70007f9a:	f000 f8e2 	bl	70008162 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
70007f9e:	e023      	b.n	70007fe8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
70007fa0:	687b      	ldr	r3, [r7, #4]
70007fa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007fa6:	b2db      	uxtb	r3, r3
70007fa8:	2b02      	cmp	r3, #2
70007faa:	dc02      	bgt.n	70007fb2 <USBD_GetConfig+0x2e>
70007fac:	2b00      	cmp	r3, #0
70007fae:	dc03      	bgt.n	70007fb8 <USBD_GetConfig+0x34>
70007fb0:	e015      	b.n	70007fde <USBD_GetConfig+0x5a>
70007fb2:	2b03      	cmp	r3, #3
70007fb4:	d00b      	beq.n	70007fce <USBD_GetConfig+0x4a>
70007fb6:	e012      	b.n	70007fde <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
70007fb8:	687b      	ldr	r3, [r7, #4]
70007fba:	2200      	movs	r2, #0
70007fbc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
70007fbe:	687b      	ldr	r3, [r7, #4]
70007fc0:	3308      	adds	r3, #8
70007fc2:	2201      	movs	r2, #1
70007fc4:	4619      	mov	r1, r3
70007fc6:	6878      	ldr	r0, [r7, #4]
70007fc8:	f000 f948 	bl	7000825c <USBD_CtlSendData>
        break;
70007fcc:	e00c      	b.n	70007fe8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
70007fce:	687b      	ldr	r3, [r7, #4]
70007fd0:	3304      	adds	r3, #4
70007fd2:	2201      	movs	r2, #1
70007fd4:	4619      	mov	r1, r3
70007fd6:	6878      	ldr	r0, [r7, #4]
70007fd8:	f000 f940 	bl	7000825c <USBD_CtlSendData>
        break;
70007fdc:	e004      	b.n	70007fe8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
70007fde:	6839      	ldr	r1, [r7, #0]
70007fe0:	6878      	ldr	r0, [r7, #4]
70007fe2:	f000 f8be 	bl	70008162 <USBD_CtlError>
        break;
70007fe6:	bf00      	nop
}
70007fe8:	bf00      	nop
70007fea:	3708      	adds	r7, #8
70007fec:	46bd      	mov	sp, r7
70007fee:	bd80      	pop	{r7, pc}

70007ff0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007ff0:	b580      	push	{r7, lr}
70007ff2:	b082      	sub	sp, #8
70007ff4:	af00      	add	r7, sp, #0
70007ff6:	6078      	str	r0, [r7, #4]
70007ff8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007ffa:	687b      	ldr	r3, [r7, #4]
70007ffc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70008000:	b2db      	uxtb	r3, r3
70008002:	3b01      	subs	r3, #1
70008004:	2b02      	cmp	r3, #2
70008006:	d81e      	bhi.n	70008046 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
70008008:	683b      	ldr	r3, [r7, #0]
7000800a:	88db      	ldrh	r3, [r3, #6]
7000800c:	2b02      	cmp	r3, #2
7000800e:	d004      	beq.n	7000801a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
70008010:	6839      	ldr	r1, [r7, #0]
70008012:	6878      	ldr	r0, [r7, #4]
70008014:	f000 f8a5 	bl	70008162 <USBD_CtlError>
        break;
70008018:	e01a      	b.n	70008050 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
7000801a:	687b      	ldr	r3, [r7, #4]
7000801c:	2201      	movs	r2, #1
7000801e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
70008020:	687b      	ldr	r3, [r7, #4]
70008022:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
70008026:	2b00      	cmp	r3, #0
70008028:	d005      	beq.n	70008036 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
7000802a:	687b      	ldr	r3, [r7, #4]
7000802c:	68db      	ldr	r3, [r3, #12]
7000802e:	f043 0202 	orr.w	r2, r3, #2
70008032:	687b      	ldr	r3, [r7, #4]
70008034:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
70008036:	687b      	ldr	r3, [r7, #4]
70008038:	330c      	adds	r3, #12
7000803a:	2202      	movs	r2, #2
7000803c:	4619      	mov	r1, r3
7000803e:	6878      	ldr	r0, [r7, #4]
70008040:	f000 f90c 	bl	7000825c <USBD_CtlSendData>
      break;
70008044:	e004      	b.n	70008050 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
70008046:	6839      	ldr	r1, [r7, #0]
70008048:	6878      	ldr	r0, [r7, #4]
7000804a:	f000 f88a 	bl	70008162 <USBD_CtlError>
      break;
7000804e:	bf00      	nop
  }
}
70008050:	bf00      	nop
70008052:	3708      	adds	r7, #8
70008054:	46bd      	mov	sp, r7
70008056:	bd80      	pop	{r7, pc}

70008058 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70008058:	b580      	push	{r7, lr}
7000805a:	b082      	sub	sp, #8
7000805c:	af00      	add	r7, sp, #0
7000805e:	6078      	str	r0, [r7, #4]
70008060:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
70008062:	683b      	ldr	r3, [r7, #0]
70008064:	885b      	ldrh	r3, [r3, #2]
70008066:	2b01      	cmp	r3, #1
70008068:	d107      	bne.n	7000807a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
7000806a:	687b      	ldr	r3, [r7, #4]
7000806c:	2201      	movs	r2, #1
7000806e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
70008072:	6878      	ldr	r0, [r7, #4]
70008074:	f000 f94c 	bl	70008310 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
70008078:	e013      	b.n	700080a2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
7000807a:	683b      	ldr	r3, [r7, #0]
7000807c:	885b      	ldrh	r3, [r3, #2]
7000807e:	2b02      	cmp	r3, #2
70008080:	d10b      	bne.n	7000809a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
70008082:	683b      	ldr	r3, [r7, #0]
70008084:	889b      	ldrh	r3, [r3, #4]
70008086:	0a1b      	lsrs	r3, r3, #8
70008088:	b29b      	uxth	r3, r3
7000808a:	b2da      	uxtb	r2, r3
7000808c:	687b      	ldr	r3, [r7, #4]
7000808e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
70008092:	6878      	ldr	r0, [r7, #4]
70008094:	f000 f93c 	bl	70008310 <USBD_CtlSendStatus>
}
70008098:	e003      	b.n	700080a2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
7000809a:	6839      	ldr	r1, [r7, #0]
7000809c:	6878      	ldr	r0, [r7, #4]
7000809e:	f000 f860 	bl	70008162 <USBD_CtlError>
}
700080a2:	bf00      	nop
700080a4:	3708      	adds	r7, #8
700080a6:	46bd      	mov	sp, r7
700080a8:	bd80      	pop	{r7, pc}

700080aa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700080aa:	b580      	push	{r7, lr}
700080ac:	b082      	sub	sp, #8
700080ae:	af00      	add	r7, sp, #0
700080b0:	6078      	str	r0, [r7, #4]
700080b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
700080b4:	687b      	ldr	r3, [r7, #4]
700080b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700080ba:	b2db      	uxtb	r3, r3
700080bc:	3b01      	subs	r3, #1
700080be:	2b02      	cmp	r3, #2
700080c0:	d80b      	bhi.n	700080da <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
700080c2:	683b      	ldr	r3, [r7, #0]
700080c4:	885b      	ldrh	r3, [r3, #2]
700080c6:	2b01      	cmp	r3, #1
700080c8:	d10c      	bne.n	700080e4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
700080ca:	687b      	ldr	r3, [r7, #4]
700080cc:	2200      	movs	r2, #0
700080ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
700080d2:	6878      	ldr	r0, [r7, #4]
700080d4:	f000 f91c 	bl	70008310 <USBD_CtlSendStatus>
      }
      break;
700080d8:	e004      	b.n	700080e4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
700080da:	6839      	ldr	r1, [r7, #0]
700080dc:	6878      	ldr	r0, [r7, #4]
700080de:	f000 f840 	bl	70008162 <USBD_CtlError>
      break;
700080e2:	e000      	b.n	700080e6 <USBD_ClrFeature+0x3c>
      break;
700080e4:	bf00      	nop
  }
}
700080e6:	bf00      	nop
700080e8:	3708      	adds	r7, #8
700080ea:	46bd      	mov	sp, r7
700080ec:	bd80      	pop	{r7, pc}

700080ee <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
700080ee:	b580      	push	{r7, lr}
700080f0:	b084      	sub	sp, #16
700080f2:	af00      	add	r7, sp, #0
700080f4:	6078      	str	r0, [r7, #4]
700080f6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
700080f8:	683b      	ldr	r3, [r7, #0]
700080fa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
700080fc:	68fb      	ldr	r3, [r7, #12]
700080fe:	781a      	ldrb	r2, [r3, #0]
70008100:	687b      	ldr	r3, [r7, #4]
70008102:	701a      	strb	r2, [r3, #0]

  pbuff++;
70008104:	68fb      	ldr	r3, [r7, #12]
70008106:	3301      	adds	r3, #1
70008108:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
7000810a:	68fb      	ldr	r3, [r7, #12]
7000810c:	781a      	ldrb	r2, [r3, #0]
7000810e:	687b      	ldr	r3, [r7, #4]
70008110:	705a      	strb	r2, [r3, #1]

  pbuff++;
70008112:	68fb      	ldr	r3, [r7, #12]
70008114:	3301      	adds	r3, #1
70008116:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
70008118:	68f8      	ldr	r0, [r7, #12]
7000811a:	f7ff fa15 	bl	70007548 <SWAPBYTE>
7000811e:	4603      	mov	r3, r0
70008120:	461a      	mov	r2, r3
70008122:	687b      	ldr	r3, [r7, #4]
70008124:	805a      	strh	r2, [r3, #2]

  pbuff++;
70008126:	68fb      	ldr	r3, [r7, #12]
70008128:	3301      	adds	r3, #1
7000812a:	60fb      	str	r3, [r7, #12]
  pbuff++;
7000812c:	68fb      	ldr	r3, [r7, #12]
7000812e:	3301      	adds	r3, #1
70008130:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
70008132:	68f8      	ldr	r0, [r7, #12]
70008134:	f7ff fa08 	bl	70007548 <SWAPBYTE>
70008138:	4603      	mov	r3, r0
7000813a:	461a      	mov	r2, r3
7000813c:	687b      	ldr	r3, [r7, #4]
7000813e:	809a      	strh	r2, [r3, #4]

  pbuff++;
70008140:	68fb      	ldr	r3, [r7, #12]
70008142:	3301      	adds	r3, #1
70008144:	60fb      	str	r3, [r7, #12]
  pbuff++;
70008146:	68fb      	ldr	r3, [r7, #12]
70008148:	3301      	adds	r3, #1
7000814a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
7000814c:	68f8      	ldr	r0, [r7, #12]
7000814e:	f7ff f9fb 	bl	70007548 <SWAPBYTE>
70008152:	4603      	mov	r3, r0
70008154:	461a      	mov	r2, r3
70008156:	687b      	ldr	r3, [r7, #4]
70008158:	80da      	strh	r2, [r3, #6]
}
7000815a:	bf00      	nop
7000815c:	3710      	adds	r7, #16
7000815e:	46bd      	mov	sp, r7
70008160:	bd80      	pop	{r7, pc}

70008162 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70008162:	b580      	push	{r7, lr}
70008164:	b082      	sub	sp, #8
70008166:	af00      	add	r7, sp, #0
70008168:	6078      	str	r0, [r7, #4]
7000816a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
7000816c:	2180      	movs	r1, #128	@ 0x80
7000816e:	6878      	ldr	r0, [r7, #4]
70008170:	f000 fc0e 	bl	70008990 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
70008174:	2100      	movs	r1, #0
70008176:	6878      	ldr	r0, [r7, #4]
70008178:	f000 fc0a 	bl	70008990 <USBD_LL_StallEP>
}
7000817c:	bf00      	nop
7000817e:	3708      	adds	r7, #8
70008180:	46bd      	mov	sp, r7
70008182:	bd80      	pop	{r7, pc}

70008184 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
70008184:	b580      	push	{r7, lr}
70008186:	b086      	sub	sp, #24
70008188:	af00      	add	r7, sp, #0
7000818a:	60f8      	str	r0, [r7, #12]
7000818c:	60b9      	str	r1, [r7, #8]
7000818e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
70008190:	2300      	movs	r3, #0
70008192:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
70008194:	68fb      	ldr	r3, [r7, #12]
70008196:	2b00      	cmp	r3, #0
70008198:	d042      	beq.n	70008220 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
7000819a:	68fb      	ldr	r3, [r7, #12]
7000819c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
7000819e:	6938      	ldr	r0, [r7, #16]
700081a0:	f000 f842 	bl	70008228 <USBD_GetLen>
700081a4:	4603      	mov	r3, r0
700081a6:	3301      	adds	r3, #1
700081a8:	005b      	lsls	r3, r3, #1
700081aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700081ae:	d808      	bhi.n	700081c2 <USBD_GetString+0x3e>
700081b0:	6938      	ldr	r0, [r7, #16]
700081b2:	f000 f839 	bl	70008228 <USBD_GetLen>
700081b6:	4603      	mov	r3, r0
700081b8:	3301      	adds	r3, #1
700081ba:	b29b      	uxth	r3, r3
700081bc:	005b      	lsls	r3, r3, #1
700081be:	b29a      	uxth	r2, r3
700081c0:	e001      	b.n	700081c6 <USBD_GetString+0x42>
700081c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
700081c6:	687b      	ldr	r3, [r7, #4]
700081c8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
700081ca:	7dfb      	ldrb	r3, [r7, #23]
700081cc:	68ba      	ldr	r2, [r7, #8]
700081ce:	4413      	add	r3, r2
700081d0:	687a      	ldr	r2, [r7, #4]
700081d2:	7812      	ldrb	r2, [r2, #0]
700081d4:	701a      	strb	r2, [r3, #0]
  idx++;
700081d6:	7dfb      	ldrb	r3, [r7, #23]
700081d8:	3301      	adds	r3, #1
700081da:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
700081dc:	7dfb      	ldrb	r3, [r7, #23]
700081de:	68ba      	ldr	r2, [r7, #8]
700081e0:	4413      	add	r3, r2
700081e2:	2203      	movs	r2, #3
700081e4:	701a      	strb	r2, [r3, #0]
  idx++;
700081e6:	7dfb      	ldrb	r3, [r7, #23]
700081e8:	3301      	adds	r3, #1
700081ea:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
700081ec:	e013      	b.n	70008216 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
700081ee:	7dfb      	ldrb	r3, [r7, #23]
700081f0:	68ba      	ldr	r2, [r7, #8]
700081f2:	4413      	add	r3, r2
700081f4:	693a      	ldr	r2, [r7, #16]
700081f6:	7812      	ldrb	r2, [r2, #0]
700081f8:	701a      	strb	r2, [r3, #0]
    pdesc++;
700081fa:	693b      	ldr	r3, [r7, #16]
700081fc:	3301      	adds	r3, #1
700081fe:	613b      	str	r3, [r7, #16]
    idx++;
70008200:	7dfb      	ldrb	r3, [r7, #23]
70008202:	3301      	adds	r3, #1
70008204:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
70008206:	7dfb      	ldrb	r3, [r7, #23]
70008208:	68ba      	ldr	r2, [r7, #8]
7000820a:	4413      	add	r3, r2
7000820c:	2200      	movs	r2, #0
7000820e:	701a      	strb	r2, [r3, #0]
    idx++;
70008210:	7dfb      	ldrb	r3, [r7, #23]
70008212:	3301      	adds	r3, #1
70008214:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
70008216:	693b      	ldr	r3, [r7, #16]
70008218:	781b      	ldrb	r3, [r3, #0]
7000821a:	2b00      	cmp	r3, #0
7000821c:	d1e7      	bne.n	700081ee <USBD_GetString+0x6a>
7000821e:	e000      	b.n	70008222 <USBD_GetString+0x9e>
    return;
70008220:	bf00      	nop
  }
}
70008222:	3718      	adds	r7, #24
70008224:	46bd      	mov	sp, r7
70008226:	bd80      	pop	{r7, pc}

70008228 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
70008228:	b480      	push	{r7}
7000822a:	b085      	sub	sp, #20
7000822c:	af00      	add	r7, sp, #0
7000822e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
70008230:	2300      	movs	r3, #0
70008232:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
70008234:	687b      	ldr	r3, [r7, #4]
70008236:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
70008238:	e005      	b.n	70008246 <USBD_GetLen+0x1e>
  {
    len++;
7000823a:	7bfb      	ldrb	r3, [r7, #15]
7000823c:	3301      	adds	r3, #1
7000823e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
70008240:	68bb      	ldr	r3, [r7, #8]
70008242:	3301      	adds	r3, #1
70008244:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
70008246:	68bb      	ldr	r3, [r7, #8]
70008248:	781b      	ldrb	r3, [r3, #0]
7000824a:	2b00      	cmp	r3, #0
7000824c:	d1f5      	bne.n	7000823a <USBD_GetLen+0x12>
  }

  return len;
7000824e:	7bfb      	ldrb	r3, [r7, #15]
}
70008250:	4618      	mov	r0, r3
70008252:	3714      	adds	r7, #20
70008254:	46bd      	mov	sp, r7
70008256:	f85d 7b04 	ldr.w	r7, [sp], #4
7000825a:	4770      	bx	lr

7000825c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
7000825c:	b580      	push	{r7, lr}
7000825e:	b084      	sub	sp, #16
70008260:	af00      	add	r7, sp, #0
70008262:	60f8      	str	r0, [r7, #12]
70008264:	60b9      	str	r1, [r7, #8]
70008266:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
70008268:	68fb      	ldr	r3, [r7, #12]
7000826a:	2202      	movs	r2, #2
7000826c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
70008270:	68fb      	ldr	r3, [r7, #12]
70008272:	687a      	ldr	r2, [r7, #4]
70008274:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
70008276:	68fb      	ldr	r3, [r7, #12]
70008278:	687a      	ldr	r2, [r7, #4]
7000827a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
7000827c:	687b      	ldr	r3, [r7, #4]
7000827e:	68ba      	ldr	r2, [r7, #8]
70008280:	2100      	movs	r1, #0
70008282:	68f8      	ldr	r0, [r7, #12]
70008284:	f000 fc0d 	bl	70008aa2 <USBD_LL_Transmit>

  return USBD_OK;
70008288:	2300      	movs	r3, #0
}
7000828a:	4618      	mov	r0, r3
7000828c:	3710      	adds	r7, #16
7000828e:	46bd      	mov	sp, r7
70008290:	bd80      	pop	{r7, pc}

70008292 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
70008292:	b580      	push	{r7, lr}
70008294:	b084      	sub	sp, #16
70008296:	af00      	add	r7, sp, #0
70008298:	60f8      	str	r0, [r7, #12]
7000829a:	60b9      	str	r1, [r7, #8]
7000829c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
7000829e:	687b      	ldr	r3, [r7, #4]
700082a0:	68ba      	ldr	r2, [r7, #8]
700082a2:	2100      	movs	r1, #0
700082a4:	68f8      	ldr	r0, [r7, #12]
700082a6:	f000 fbfc 	bl	70008aa2 <USBD_LL_Transmit>

  return USBD_OK;
700082aa:	2300      	movs	r3, #0
}
700082ac:	4618      	mov	r0, r3
700082ae:	3710      	adds	r7, #16
700082b0:	46bd      	mov	sp, r7
700082b2:	bd80      	pop	{r7, pc}

700082b4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
700082b4:	b580      	push	{r7, lr}
700082b6:	b084      	sub	sp, #16
700082b8:	af00      	add	r7, sp, #0
700082ba:	60f8      	str	r0, [r7, #12]
700082bc:	60b9      	str	r1, [r7, #8]
700082be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
700082c0:	68fb      	ldr	r3, [r7, #12]
700082c2:	2203      	movs	r2, #3
700082c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
700082c8:	68fb      	ldr	r3, [r7, #12]
700082ca:	687a      	ldr	r2, [r7, #4]
700082cc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
700082d0:	68fb      	ldr	r3, [r7, #12]
700082d2:	687a      	ldr	r2, [r7, #4]
700082d4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
700082d8:	687b      	ldr	r3, [r7, #4]
700082da:	68ba      	ldr	r2, [r7, #8]
700082dc:	2100      	movs	r1, #0
700082de:	68f8      	ldr	r0, [r7, #12]
700082e0:	f000 fc00 	bl	70008ae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
700082e4:	2300      	movs	r3, #0
}
700082e6:	4618      	mov	r0, r3
700082e8:	3710      	adds	r7, #16
700082ea:	46bd      	mov	sp, r7
700082ec:	bd80      	pop	{r7, pc}

700082ee <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
700082ee:	b580      	push	{r7, lr}
700082f0:	b084      	sub	sp, #16
700082f2:	af00      	add	r7, sp, #0
700082f4:	60f8      	str	r0, [r7, #12]
700082f6:	60b9      	str	r1, [r7, #8]
700082f8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
700082fa:	687b      	ldr	r3, [r7, #4]
700082fc:	68ba      	ldr	r2, [r7, #8]
700082fe:	2100      	movs	r1, #0
70008300:	68f8      	ldr	r0, [r7, #12]
70008302:	f000 fbef 	bl	70008ae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
70008306:	2300      	movs	r3, #0
}
70008308:	4618      	mov	r0, r3
7000830a:	3710      	adds	r7, #16
7000830c:	46bd      	mov	sp, r7
7000830e:	bd80      	pop	{r7, pc}

70008310 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
70008310:	b580      	push	{r7, lr}
70008312:	b082      	sub	sp, #8
70008314:	af00      	add	r7, sp, #0
70008316:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
70008318:	687b      	ldr	r3, [r7, #4]
7000831a:	2204      	movs	r2, #4
7000831c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
70008320:	2300      	movs	r3, #0
70008322:	2200      	movs	r2, #0
70008324:	2100      	movs	r1, #0
70008326:	6878      	ldr	r0, [r7, #4]
70008328:	f000 fbbb 	bl	70008aa2 <USBD_LL_Transmit>

  return USBD_OK;
7000832c:	2300      	movs	r3, #0
}
7000832e:	4618      	mov	r0, r3
70008330:	3708      	adds	r7, #8
70008332:	46bd      	mov	sp, r7
70008334:	bd80      	pop	{r7, pc}

70008336 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
70008336:	b580      	push	{r7, lr}
70008338:	b082      	sub	sp, #8
7000833a:	af00      	add	r7, sp, #0
7000833c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
7000833e:	687b      	ldr	r3, [r7, #4]
70008340:	2205      	movs	r2, #5
70008342:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70008346:	2300      	movs	r3, #0
70008348:	2200      	movs	r2, #0
7000834a:	2100      	movs	r1, #0
7000834c:	6878      	ldr	r0, [r7, #4]
7000834e:	f000 fbc9 	bl	70008ae4 <USBD_LL_PrepareReceive>

  return USBD_OK;
70008352:	2300      	movs	r3, #0
}
70008354:	4618      	mov	r0, r3
70008356:	3708      	adds	r7, #8
70008358:	46bd      	mov	sp, r7
7000835a:	bd80      	pop	{r7, pc}

7000835c <USBD_CUSTOMHID_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
7000835c:	b480      	push	{r7}
7000835e:	b083      	sub	sp, #12
70008360:	af00      	add	r7, sp, #0
70008362:	4603      	mov	r3, r0
70008364:	6039      	str	r1, [r7, #0]
70008366:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CUSTOMHID_DeviceDesc);
70008368:	683b      	ldr	r3, [r7, #0]
7000836a:	2212      	movs	r2, #18
7000836c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOMHID_DeviceDesc;
7000836e:	4b03      	ldr	r3, [pc, #12]	@ (7000837c <USBD_CUSTOMHID_DeviceDescriptor+0x20>)
}
70008370:	4618      	mov	r0, r3
70008372:	370c      	adds	r7, #12
70008374:	46bd      	mov	sp, r7
70008376:	f85d 7b04 	ldr.w	r7, [sp], #4
7000837a:	4770      	bx	lr
7000837c:	24000154 	.word	0x24000154

70008380 <USBD_CUSTOMHID_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70008380:	b480      	push	{r7}
70008382:	b083      	sub	sp, #12
70008384:	af00      	add	r7, sp, #0
70008386:	4603      	mov	r3, r0
70008388:	6039      	str	r1, [r7, #0]
7000838a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
7000838c:	683b      	ldr	r3, [r7, #0]
7000838e:	2204      	movs	r2, #4
70008390:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
70008392:	4b03      	ldr	r3, [pc, #12]	@ (700083a0 <USBD_CUSTOMHID_LangIDStrDescriptor+0x20>)
}
70008394:	4618      	mov	r0, r3
70008396:	370c      	adds	r7, #12
70008398:	46bd      	mov	sp, r7
7000839a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000839e:	4770      	bx	lr
700083a0:	24000168 	.word	0x24000168

700083a4 <USBD_CUSTOMHID_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
700083a4:	b580      	push	{r7, lr}
700083a6:	b082      	sub	sp, #8
700083a8:	af00      	add	r7, sp, #0
700083aa:	4603      	mov	r3, r0
700083ac:	6039      	str	r1, [r7, #0]
700083ae:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
700083b0:	683a      	ldr	r2, [r7, #0]
700083b2:	4904      	ldr	r1, [pc, #16]	@ (700083c4 <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
700083b4:	4804      	ldr	r0, [pc, #16]	@ (700083c8 <USBD_CUSTOMHID_ProductStrDescriptor+0x24>)
700083b6:	f7ff fee5 	bl	70008184 <USBD_GetString>
  return USBD_StrDesc;
700083ba:	4b02      	ldr	r3, [pc, #8]	@ (700083c4 <USBD_CUSTOMHID_ProductStrDescriptor+0x20>)
}
700083bc:	4618      	mov	r0, r3
700083be:	3708      	adds	r7, #8
700083c0:	46bd      	mov	sp, r7
700083c2:	bd80      	pop	{r7, pc}
700083c4:	24027610 	.word	0x24027610
700083c8:	70008c44 	.word	0x70008c44

700083cc <USBD_CUSTOMHID_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
700083cc:	b580      	push	{r7, lr}
700083ce:	b082      	sub	sp, #8
700083d0:	af00      	add	r7, sp, #0
700083d2:	4603      	mov	r3, r0
700083d4:	6039      	str	r1, [r7, #0]
700083d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
700083d8:	683a      	ldr	r2, [r7, #0]
700083da:	4904      	ldr	r1, [pc, #16]	@ (700083ec <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
700083dc:	4804      	ldr	r0, [pc, #16]	@ (700083f0 <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x24>)
700083de:	f7ff fed1 	bl	70008184 <USBD_GetString>
  return USBD_StrDesc;
700083e2:	4b02      	ldr	r3, [pc, #8]	@ (700083ec <USBD_CUSTOMHID_ManufacturerStrDescriptor+0x20>)
}
700083e4:	4618      	mov	r0, r3
700083e6:	3708      	adds	r7, #8
700083e8:	46bd      	mov	sp, r7
700083ea:	bd80      	pop	{r7, pc}
700083ec:	24027610 	.word	0x24027610
700083f0:	70008c64 	.word	0x70008c64

700083f4 <USBD_CUSTOMHID_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
700083f4:	b580      	push	{r7, lr}
700083f6:	b082      	sub	sp, #8
700083f8:	af00      	add	r7, sp, #0
700083fa:	4603      	mov	r3, r0
700083fc:	6039      	str	r1, [r7, #0]
700083fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
70008400:	683b      	ldr	r3, [r7, #0]
70008402:	221a      	movs	r2, #26
70008404:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
70008406:	f000 f82f 	bl	70008468 <Get_SerialNum>
  /* USER CODE BEGIN USBD_CUSTOMHID_SerialStrDescriptor */

  /* USER CODE END USBD_CUSTOMHID_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
7000840a:	4b02      	ldr	r3, [pc, #8]	@ (70008414 <USBD_CUSTOMHID_SerialStrDescriptor+0x20>)
}
7000840c:	4618      	mov	r0, r3
7000840e:	3708      	adds	r7, #8
70008410:	46bd      	mov	sp, r7
70008412:	bd80      	pop	{r7, pc}
70008414:	2400016c 	.word	0x2400016c

70008418 <USBD_CUSTOMHID_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70008418:	b580      	push	{r7, lr}
7000841a:	b082      	sub	sp, #8
7000841c:	af00      	add	r7, sp, #0
7000841e:	4603      	mov	r3, r0
70008420:	6039      	str	r1, [r7, #0]
70008422:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
70008424:	683a      	ldr	r2, [r7, #0]
70008426:	4904      	ldr	r1, [pc, #16]	@ (70008438 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
70008428:	4804      	ldr	r0, [pc, #16]	@ (7000843c <USBD_CUSTOMHID_ConfigStrDescriptor+0x24>)
7000842a:	f7ff feab 	bl	70008184 <USBD_GetString>
  return USBD_StrDesc;
7000842e:	4b02      	ldr	r3, [pc, #8]	@ (70008438 <USBD_CUSTOMHID_ConfigStrDescriptor+0x20>)
}
70008430:	4618      	mov	r0, r3
70008432:	3708      	adds	r7, #8
70008434:	46bd      	mov	sp, r7
70008436:	bd80      	pop	{r7, pc}
70008438:	24027610 	.word	0x24027610
7000843c:	70008c78 	.word	0x70008c78

70008440 <USBD_CUSTOMHID_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CUSTOMHID_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
70008440:	b580      	push	{r7, lr}
70008442:	b082      	sub	sp, #8
70008444:	af00      	add	r7, sp, #0
70008446:	4603      	mov	r3, r0
70008448:	6039      	str	r1, [r7, #0]
7000844a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
7000844c:	683a      	ldr	r2, [r7, #0]
7000844e:	4904      	ldr	r1, [pc, #16]	@ (70008460 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
70008450:	4804      	ldr	r0, [pc, #16]	@ (70008464 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x24>)
70008452:	f7ff fe97 	bl	70008184 <USBD_GetString>
  return USBD_StrDesc;
70008456:	4b02      	ldr	r3, [pc, #8]	@ (70008460 <USBD_CUSTOMHID_InterfaceStrDescriptor+0x20>)
}
70008458:	4618      	mov	r0, r3
7000845a:	3708      	adds	r7, #8
7000845c:	46bd      	mov	sp, r7
7000845e:	bd80      	pop	{r7, pc}
70008460:	24027610 	.word	0x24027610
70008464:	70008c8c 	.word	0x70008c8c

70008468 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
70008468:	b580      	push	{r7, lr}
7000846a:	b084      	sub	sp, #16
7000846c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
7000846e:	4b0f      	ldr	r3, [pc, #60]	@ (700084ac <Get_SerialNum+0x44>)
70008470:	681b      	ldr	r3, [r3, #0]
70008472:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
70008474:	4b0e      	ldr	r3, [pc, #56]	@ (700084b0 <Get_SerialNum+0x48>)
70008476:	681b      	ldr	r3, [r3, #0]
70008478:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
7000847a:	4b0e      	ldr	r3, [pc, #56]	@ (700084b4 <Get_SerialNum+0x4c>)
7000847c:	681b      	ldr	r3, [r3, #0]
7000847e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
70008480:	68fa      	ldr	r2, [r7, #12]
70008482:	687b      	ldr	r3, [r7, #4]
70008484:	4413      	add	r3, r2
70008486:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
70008488:	68fb      	ldr	r3, [r7, #12]
7000848a:	2b00      	cmp	r3, #0
7000848c:	d009      	beq.n	700084a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
7000848e:	2208      	movs	r2, #8
70008490:	4909      	ldr	r1, [pc, #36]	@ (700084b8 <Get_SerialNum+0x50>)
70008492:	68f8      	ldr	r0, [r7, #12]
70008494:	f000 f814 	bl	700084c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
70008498:	2204      	movs	r2, #4
7000849a:	4908      	ldr	r1, [pc, #32]	@ (700084bc <Get_SerialNum+0x54>)
7000849c:	68b8      	ldr	r0, [r7, #8]
7000849e:	f000 f80f 	bl	700084c0 <IntToUnicode>
  }
}
700084a2:	bf00      	nop
700084a4:	3710      	adds	r7, #16
700084a6:	46bd      	mov	sp, r7
700084a8:	bd80      	pop	{r7, pc}
700084aa:	bf00      	nop
700084ac:	08fff800 	.word	0x08fff800
700084b0:	08fff804 	.word	0x08fff804
700084b4:	08fff808 	.word	0x08fff808
700084b8:	2400016e 	.word	0x2400016e
700084bc:	2400017e 	.word	0x2400017e

700084c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
700084c0:	b480      	push	{r7}
700084c2:	b087      	sub	sp, #28
700084c4:	af00      	add	r7, sp, #0
700084c6:	60f8      	str	r0, [r7, #12]
700084c8:	60b9      	str	r1, [r7, #8]
700084ca:	4613      	mov	r3, r2
700084cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
700084ce:	2300      	movs	r3, #0
700084d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
700084d2:	2300      	movs	r3, #0
700084d4:	75fb      	strb	r3, [r7, #23]
700084d6:	e027      	b.n	70008528 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
700084d8:	68fb      	ldr	r3, [r7, #12]
700084da:	0f1b      	lsrs	r3, r3, #28
700084dc:	2b09      	cmp	r3, #9
700084de:	d80b      	bhi.n	700084f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
700084e0:	68fb      	ldr	r3, [r7, #12]
700084e2:	0f1b      	lsrs	r3, r3, #28
700084e4:	b2da      	uxtb	r2, r3
700084e6:	7dfb      	ldrb	r3, [r7, #23]
700084e8:	005b      	lsls	r3, r3, #1
700084ea:	4619      	mov	r1, r3
700084ec:	68bb      	ldr	r3, [r7, #8]
700084ee:	440b      	add	r3, r1
700084f0:	3230      	adds	r2, #48	@ 0x30
700084f2:	b2d2      	uxtb	r2, r2
700084f4:	701a      	strb	r2, [r3, #0]
700084f6:	e00a      	b.n	7000850e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
700084f8:	68fb      	ldr	r3, [r7, #12]
700084fa:	0f1b      	lsrs	r3, r3, #28
700084fc:	b2da      	uxtb	r2, r3
700084fe:	7dfb      	ldrb	r3, [r7, #23]
70008500:	005b      	lsls	r3, r3, #1
70008502:	4619      	mov	r1, r3
70008504:	68bb      	ldr	r3, [r7, #8]
70008506:	440b      	add	r3, r1
70008508:	3237      	adds	r2, #55	@ 0x37
7000850a:	b2d2      	uxtb	r2, r2
7000850c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
7000850e:	68fb      	ldr	r3, [r7, #12]
70008510:	011b      	lsls	r3, r3, #4
70008512:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
70008514:	7dfb      	ldrb	r3, [r7, #23]
70008516:	005b      	lsls	r3, r3, #1
70008518:	3301      	adds	r3, #1
7000851a:	68ba      	ldr	r2, [r7, #8]
7000851c:	4413      	add	r3, r2
7000851e:	2200      	movs	r2, #0
70008520:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
70008522:	7dfb      	ldrb	r3, [r7, #23]
70008524:	3301      	adds	r3, #1
70008526:	75fb      	strb	r3, [r7, #23]
70008528:	7dfa      	ldrb	r2, [r7, #23]
7000852a:	79fb      	ldrb	r3, [r7, #7]
7000852c:	429a      	cmp	r2, r3
7000852e:	d3d3      	bcc.n	700084d8 <IntToUnicode+0x18>
  }
}
70008530:	bf00      	nop
70008532:	bf00      	nop
70008534:	371c      	adds	r7, #28
70008536:	46bd      	mov	sp, r7
70008538:	f85d 7b04 	ldr.w	r7, [sp], #4
7000853c:	4770      	bx	lr
	...

70008540 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
70008540:	b580      	push	{r7, lr}
70008542:	b0ac      	sub	sp, #176	@ 0xb0
70008544:	af00      	add	r7, sp, #0
70008546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
70008548:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
7000854c:	2200      	movs	r2, #0
7000854e:	601a      	str	r2, [r3, #0]
70008550:	605a      	str	r2, [r3, #4]
70008552:	609a      	str	r2, [r3, #8]
70008554:	60da      	str	r2, [r3, #12]
70008556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70008558:	f107 0318 	add.w	r3, r7, #24
7000855c:	2284      	movs	r2, #132	@ 0x84
7000855e:	2100      	movs	r1, #0
70008560:	4618      	mov	r0, r3
70008562:	f000 fb25 	bl	70008bb0 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
70008566:	687b      	ldr	r3, [r7, #4]
70008568:	681b      	ldr	r3, [r3, #0]
7000856a:	4a2e      	ldr	r2, [pc, #184]	@ (70008624 <HAL_PCD_MspInit+0xe4>)
7000856c:	4293      	cmp	r3, r2
7000856e:	d155      	bne.n	7000861c <HAL_PCD_MspInit+0xdc>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHYC;
70008570:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
70008574:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbPhycClockSelection = RCC_USBPHYCCLKSOURCE_HSE;
70008576:	2300      	movs	r3, #0
70008578:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000857c:	f107 0318 	add.w	r3, r7, #24
70008580:	4618      	mov	r0, r3
70008582:	f7fc f895 	bl	700046b0 <HAL_RCCEx_PeriphCLKConfig>
70008586:	4603      	mov	r3, r0
70008588:	2b00      	cmp	r3, #0
7000858a:	d001      	beq.n	70008590 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
7000858c:	f7f8 f97c 	bl	70000888 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
70008590:	f7fb f8b4 	bl	700036fc <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
70008594:	4b24      	ldr	r3, [pc, #144]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
70008596:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000859a:	4a23      	ldr	r2, [pc, #140]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
7000859c:	f043 0301 	orr.w	r3, r3, #1
700085a0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700085a4:	4b20      	ldr	r3, [pc, #128]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700085aa:	617b      	str	r3, [r7, #20]
700085ac:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_HS GPIO Configuration
    PA4     ------> USB_OTG_HS_SOF
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
700085ae:	2310      	movs	r3, #16
700085b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700085b4:	2302      	movs	r3, #2
700085b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700085ba:	2300      	movs	r3, #0
700085bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700085c0:	2300      	movs	r3, #0
700085c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
700085c6:	230a      	movs	r3, #10
700085c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700085cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700085d0:	4619      	mov	r1, r3
700085d2:	4816      	ldr	r0, [pc, #88]	@ (7000862c <HAL_PCD_MspInit+0xec>)
700085d4:	f7f9 fbec 	bl	70001db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
700085d8:	4b13      	ldr	r3, [pc, #76]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085da:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
700085de:	4a12      	ldr	r2, [pc, #72]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085e0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
700085e4:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
700085e8:	4b0f      	ldr	r3, [pc, #60]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085ea:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
700085ee:	613b      	str	r3, [r7, #16]
700085f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
700085f2:	4b0d      	ldr	r3, [pc, #52]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085f4:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
700085f8:	4a0b      	ldr	r2, [pc, #44]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
700085fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
700085fe:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
70008602:	4b09      	ldr	r3, [pc, #36]	@ (70008628 <HAL_PCD_MspInit+0xe8>)
70008604:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
70008608:	60fb      	str	r3, [r7, #12]
7000860a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
7000860c:	2200      	movs	r2, #0
7000860e:	2100      	movs	r1, #0
70008610:	205b      	movs	r0, #91	@ 0x5b
70008612:	f7f9 f9a6 	bl	70001962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
70008616:	205b      	movs	r0, #91	@ 0x5b
70008618:	f7f9 f9bd 	bl	70001996 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
7000861c:	bf00      	nop
7000861e:	37b0      	adds	r7, #176	@ 0xb0
70008620:	46bd      	mov	sp, r7
70008622:	bd80      	pop	{r7, pc}
70008624:	40040000 	.word	0x40040000
70008628:	58024400 	.word	0x58024400
7000862c:	58020000 	.word	0x58020000

70008630 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008630:	b580      	push	{r7, lr}
70008632:	b082      	sub	sp, #8
70008634:	af00      	add	r7, sp, #0
70008636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
70008638:	687b      	ldr	r3, [r7, #4]
7000863a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
7000863e:	687b      	ldr	r3, [r7, #4]
70008640:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70008644:	4619      	mov	r1, r3
70008646:	4610      	mov	r0, r2
70008648:	f7fe fc62 	bl	70006f10 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
7000864c:	bf00      	nop
7000864e:	3708      	adds	r7, #8
70008650:	46bd      	mov	sp, r7
70008652:	bd80      	pop	{r7, pc}

70008654 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008654:	b580      	push	{r7, lr}
70008656:	b082      	sub	sp, #8
70008658:	af00      	add	r7, sp, #0
7000865a:	6078      	str	r0, [r7, #4]
7000865c:	460b      	mov	r3, r1
7000865e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
70008660:	687b      	ldr	r3, [r7, #4]
70008662:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
70008666:	78fa      	ldrb	r2, [r7, #3]
70008668:	6879      	ldr	r1, [r7, #4]
7000866a:	4613      	mov	r3, r2
7000866c:	00db      	lsls	r3, r3, #3
7000866e:	4413      	add	r3, r2
70008670:	009b      	lsls	r3, r3, #2
70008672:	440b      	add	r3, r1
70008674:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70008678:	681a      	ldr	r2, [r3, #0]
7000867a:	78fb      	ldrb	r3, [r7, #3]
7000867c:	4619      	mov	r1, r3
7000867e:	f7fe fc9c 	bl	70006fba <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
70008682:	bf00      	nop
70008684:	3708      	adds	r7, #8
70008686:	46bd      	mov	sp, r7
70008688:	bd80      	pop	{r7, pc}

7000868a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000868a:	b580      	push	{r7, lr}
7000868c:	b082      	sub	sp, #8
7000868e:	af00      	add	r7, sp, #0
70008690:	6078      	str	r0, [r7, #4]
70008692:	460b      	mov	r3, r1
70008694:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
70008696:	687b      	ldr	r3, [r7, #4]
70008698:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
7000869c:	78fa      	ldrb	r2, [r7, #3]
7000869e:	6879      	ldr	r1, [r7, #4]
700086a0:	4613      	mov	r3, r2
700086a2:	00db      	lsls	r3, r3, #3
700086a4:	4413      	add	r3, r2
700086a6:	009b      	lsls	r3, r3, #2
700086a8:	440b      	add	r3, r1
700086aa:	3320      	adds	r3, #32
700086ac:	681a      	ldr	r2, [r3, #0]
700086ae:	78fb      	ldrb	r3, [r7, #3]
700086b0:	4619      	mov	r1, r3
700086b2:	f7fe fd35 	bl	70007120 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
700086b6:	bf00      	nop
700086b8:	3708      	adds	r7, #8
700086ba:	46bd      	mov	sp, r7
700086bc:	bd80      	pop	{r7, pc}

700086be <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700086be:	b580      	push	{r7, lr}
700086c0:	b082      	sub	sp, #8
700086c2:	af00      	add	r7, sp, #0
700086c4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
700086c6:	687b      	ldr	r3, [r7, #4]
700086c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700086cc:	4618      	mov	r0, r3
700086ce:	f7fe fe6f 	bl	700073b0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
700086d2:	bf00      	nop
700086d4:	3708      	adds	r7, #8
700086d6:	46bd      	mov	sp, r7
700086d8:	bd80      	pop	{r7, pc}

700086da <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700086da:	b580      	push	{r7, lr}
700086dc:	b084      	sub	sp, #16
700086de:	af00      	add	r7, sp, #0
700086e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
700086e2:	2301      	movs	r3, #1
700086e4:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
700086e6:	687b      	ldr	r3, [r7, #4]
700086e8:	79db      	ldrb	r3, [r3, #7]
700086ea:	2b00      	cmp	r3, #0
700086ec:	d102      	bne.n	700086f4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
700086ee:	2300      	movs	r3, #0
700086f0:	73fb      	strb	r3, [r7, #15]
700086f2:	e008      	b.n	70008706 <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
700086f4:	687b      	ldr	r3, [r7, #4]
700086f6:	79db      	ldrb	r3, [r3, #7]
700086f8:	2b02      	cmp	r3, #2
700086fa:	d102      	bne.n	70008702 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
700086fc:	2301      	movs	r3, #1
700086fe:	73fb      	strb	r3, [r7, #15]
70008700:	e001      	b.n	70008706 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
70008702:	f7f8 f8c1 	bl	70000888 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
70008706:	687b      	ldr	r3, [r7, #4]
70008708:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000870c:	7bfa      	ldrb	r2, [r7, #15]
7000870e:	4611      	mov	r1, r2
70008710:	4618      	mov	r0, r3
70008712:	f7fe fe09 	bl	70007328 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
70008716:	687b      	ldr	r3, [r7, #4]
70008718:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000871c:	4618      	mov	r0, r3
7000871e:	f7fe fdb1 	bl	70007284 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
70008722:	bf00      	nop
70008724:	3710      	adds	r7, #16
70008726:	46bd      	mov	sp, r7
70008728:	bd80      	pop	{r7, pc}
	...

7000872c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000872c:	b580      	push	{r7, lr}
7000872e:	b082      	sub	sp, #8
70008730:	af00      	add	r7, sp, #0
70008732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
70008734:	687b      	ldr	r3, [r7, #4]
70008736:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000873a:	4618      	mov	r0, r3
7000873c:	f7fe fe04 	bl	70007348 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
70008740:	687b      	ldr	r3, [r7, #4]
70008742:	7adb      	ldrb	r3, [r3, #11]
70008744:	2b00      	cmp	r3, #0
70008746:	d007      	beq.n	70008758 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
70008748:	f7f9 f810 	bl	7000176c <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
7000874c:	4b04      	ldr	r3, [pc, #16]	@ (70008760 <HAL_PCD_SuspendCallback+0x34>)
7000874e:	691b      	ldr	r3, [r3, #16]
70008750:	4a03      	ldr	r2, [pc, #12]	@ (70008760 <HAL_PCD_SuspendCallback+0x34>)
70008752:	f043 0306 	orr.w	r3, r3, #6
70008756:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
70008758:	bf00      	nop
7000875a:	3708      	adds	r7, #8
7000875c:	46bd      	mov	sp, r7
7000875e:	bd80      	pop	{r7, pc}
70008760:	e000ed00 	.word	0xe000ed00

70008764 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008764:	b580      	push	{r7, lr}
70008766:	b082      	sub	sp, #8
70008768:	af00      	add	r7, sp, #0
7000876a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
7000876c:	687b      	ldr	r3, [r7, #4]
7000876e:	7adb      	ldrb	r3, [r3, #11]
70008770:	2b00      	cmp	r3, #0
70008772:	d007      	beq.n	70008784 <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
70008774:	f7f9 f80a 	bl	7000178c <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
70008778:	4b0d      	ldr	r3, [pc, #52]	@ (700087b0 <HAL_PCD_ResumeCallback+0x4c>)
7000877a:	691b      	ldr	r3, [r3, #16]
7000877c:	4a0c      	ldr	r2, [pc, #48]	@ (700087b0 <HAL_PCD_ResumeCallback+0x4c>)
7000877e:	f023 0306 	bic.w	r3, r3, #6
70008782:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
70008784:	687b      	ldr	r3, [r7, #4]
70008786:	681b      	ldr	r3, [r3, #0]
70008788:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
7000878c:	681b      	ldr	r3, [r3, #0]
7000878e:	687a      	ldr	r2, [r7, #4]
70008790:	6812      	ldr	r2, [r2, #0]
70008792:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
70008796:	f023 0301 	bic.w	r3, r3, #1
7000879a:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
7000879c:	687b      	ldr	r3, [r7, #4]
7000879e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700087a2:	4618      	mov	r0, r3
700087a4:	f7fe fdec 	bl	70007380 <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
700087a8:	bf00      	nop
700087aa:	3708      	adds	r7, #8
700087ac:	46bd      	mov	sp, r7
700087ae:	bd80      	pop	{r7, pc}
700087b0:	e000ed00 	.word	0xe000ed00

700087b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700087b4:	b580      	push	{r7, lr}
700087b6:	b082      	sub	sp, #8
700087b8:	af00      	add	r7, sp, #0
700087ba:	6078      	str	r0, [r7, #4]
700087bc:	460b      	mov	r3, r1
700087be:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700087c0:	687b      	ldr	r3, [r7, #4]
700087c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700087c6:	78fa      	ldrb	r2, [r7, #3]
700087c8:	4611      	mov	r1, r2
700087ca:	4618      	mov	r0, r3
700087cc:	f7fe fe42 	bl	70007454 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
700087d0:	bf00      	nop
700087d2:	3708      	adds	r7, #8
700087d4:	46bd      	mov	sp, r7
700087d6:	bd80      	pop	{r7, pc}

700087d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700087d8:	b580      	push	{r7, lr}
700087da:	b082      	sub	sp, #8
700087dc:	af00      	add	r7, sp, #0
700087de:	6078      	str	r0, [r7, #4]
700087e0:	460b      	mov	r3, r1
700087e2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700087e4:	687b      	ldr	r3, [r7, #4]
700087e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700087ea:	78fa      	ldrb	r2, [r7, #3]
700087ec:	4611      	mov	r1, r2
700087ee:	4618      	mov	r0, r3
700087f0:	f7fe fdfe 	bl	700073f0 <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
700087f4:	bf00      	nop
700087f6:	3708      	adds	r7, #8
700087f8:	46bd      	mov	sp, r7
700087fa:	bd80      	pop	{r7, pc}

700087fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700087fc:	b580      	push	{r7, lr}
700087fe:	b082      	sub	sp, #8
70008800:	af00      	add	r7, sp, #0
70008802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
70008804:	687b      	ldr	r3, [r7, #4]
70008806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000880a:	4618      	mov	r0, r3
7000880c:	f7fe fe54 	bl	700074b8 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
70008810:	bf00      	nop
70008812:	3708      	adds	r7, #8
70008814:	46bd      	mov	sp, r7
70008816:	bd80      	pop	{r7, pc}

70008818 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70008818:	b580      	push	{r7, lr}
7000881a:	b082      	sub	sp, #8
7000881c:	af00      	add	r7, sp, #0
7000881e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
70008820:	687b      	ldr	r3, [r7, #4]
70008822:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70008826:	4618      	mov	r0, r3
70008828:	f7fe fe51 	bl	700074ce <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
7000882c:	bf00      	nop
7000882e:	3708      	adds	r7, #8
70008830:	46bd      	mov	sp, r7
70008832:	bd80      	pop	{r7, pc}

70008834 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
70008834:	b580      	push	{r7, lr}
70008836:	b082      	sub	sp, #8
70008838:	af00      	add	r7, sp, #0
7000883a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
7000883c:	687b      	ldr	r3, [r7, #4]
7000883e:	781b      	ldrb	r3, [r3, #0]
70008840:	2b01      	cmp	r3, #1
70008842:	d13c      	bne.n	700088be <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
70008844:	4a20      	ldr	r2, [pc, #128]	@ (700088c8 <USBD_LL_Init+0x94>)
70008846:	687b      	ldr	r3, [r7, #4]
70008848:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
7000884c:	687b      	ldr	r3, [r7, #4]
7000884e:	4a1e      	ldr	r2, [pc, #120]	@ (700088c8 <USBD_LL_Init+0x94>)
70008850:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
70008854:	4b1c      	ldr	r3, [pc, #112]	@ (700088c8 <USBD_LL_Init+0x94>)
70008856:	4a1d      	ldr	r2, [pc, #116]	@ (700088cc <USBD_LL_Init+0x98>)
70008858:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
7000885a:	4b1b      	ldr	r3, [pc, #108]	@ (700088c8 <USBD_LL_Init+0x94>)
7000885c:	2209      	movs	r2, #9
7000885e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
70008860:	4b19      	ldr	r3, [pc, #100]	@ (700088c8 <USBD_LL_Init+0x94>)
70008862:	2200      	movs	r2, #0
70008864:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
70008866:	4b18      	ldr	r3, [pc, #96]	@ (700088c8 <USBD_LL_Init+0x94>)
70008868:	2203      	movs	r2, #3
7000886a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
7000886c:	4b16      	ldr	r3, [pc, #88]	@ (700088c8 <USBD_LL_Init+0x94>)
7000886e:	2200      	movs	r2, #0
70008870:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
70008872:	4b15      	ldr	r3, [pc, #84]	@ (700088c8 <USBD_LL_Init+0x94>)
70008874:	2201      	movs	r2, #1
70008876:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
70008878:	4b13      	ldr	r3, [pc, #76]	@ (700088c8 <USBD_LL_Init+0x94>)
7000887a:	2200      	movs	r2, #0
7000887c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
7000887e:	4b12      	ldr	r3, [pc, #72]	@ (700088c8 <USBD_LL_Init+0x94>)
70008880:	2200      	movs	r2, #0
70008882:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
70008884:	4b10      	ldr	r3, [pc, #64]	@ (700088c8 <USBD_LL_Init+0x94>)
70008886:	2200      	movs	r2, #0
70008888:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
7000888a:	4b0f      	ldr	r3, [pc, #60]	@ (700088c8 <USBD_LL_Init+0x94>)
7000888c:	2200      	movs	r2, #0
7000888e:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
70008890:	480d      	ldr	r0, [pc, #52]	@ (700088c8 <USBD_LL_Init+0x94>)
70008892:	f7f9 fc05 	bl	700020a0 <HAL_PCD_Init>
70008896:	4603      	mov	r3, r0
70008898:	2b00      	cmp	r3, #0
7000889a:	d001      	beq.n	700088a0 <USBD_LL_Init+0x6c>
  {
    Error_Handler();
7000889c:	f7f7 fff4 	bl	70000888 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN USB_HS_FIFO_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
700088a0:	f44f 7100 	mov.w	r1, #512	@ 0x200
700088a4:	4808      	ldr	r0, [pc, #32]	@ (700088c8 <USBD_LL_Init+0x94>)
700088a6:	f7fa fe4e 	bl	70003546 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x40);
700088aa:	2240      	movs	r2, #64	@ 0x40
700088ac:	2100      	movs	r1, #0
700088ae:	4806      	ldr	r0, [pc, #24]	@ (700088c8 <USBD_LL_Init+0x94>)
700088b0:	f7fa fe02 	bl	700034b8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x80);
700088b4:	2280      	movs	r2, #128	@ 0x80
700088b6:	2101      	movs	r1, #1
700088b8:	4803      	ldr	r0, [pc, #12]	@ (700088c8 <USBD_LL_Init+0x94>)
700088ba:	f7fa fdfd 	bl	700034b8 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END USB_HS_FIFO_Configuration */
  }
  return USBD_OK;
700088be:	2300      	movs	r3, #0
}
700088c0:	4618      	mov	r0, r3
700088c2:	3708      	adds	r7, #8
700088c4:	46bd      	mov	sp, r7
700088c6:	bd80      	pop	{r7, pc}
700088c8:	24027810 	.word	0x24027810
700088cc:	40040000 	.word	0x40040000

700088d0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
700088d0:	b580      	push	{r7, lr}
700088d2:	b084      	sub	sp, #16
700088d4:	af00      	add	r7, sp, #0
700088d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
700088d8:	2300      	movs	r3, #0
700088da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700088dc:	2300      	movs	r3, #0
700088de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
700088e0:	687b      	ldr	r3, [r7, #4]
700088e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700088e6:	4618      	mov	r0, r3
700088e8:	f7f9 fcf2 	bl	700022d0 <HAL_PCD_Start>
700088ec:	4603      	mov	r3, r0
700088ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700088f0:	7bfb      	ldrb	r3, [r7, #15]
700088f2:	4618      	mov	r0, r3
700088f4:	f000 f930 	bl	70008b58 <USBD_Get_USB_Status>
700088f8:	4603      	mov	r3, r0
700088fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700088fc:	7bbb      	ldrb	r3, [r7, #14]
}
700088fe:	4618      	mov	r0, r3
70008900:	3710      	adds	r7, #16
70008902:	46bd      	mov	sp, r7
70008904:	bd80      	pop	{r7, pc}

70008906 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
70008906:	b580      	push	{r7, lr}
70008908:	b084      	sub	sp, #16
7000890a:	af00      	add	r7, sp, #0
7000890c:	6078      	str	r0, [r7, #4]
7000890e:	4608      	mov	r0, r1
70008910:	4611      	mov	r1, r2
70008912:	461a      	mov	r2, r3
70008914:	4603      	mov	r3, r0
70008916:	70fb      	strb	r3, [r7, #3]
70008918:	460b      	mov	r3, r1
7000891a:	70bb      	strb	r3, [r7, #2]
7000891c:	4613      	mov	r3, r2
7000891e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008920:	2300      	movs	r3, #0
70008922:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008924:	2300      	movs	r3, #0
70008926:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
70008928:	687b      	ldr	r3, [r7, #4]
7000892a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
7000892e:	78bb      	ldrb	r3, [r7, #2]
70008930:	883a      	ldrh	r2, [r7, #0]
70008932:	78f9      	ldrb	r1, [r7, #3]
70008934:	f7fa f9f3 	bl	70002d1e <HAL_PCD_EP_Open>
70008938:	4603      	mov	r3, r0
7000893a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000893c:	7bfb      	ldrb	r3, [r7, #15]
7000893e:	4618      	mov	r0, r3
70008940:	f000 f90a 	bl	70008b58 <USBD_Get_USB_Status>
70008944:	4603      	mov	r3, r0
70008946:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008948:	7bbb      	ldrb	r3, [r7, #14]
}
7000894a:	4618      	mov	r0, r3
7000894c:	3710      	adds	r7, #16
7000894e:	46bd      	mov	sp, r7
70008950:	bd80      	pop	{r7, pc}

70008952 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008952:	b580      	push	{r7, lr}
70008954:	b084      	sub	sp, #16
70008956:	af00      	add	r7, sp, #0
70008958:	6078      	str	r0, [r7, #4]
7000895a:	460b      	mov	r3, r1
7000895c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000895e:	2300      	movs	r3, #0
70008960:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008962:	2300      	movs	r3, #0
70008964:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
70008966:	687b      	ldr	r3, [r7, #4]
70008968:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
7000896c:	78fa      	ldrb	r2, [r7, #3]
7000896e:	4611      	mov	r1, r2
70008970:	4618      	mov	r0, r3
70008972:	f7fa fa3e 	bl	70002df2 <HAL_PCD_EP_Close>
70008976:	4603      	mov	r3, r0
70008978:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
7000897a:	7bfb      	ldrb	r3, [r7, #15]
7000897c:	4618      	mov	r0, r3
7000897e:	f000 f8eb 	bl	70008b58 <USBD_Get_USB_Status>
70008982:	4603      	mov	r3, r0
70008984:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008986:	7bbb      	ldrb	r3, [r7, #14]
}
70008988:	4618      	mov	r0, r3
7000898a:	3710      	adds	r7, #16
7000898c:	46bd      	mov	sp, r7
7000898e:	bd80      	pop	{r7, pc}

70008990 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008990:	b580      	push	{r7, lr}
70008992:	b084      	sub	sp, #16
70008994:	af00      	add	r7, sp, #0
70008996:	6078      	str	r0, [r7, #4]
70008998:	460b      	mov	r3, r1
7000899a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
7000899c:	2300      	movs	r3, #0
7000899e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700089a0:	2300      	movs	r3, #0
700089a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
700089a4:	687b      	ldr	r3, [r7, #4]
700089a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700089aa:	78fa      	ldrb	r2, [r7, #3]
700089ac:	4611      	mov	r1, r2
700089ae:	4618      	mov	r0, r3
700089b0:	f7fa fade 	bl	70002f70 <HAL_PCD_EP_SetStall>
700089b4:	4603      	mov	r3, r0
700089b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700089b8:	7bfb      	ldrb	r3, [r7, #15]
700089ba:	4618      	mov	r0, r3
700089bc:	f000 f8cc 	bl	70008b58 <USBD_Get_USB_Status>
700089c0:	4603      	mov	r3, r0
700089c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
700089c4:	7bbb      	ldrb	r3, [r7, #14]
}
700089c6:	4618      	mov	r0, r3
700089c8:	3710      	adds	r7, #16
700089ca:	46bd      	mov	sp, r7
700089cc:	bd80      	pop	{r7, pc}

700089ce <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
700089ce:	b580      	push	{r7, lr}
700089d0:	b084      	sub	sp, #16
700089d2:	af00      	add	r7, sp, #0
700089d4:	6078      	str	r0, [r7, #4]
700089d6:	460b      	mov	r3, r1
700089d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
700089da:	2300      	movs	r3, #0
700089dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
700089de:	2300      	movs	r3, #0
700089e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
700089e2:	687b      	ldr	r3, [r7, #4]
700089e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
700089e8:	78fa      	ldrb	r2, [r7, #3]
700089ea:	4611      	mov	r1, r2
700089ec:	4618      	mov	r0, r3
700089ee:	f7fa fb22 	bl	70003036 <HAL_PCD_EP_ClrStall>
700089f2:	4603      	mov	r3, r0
700089f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
700089f6:	7bfb      	ldrb	r3, [r7, #15]
700089f8:	4618      	mov	r0, r3
700089fa:	f000 f8ad 	bl	70008b58 <USBD_Get_USB_Status>
700089fe:	4603      	mov	r3, r0
70008a00:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008a02:	7bbb      	ldrb	r3, [r7, #14]
}
70008a04:	4618      	mov	r0, r3
70008a06:	3710      	adds	r7, #16
70008a08:	46bd      	mov	sp, r7
70008a0a:	bd80      	pop	{r7, pc}

70008a0c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70008a0c:	b480      	push	{r7}
70008a0e:	b085      	sub	sp, #20
70008a10:	af00      	add	r7, sp, #0
70008a12:	6078      	str	r0, [r7, #4]
70008a14:	460b      	mov	r3, r1
70008a16:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
70008a18:	687b      	ldr	r3, [r7, #4]
70008a1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008a1e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
70008a20:	f997 3003 	ldrsb.w	r3, [r7, #3]
70008a24:	2b00      	cmp	r3, #0
70008a26:	da0b      	bge.n	70008a40 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
70008a28:	78fb      	ldrb	r3, [r7, #3]
70008a2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70008a2e:	68f9      	ldr	r1, [r7, #12]
70008a30:	4613      	mov	r3, r2
70008a32:	00db      	lsls	r3, r3, #3
70008a34:	4413      	add	r3, r2
70008a36:	009b      	lsls	r3, r3, #2
70008a38:	440b      	add	r3, r1
70008a3a:	3316      	adds	r3, #22
70008a3c:	781b      	ldrb	r3, [r3, #0]
70008a3e:	e00b      	b.n	70008a58 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
70008a40:	78fb      	ldrb	r3, [r7, #3]
70008a42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70008a46:	68f9      	ldr	r1, [r7, #12]
70008a48:	4613      	mov	r3, r2
70008a4a:	00db      	lsls	r3, r3, #3
70008a4c:	4413      	add	r3, r2
70008a4e:	009b      	lsls	r3, r3, #2
70008a50:	440b      	add	r3, r1
70008a52:	f203 2356 	addw	r3, r3, #598	@ 0x256
70008a56:	781b      	ldrb	r3, [r3, #0]
  }
}
70008a58:	4618      	mov	r0, r3
70008a5a:	3714      	adds	r7, #20
70008a5c:	46bd      	mov	sp, r7
70008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
70008a62:	4770      	bx	lr

70008a64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
70008a64:	b580      	push	{r7, lr}
70008a66:	b084      	sub	sp, #16
70008a68:	af00      	add	r7, sp, #0
70008a6a:	6078      	str	r0, [r7, #4]
70008a6c:	460b      	mov	r3, r1
70008a6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008a70:	2300      	movs	r3, #0
70008a72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008a74:	2300      	movs	r3, #0
70008a76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
70008a78:	687b      	ldr	r3, [r7, #4]
70008a7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70008a7e:	78fa      	ldrb	r2, [r7, #3]
70008a80:	4611      	mov	r1, r2
70008a82:	4618      	mov	r0, r3
70008a84:	f7fa f927 	bl	70002cd6 <HAL_PCD_SetAddress>
70008a88:	4603      	mov	r3, r0
70008a8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008a8c:	7bfb      	ldrb	r3, [r7, #15]
70008a8e:	4618      	mov	r0, r3
70008a90:	f000 f862 	bl	70008b58 <USBD_Get_USB_Status>
70008a94:	4603      	mov	r3, r0
70008a96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70008a98:	7bbb      	ldrb	r3, [r7, #14]
}
70008a9a:	4618      	mov	r0, r3
70008a9c:	3710      	adds	r7, #16
70008a9e:	46bd      	mov	sp, r7
70008aa0:	bd80      	pop	{r7, pc}

70008aa2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70008aa2:	b580      	push	{r7, lr}
70008aa4:	b086      	sub	sp, #24
70008aa6:	af00      	add	r7, sp, #0
70008aa8:	60f8      	str	r0, [r7, #12]
70008aaa:	607a      	str	r2, [r7, #4]
70008aac:	603b      	str	r3, [r7, #0]
70008aae:	460b      	mov	r3, r1
70008ab0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008ab2:	2300      	movs	r3, #0
70008ab4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008ab6:	2300      	movs	r3, #0
70008ab8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
70008aba:	68fb      	ldr	r3, [r7, #12]
70008abc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70008ac0:	7af9      	ldrb	r1, [r7, #11]
70008ac2:	683b      	ldr	r3, [r7, #0]
70008ac4:	687a      	ldr	r2, [r7, #4]
70008ac6:	f7fa fa19 	bl	70002efc <HAL_PCD_EP_Transmit>
70008aca:	4603      	mov	r3, r0
70008acc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008ace:	7dfb      	ldrb	r3, [r7, #23]
70008ad0:	4618      	mov	r0, r3
70008ad2:	f000 f841 	bl	70008b58 <USBD_Get_USB_Status>
70008ad6:	4603      	mov	r3, r0
70008ad8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70008ada:	7dbb      	ldrb	r3, [r7, #22]
}
70008adc:	4618      	mov	r0, r3
70008ade:	3718      	adds	r7, #24
70008ae0:	46bd      	mov	sp, r7
70008ae2:	bd80      	pop	{r7, pc}

70008ae4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70008ae4:	b580      	push	{r7, lr}
70008ae6:	b086      	sub	sp, #24
70008ae8:	af00      	add	r7, sp, #0
70008aea:	60f8      	str	r0, [r7, #12]
70008aec:	607a      	str	r2, [r7, #4]
70008aee:	603b      	str	r3, [r7, #0]
70008af0:	460b      	mov	r3, r1
70008af2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70008af4:	2300      	movs	r3, #0
70008af6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008af8:	2300      	movs	r3, #0
70008afa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
70008afc:	68fb      	ldr	r3, [r7, #12]
70008afe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70008b02:	7af9      	ldrb	r1, [r7, #11]
70008b04:	683b      	ldr	r3, [r7, #0]
70008b06:	687a      	ldr	r2, [r7, #4]
70008b08:	f7fa f9bd 	bl	70002e86 <HAL_PCD_EP_Receive>
70008b0c:	4603      	mov	r3, r0
70008b0e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70008b10:	7dfb      	ldrb	r3, [r7, #23]
70008b12:	4618      	mov	r0, r3
70008b14:	f000 f820 	bl	70008b58 <USBD_Get_USB_Status>
70008b18:	4603      	mov	r3, r0
70008b1a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70008b1c:	7dbb      	ldrb	r3, [r7, #22]
}
70008b1e:	4618      	mov	r0, r3
70008b20:	3718      	adds	r7, #24
70008b22:	46bd      	mov	sp, r7
70008b24:	bd80      	pop	{r7, pc}
	...

70008b28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
70008b28:	b480      	push	{r7}
70008b2a:	b083      	sub	sp, #12
70008b2c:	af00      	add	r7, sp, #0
70008b2e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
70008b30:	4b03      	ldr	r3, [pc, #12]	@ (70008b40 <USBD_static_malloc+0x18>)
}
70008b32:	4618      	mov	r0, r3
70008b34:	370c      	adds	r7, #12
70008b36:	46bd      	mov	sp, r7
70008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
70008b3c:	4770      	bx	lr
70008b3e:	bf00      	nop
70008b40:	24027cf4 	.word	0x24027cf4

70008b44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
70008b44:	b480      	push	{r7}
70008b46:	b083      	sub	sp, #12
70008b48:	af00      	add	r7, sp, #0
70008b4a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
70008b4c:	bf00      	nop
70008b4e:	370c      	adds	r7, #12
70008b50:	46bd      	mov	sp, r7
70008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
70008b56:	4770      	bx	lr

70008b58 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
70008b58:	b480      	push	{r7}
70008b5a:	b085      	sub	sp, #20
70008b5c:	af00      	add	r7, sp, #0
70008b5e:	4603      	mov	r3, r0
70008b60:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
70008b62:	2300      	movs	r3, #0
70008b64:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
70008b66:	79fb      	ldrb	r3, [r7, #7]
70008b68:	2b03      	cmp	r3, #3
70008b6a:	d817      	bhi.n	70008b9c <USBD_Get_USB_Status+0x44>
70008b6c:	a201      	add	r2, pc, #4	@ (adr r2, 70008b74 <USBD_Get_USB_Status+0x1c>)
70008b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008b72:	bf00      	nop
70008b74:	70008b85 	.word	0x70008b85
70008b78:	70008b8b 	.word	0x70008b8b
70008b7c:	70008b91 	.word	0x70008b91
70008b80:	70008b97 	.word	0x70008b97
  {
    case HAL_OK :
      usb_status = USBD_OK;
70008b84:	2300      	movs	r3, #0
70008b86:	73fb      	strb	r3, [r7, #15]
    break;
70008b88:	e00b      	b.n	70008ba2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
70008b8a:	2303      	movs	r3, #3
70008b8c:	73fb      	strb	r3, [r7, #15]
    break;
70008b8e:	e008      	b.n	70008ba2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
70008b90:	2301      	movs	r3, #1
70008b92:	73fb      	strb	r3, [r7, #15]
    break;
70008b94:	e005      	b.n	70008ba2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
70008b96:	2303      	movs	r3, #3
70008b98:	73fb      	strb	r3, [r7, #15]
    break;
70008b9a:	e002      	b.n	70008ba2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
70008b9c:	2303      	movs	r3, #3
70008b9e:	73fb      	strb	r3, [r7, #15]
    break;
70008ba0:	bf00      	nop
  }
  return usb_status;
70008ba2:	7bfb      	ldrb	r3, [r7, #15]
}
70008ba4:	4618      	mov	r0, r3
70008ba6:	3714      	adds	r7, #20
70008ba8:	46bd      	mov	sp, r7
70008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
70008bae:	4770      	bx	lr

70008bb0 <memset>:
70008bb0:	4402      	add	r2, r0
70008bb2:	4603      	mov	r3, r0
70008bb4:	4293      	cmp	r3, r2
70008bb6:	d100      	bne.n	70008bba <memset+0xa>
70008bb8:	4770      	bx	lr
70008bba:	f803 1b01 	strb.w	r1, [r3], #1
70008bbe:	e7f9      	b.n	70008bb4 <memset+0x4>

70008bc0 <__libc_init_array>:
70008bc0:	b570      	push	{r4, r5, r6, lr}
70008bc2:	4d0d      	ldr	r5, [pc, #52]	@ (70008bf8 <__libc_init_array+0x38>)
70008bc4:	4c0d      	ldr	r4, [pc, #52]	@ (70008bfc <__libc_init_array+0x3c>)
70008bc6:	1b64      	subs	r4, r4, r5
70008bc8:	10a4      	asrs	r4, r4, #2
70008bca:	2600      	movs	r6, #0
70008bcc:	42a6      	cmp	r6, r4
70008bce:	d109      	bne.n	70008be4 <__libc_init_array+0x24>
70008bd0:	4d0b      	ldr	r5, [pc, #44]	@ (70008c00 <__libc_init_array+0x40>)
70008bd2:	4c0c      	ldr	r4, [pc, #48]	@ (70008c04 <__libc_init_array+0x44>)
70008bd4:	f000 f826 	bl	70008c24 <_init>
70008bd8:	1b64      	subs	r4, r4, r5
70008bda:	10a4      	asrs	r4, r4, #2
70008bdc:	2600      	movs	r6, #0
70008bde:	42a6      	cmp	r6, r4
70008be0:	d105      	bne.n	70008bee <__libc_init_array+0x2e>
70008be2:	bd70      	pop	{r4, r5, r6, pc}
70008be4:	f855 3b04 	ldr.w	r3, [r5], #4
70008be8:	4798      	blx	r3
70008bea:	3601      	adds	r6, #1
70008bec:	e7ee      	b.n	70008bcc <__libc_init_array+0xc>
70008bee:	f855 3b04 	ldr.w	r3, [r5], #4
70008bf2:	4798      	blx	r3
70008bf4:	3601      	adds	r6, #1
70008bf6:	e7f2      	b.n	70008bde <__libc_init_array+0x1e>
70008bf8:	70008ca4 	.word	0x70008ca4
70008bfc:	70008ca4 	.word	0x70008ca4
70008c00:	70008ca4 	.word	0x70008ca4
70008c04:	70008ca8 	.word	0x70008ca8

70008c08 <memcpy>:
70008c08:	440a      	add	r2, r1
70008c0a:	4291      	cmp	r1, r2
70008c0c:	f100 33ff 	add.w	r3, r0, #4294967295
70008c10:	d100      	bne.n	70008c14 <memcpy+0xc>
70008c12:	4770      	bx	lr
70008c14:	b510      	push	{r4, lr}
70008c16:	f811 4b01 	ldrb.w	r4, [r1], #1
70008c1a:	f803 4f01 	strb.w	r4, [r3, #1]!
70008c1e:	4291      	cmp	r1, r2
70008c20:	d1f9      	bne.n	70008c16 <memcpy+0xe>
70008c22:	bd10      	pop	{r4, pc}

70008c24 <_init>:
70008c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70008c26:	bf00      	nop
70008c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
70008c2a:	bc08      	pop	{r3}
70008c2c:	469e      	mov	lr, r3
70008c2e:	4770      	bx	lr

70008c30 <_fini>:
70008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70008c32:	bf00      	nop
70008c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
70008c36:	bc08      	pop	{r3}
70008c38:	469e      	mov	lr, r3
70008c3a:	4770      	bx	lr
