Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 15:57:36 2023
| Host         : LAPTOP-C9N1JGD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.640       -1.051                      2                  724        0.141        0.000                      0                  724        4.500        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.640       -1.051                      2                  724        0.141        0.000                      0                  724        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -1.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.664ns  (logic 4.913ns (46.071%)  route 5.751ns (53.929%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.138    auto/test_shifter/CLK
    SLICE_X50Y27         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=5, routed)           0.605     6.261    auto/test_shifter/M_state_q[0]
    SLICE_X49Y27         LUT3 (Prop_lut3_I2_O)        0.124     6.385 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=46, routed)          0.184     6.569    auto/test_shifter/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.124     6.693 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.404     7.097    auto/M_aluUnit_a[3]
    SLICE_X48Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.677 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.677    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.834 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.544     8.378    auto/test_shifter/CO[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     9.175 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_45/CO[2]
                         net (fo=2, routed)           0.209     9.384    auto/test_shifter/io_seg_OBUF[6]_inst_i_45_n_1
    SLICE_X49Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.153 r  auto/test_shifter/M_track_failure_q_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.153    auto/test_shifter/M_track_failure_q_reg_i_43_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.424 r  auto/test_shifter/M_track_failure_q_reg_i_41/CO[0]
                         net (fo=4, routed)           0.561    10.985    auto/test_shifter/M_track_failure_q_reg_i_41_n_3
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    11.814 r  auto/test_shifter/io_seg_OBUF[6]_inst_i_66/CO[3]
                         net (fo=2, routed)           0.667    12.480    auto/test_shifter/io_seg_OBUF[6]_inst_i_66_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124    12.604 r  auto/test_shifter/io_led_OBUF[9]_inst_i_37/O
                         net (fo=6, routed)           0.807    13.411    auto/test_shifter/io_dip[0]_1
    SLICE_X49Y31         LUT4 (Prop_lut4_I1_O)        0.124    13.535 r  auto/test_shifter/M_track_failure_q_i_18/O
                         net (fo=5, routed)           0.477    14.012    auto/test_shifter/M_track_failure_q_i_18_n_0
    SLICE_X52Y31         LUT4 (Prop_lut4_I2_O)        0.124    14.136 r  auto/test_shifter/io_led_OBUF[9]_inst_i_28/O
                         net (fo=1, routed)           0.466    14.602    auto/test_shifter/io_led_OBUF[9]_inst_i_28_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.726 r  auto/test_shifter/io_led_OBUF[9]_inst_i_13/O
                         net (fo=2, routed)           0.663    15.389    auto/test_shifter/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124    15.513 r  auto/test_shifter/M_track_failure_q_i_5/O
                         net (fo=1, routed)           0.165    15.678    auto/test_shifter/M_track_failure_d
    SLICE_X50Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.802 r  auto/test_shifter/M_track_failure_q_i_1__1/O
                         net (fo=1, routed)           0.000    15.802    auto/test_shifter/M_track_failure_q_i_1__1_n_0
    SLICE_X50Y31         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.442    14.847    auto/test_shifter/CLK
    SLICE_X50Y31         FDRE                                         r  auto/test_shifter/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.077    15.162    auto/test_shifter/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.418ns  (logic 5.227ns (50.172%)  route 5.191ns (49.828%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.138    auto/test_multiply/CLK
    SLICE_X54Y27         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  auto/test_multiply/M_current_test_case_register_q_reg[3]/Q
                         net (fo=24, routed)          1.160     6.817    auto/test_multiply/alu_unit/multiplyUnit/Q[3]
    SLICE_X52Y28         LUT5 (Prop_lut5_I3_O)        0.124     6.941 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b1__2/O
                         net (fo=1, routed)           0.292     7.233    auto/test_multiply/alu_unit/multiplyUnit/g0_b1__2_n_0
    SLICE_X53Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.357 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_10/O
                         net (fo=1, routed)           0.415     7.772    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[1]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[1]_P[5])
                                                      3.841    11.613 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[5]
                         net (fo=5, routed)           1.036    12.649    auto/test_multiply/alu_unit/multiplyUnit/out0_n_100
    SLICE_X55Y26         LUT5 (Prop_lut5_I0_O)        0.124    12.773 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_26__0/O
                         net (fo=2, routed)           0.584    13.357    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_26__0_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.481 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_10__1/O
                         net (fo=3, routed)           0.768    14.248    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_10__1_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.372 f  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_31/O
                         net (fo=2, routed)           0.461    14.833    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_31_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124    14.957 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1_comp/O
                         net (fo=1, routed)           0.475    15.433    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_d
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.557 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.557    auto/test_multiply/alu_unit_n_5
    SLICE_X56Y25         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.436    14.841    auto/test_multiply/CLK
    SLICE_X56Y25         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.081    15.146    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.731ns (32.600%)  route 5.646ns (67.400%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.567     5.151    auto/test_adder/CLK
    SLICE_X54Y37         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDRE (Prop_fdre_C_Q)         0.518     5.669 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=9, routed)           0.688     6.358    auto/test_adder/M_state_q_0[1]
    SLICE_X55Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.482 r  auto/test_adder/M_track_failure_q_i_6/O
                         net (fo=33, routed)          0.869     7.351    auto/test_adder/M_track_failure_q_i_6_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.153     7.504 r  auto/test_adder/out_intermediate0_carry_i_1/O
                         net (fo=1, routed)           0.529     8.034    auto/M_alu_unit_a[0]
    SLICE_X49Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     8.821 r  auto/alu_unit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.821    auto/alu_unit/out_intermediate0_carry_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.060 r  auto/alu_unit/out_intermediate0_carry__0/O[2]
                         net (fo=3, routed)           0.891     9.950    auto/test_adder/M_reg_current_out_q_reg[7]_0[2]
    SLICE_X48Y34         LUT5 (Prop_lut5_I3_O)        0.330    10.280 f  auto/test_adder/M_track_failure_q_i_15__0/O
                         net (fo=3, routed)           0.810    11.090    auto/test_adder/M_track_failure_q_i_15__0_n_0
    SLICE_X48Y37         LUT6 (Prop_lut6_I1_O)        0.332    11.422 f  auto/test_adder/M_track_failure_q_i_13__0/O
                         net (fo=1, routed)           0.566    11.989    auto/test_adder/M_track_failure_q_i_13__0_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.113 f  auto/test_adder/M_track_failure_q_i_7__0/O
                         net (fo=2, routed)           0.584    12.696    auto/test_adder/M_track_failure_q_i_7__0_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.820 r  auto/test_adder/M_track_failure_q_i_1/O
                         net (fo=2, routed)           0.708    13.529    auto/test_adder/M_track_failure_d
    SLICE_X55Y36         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.447    14.852    auto/test_adder/CLK
    SLICE_X55Y36         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X55Y36         FDRE (Setup_fdre_C_D)       -0.067    15.023    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 manual/M_alufn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.709ns (37.163%)  route 4.581ns (62.837%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.633     5.217    manual/CLK
    SLICE_X63Y35         FDRE                                         r  manual/M_alufn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  manual/M_alufn_q_reg[1]/Q
                         net (fo=71, routed)          1.088     6.724    manual/aluUnit/out_intermediate0_carry_i_8__0_0[1]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.299     7.023 r  manual/aluUnit/out_intermediate0_carry_i_10/O
                         net (fo=28, routed)          1.113     8.136    manual/aluUnit/out_intermediate0_carry_i_10_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.260 r  manual/aluUnit/out_intermediate0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     8.260    manual/aluUnit/out_intermediate0_carry_i_8__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.810 r  manual/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.810    manual/aluUnit/out_intermediate0_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  manual/aluUnit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.924    manual/aluUnit/out_intermediate0_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  manual/aluUnit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.038    manual/aluUnit/out_intermediate0_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.351 r  manual/aluUnit/out_intermediate0_carry__2/O[3]
                         net (fo=5, routed)           0.832    10.183    manual/aluUnit/M_adderUnit_n
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.334    10.517 r  manual/aluUnit/M_result_q[15]_i_4/O
                         net (fo=1, routed)           0.433    10.950    manual/aluUnit/multiplyUnit/M_result_q_reg[15]_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.326    11.276 r  manual/aluUnit/multiplyUnit/M_result_q[15]_i_2/O
                         net (fo=2, routed)           0.425    11.702    manual/aluUnit/multiplyUnit/M_result_q[15]_i_2_n_0
    SLICE_X60Y34         LUT3 (Prop_lut3_I0_O)        0.116    11.818 r  manual/aluUnit/multiplyUnit/M_segs_q[15]_i_1/O
                         net (fo=1, routed)           0.689    12.507    manual/M_segs_d[15]
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.447    14.852    manual/CLK
    SLICE_X57Y34         FDRE                                         r  manual/M_segs_q_reg[15]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)       -0.271    14.805    manual/M_segs_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 4.376ns (59.977%)  route 2.920ns (40.023%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.650     5.234    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y12          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009     9.243 r  manual/aluUnit/multiplyUnit/out0/P[9]
                         net (fo=1, routed)           1.290    10.533    manual/aluUnit/multiplyUnit/out0_n_96
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.657 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_3/O
                         net (fo=1, routed)           0.429    11.086    manual/aluUnit/multiplyUnit/M_result_q[9]_i_3_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.210 r  manual/aluUnit/multiplyUnit/M_result_q[9]_i_2/O
                         net (fo=2, routed)           0.546    11.756    manual/aluUnit/multiplyUnit/M_result_q[9]_i_2_n_0
    SLICE_X61Y35         LUT3 (Prop_lut3_I1_O)        0.119    11.875 r  manual/aluUnit/multiplyUnit/M_segs_q[9]_i_1/O
                         net (fo=1, routed)           0.655    12.530    manual/M_segs_d[9]
    SLICE_X56Y35         FDRE                                         r  manual/M_segs_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.448    14.853    manual/CLK
    SLICE_X56Y35         FDRE                                         r  manual/M_segs_q_reg[9]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)       -0.235    14.842    manual/M_segs_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 4.375ns (60.635%)  route 2.840ns (39.365%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.650     5.234    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y12          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.243 r  manual/aluUnit/multiplyUnit/out0/P[10]
                         net (fo=1, routed)           1.051    10.294    manual/aluUnit/multiplyUnit/out0_n_95
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.418 r  manual/aluUnit/multiplyUnit/M_result_q[10]_i_3/O
                         net (fo=1, routed)           0.462    10.880    manual/aluUnit/multiplyUnit/M_result_q[10]_i_3_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124    11.004 f  manual/aluUnit/multiplyUnit/M_result_q[10]_i_2/O
                         net (fo=2, routed)           0.559    11.563    manual/aluUnit/multiplyUnit/M_result_q[10]_i_2_n_0
    SLICE_X62Y35         LUT3 (Prop_lut3_I2_O)        0.118    11.681 r  manual/aluUnit/multiplyUnit/M_segs_q[10]_i_1/O
                         net (fo=1, routed)           0.769    12.449    manual/M_segs_d[10]
    SLICE_X57Y33         FDRE                                         r  manual/M_segs_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.446    14.851    manual/CLK
    SLICE_X57Y33         FDRE                                         r  manual/M_segs_q_reg[10]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X57Y33         FDRE (Setup_fdre_C_D)       -0.269    14.806    manual/M_segs_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.375ns (61.032%)  route 2.793ns (38.968%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.650     5.234    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y12          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.243 r  manual/aluUnit/multiplyUnit/out0/P[8]
                         net (fo=1, routed)           1.233    10.475    manual/aluUnit/multiplyUnit/out0_n_97
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.599 r  manual/aluUnit/multiplyUnit/M_result_q[8]_i_3/O
                         net (fo=1, routed)           0.468    11.068    manual/aluUnit/multiplyUnit/M_result_q[8]_i_3_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.124    11.192 r  manual/aluUnit/multiplyUnit/M_result_q[8]_i_2/O
                         net (fo=2, routed)           0.395    11.587    manual/aluUnit/multiplyUnit/M_result_q[8]_i_2_n_0
    SLICE_X59Y33         LUT3 (Prop_lut3_I1_O)        0.118    11.705 r  manual/aluUnit/multiplyUnit/M_segs_q[8]_i_1/O
                         net (fo=1, routed)           0.697    12.402    manual/M_segs_d[8]
    SLICE_X57Y32         FDRE                                         r  manual/M_segs_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.445    14.850    manual/CLK
    SLICE_X57Y32         FDRE                                         r  manual/M_segs_q_reg[8]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)       -0.269    14.805    manual/M_segs_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.251ns (59.306%)  route 2.917ns (40.694%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.650     5.234    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y12          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.243 r  manual/aluUnit/multiplyUnit/out0/P[11]
                         net (fo=1, routed)           1.515    10.758    manual/aluUnit/multiplyUnit/out0_n_94
    SLICE_X59Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.882 r  manual/aluUnit/multiplyUnit/M_result_q[11]_i_2/O
                         net (fo=2, routed)           0.544    11.426    manual/aluUnit/multiplyUnit/M_result_q[11]_i_2_n_0
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.118    11.544 r  manual/aluUnit/multiplyUnit/M_segs_q[11]_i_1/O
                         net (fo=1, routed)           0.858    12.402    manual/M_segs_d[11]
    SLICE_X55Y32         FDRE                                         r  manual/M_segs_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.444    14.849    manual/CLK
    SLICE_X55Y32         FDRE                                         r  manual/M_segs_q_reg[11]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.269    14.818    manual/M_segs_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 manual/aluUnit/multiplyUnit/out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual/M_segs_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 4.283ns (60.520%)  route 2.794ns (39.480%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.650     5.234    manual/aluUnit/multiplyUnit/CLK
    DSP48_X1Y12          DSP48E1                                      r  manual/aluUnit/multiplyUnit/out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.243 r  manual/aluUnit/multiplyUnit/out0/P[12]
                         net (fo=1, routed)           1.411    10.654    manual/aluUnit/multiplyUnit/out0_n_93
    SLICE_X59Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.778 f  manual/aluUnit/multiplyUnit/M_result_q[12]_i_2/O
                         net (fo=2, routed)           0.576    11.354    manual/aluUnit/multiplyUnit/M_result_q[12]_i_2_n_0
    SLICE_X58Y35         LUT3 (Prop_lut3_I2_O)        0.150    11.504 r  manual/aluUnit/multiplyUnit/M_segs_q[12]_i_1/O
                         net (fo=1, routed)           0.807    12.311    manual/M_segs_d[12]
    SLICE_X57Y31         FDRE                                         r  manual/M_segs_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.443    14.848    manual/CLK
    SLICE_X57Y31         FDRE                                         r  manual/M_segs_q_reg[12]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)       -0.275    14.797    manual/M_segs_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 auto/test_compare/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.729ns (36.856%)  route 4.676ns (63.144%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.566     5.150    auto/test_compare/CLK
    SLICE_X54Y36         FDRE                                         r  auto/test_compare/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 r  auto/test_compare/M_current_test_case_register_q_reg[1]/Q
                         net (fo=20, routed)          1.046     6.674    auto/test_compare/alu_unit/out_intermediate0__35_carry__2_i_4_0[1]
    SLICE_X53Y34         LUT5 (Prop_lut5_I1_O)        0.295     6.969 r  auto/test_compare/alu_unit/g0_b0/O
                         net (fo=1, routed)           0.622     7.591    auto/test_compare/alu_unit/g0_b0_n_0
    SLICE_X53Y34         LUT3 (Prop_lut3_I0_O)        0.124     7.715 r  auto/test_compare/alu_unit/out_intermediate0__35_carry_i_1/O
                         net (fo=1, routed)           0.473     8.187    auto/test_compare_n_19
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.782 r  auto/alu_unit/out_intermediate0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.782    auto/alu_unit/out_intermediate0__35_carry_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  auto/alu_unit/out_intermediate0__35_carry__0/O[1]
                         net (fo=3, routed)           0.838     9.944    auto/test_compare/alu_unit/M_track_failure_q_i_2__1_0[1]
    SLICE_X53Y35         LUT6 (Prop_lut6_I1_O)        0.306    10.250 r  auto/test_compare/alu_unit/M_track_failure_q_i_11__0/O
                         net (fo=3, routed)           0.806    11.056    auto/test_compare/alu_unit/M_track_failure_q_i_11__0_n_0
    SLICE_X53Y37         LUT5 (Prop_lut5_I4_O)        0.152    11.208 r  auto/test_compare/alu_unit/M_track_failure_q_i_5__0/O
                         net (fo=2, routed)           0.447    11.655    auto/test_compare/alu_unit_n_4
    SLICE_X53Y38         LUT6 (Prop_lut6_I5_O)        0.332    11.987 r  auto/test_compare/M_track_failure_q_i_6__0/O
                         net (fo=2, routed)           0.444    12.431    auto/test_compare/M_track_failure_d
    SLICE_X53Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  auto/test_compare/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000    12.555    auto/test_compare/M_track_failure_q_i_1__0_n_0
    SLICE_X53Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.449    14.854    auto/test_compare/CLK
    SLICE_X53Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X53Y38         FDRE (Setup_fdre_C_D)        0.029    15.107    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.554%)  route 0.089ns (32.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.563     1.507    auto/test_adder/CLK
    SLICE_X55Y37         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  auto/test_adder/M_current_test_case_register_q_reg[2]/Q
                         net (fo=42, routed)          0.089     1.737    auto/test_adder/M_current_test_case_register_q_reg[4]_0[2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  auto/test_adder/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    auto/test_adder/M_state_d__0[1]
    SLICE_X54Y37         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.833     2.023    auto/test_adder/CLK
    SLICE_X54Y37         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X54Y37         FDRE (Hold_fdre_C_D)         0.121     1.641    auto/test_adder/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.557     1.501    reset_cond/CLK
    SLICE_X52Y29         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDSE (Prop_fdse_C_Q)         0.164     1.665 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.116     1.781    reset_cond/M_stage_d[2]
    SLICE_X53Y29         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.826     2.016    reset_cond/CLK
    SLICE_X53Y29         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X53Y29         FDSE (Hold_fdse_C_D)         0.070     1.584    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.563     1.507    auto/test_adder/CLK
    SLICE_X55Y37         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  auto/test_adder/M_current_test_case_register_q_reg[4]/Q
                         net (fo=6, routed)           0.158     1.805    auto/test_adder/M_current_test_case_register_q_reg[4]_0[4]
    SLICE_X55Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  auto/test_adder/M_current_test_case_register_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    auto/test_adder/M_current_test_case_register_q[4]_i_2_n_0
    SLICE_X55Y37         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.833     2.023    auto/test_adder/CLK
    SLICE_X55Y37         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X55Y37         FDRE (Hold_fdre_C_D)         0.092     1.599    auto/test_adder/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.195%)  route 0.187ns (46.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.506    auto/test_boolean/CLK
    SLICE_X54Y35         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  auto/test_boolean/M_current_test_case_register_q_reg[1]/Q
                         net (fo=28, routed)          0.187     1.856    auto/test_boolean/M_current_test_case_register_q_reg[1]
    SLICE_X54Y34         LUT5 (Prop_lut5_I2_O)        0.048     1.904 r  auto/test_boolean/M_current_test_case_register_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.904    auto/test_boolean/p_0_in__0[4]
    SLICE_X54Y34         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.831     2.021    auto/test_boolean/CLK
    SLICE_X54Y34         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.131     1.651    auto/test_boolean/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.840%)  route 0.187ns (47.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.506    auto/test_boolean/CLK
    SLICE_X54Y35         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  auto/test_boolean/M_current_test_case_register_q_reg[1]/Q
                         net (fo=28, routed)          0.187     1.856    auto/test_boolean/M_current_test_case_register_q_reg[1]
    SLICE_X54Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.901 r  auto/test_boolean/M_current_test_case_register_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.901    auto/test_boolean/p_0_in__0[3]
    SLICE_X54Y34         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.831     2.021    auto/test_boolean/CLK
    SLICE_X54Y34         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[3]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.120     1.640    auto/test_boolean/M_current_test_case_register_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 auto/test_compare/M_track_failure_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.564     1.508    auto/test_compare/CLK
    SLICE_X53Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto/test_compare/M_track_failure_q_reg/Q
                         net (fo=3, routed)           0.167     1.816    auto/test_compare/M_track_failure_q
    SLICE_X53Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  auto/test_compare/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    auto/test_compare/M_track_failure_q_i_1__0_n_0
    SLICE_X53Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.835     2.025    auto/test_compare/CLK
    SLICE_X53Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.091     1.599    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.566     1.510    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y43         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.769    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X55Y43         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.837     2.027    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X55Y43         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.510    
    SLICE_X55Y43         FDRE (Hold_fdre_C_D)         0.105     1.615    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.594     1.538    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X61Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.797    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.905    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X61Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.864     2.054    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X61Y45         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y45         FDRE (Hold_fdre_C_D)         0.105     1.643    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.595     1.539    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.798    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X63Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.866     2.056    buttoncond_gen_0[2].buttoncond/CLK
    SLICE_X63Y43         FDRE                                         r  buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.105     1.644    buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 auto/test_adder/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.564     1.508    auto/test_adder/CLK
    SLICE_X51Y38         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto/test_adder/M_speed_through_q_reg[0]/Q
                         net (fo=7, routed)           0.168     1.817    buttondetector_gen_0[0].buttondetector/M_speed_through_q
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.862 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    auto/test_adder/M_speed_through_q_reg[0]_1
    SLICE_X51Y38         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.835     2.025    auto/test_adder/CLK
    SLICE_X51Y38         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.091     1.599    auto/test_adder/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y38   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y26   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y26   auto/test_multiply/M_current_test_case_register_q_reg[1]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y27   auto/test_multiply/M_current_test_case_register_q_reg[2]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   auto/test_multiply/M_current_test_case_register_q_reg[1]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y27   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y27   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y27   auto/test_shifter/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y26   auto/test_shifter/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y27   auto/test_shifter/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   seg/ctr/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   seg/ctr/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   auto/test_multiply/M_current_test_case_register_q_reg[0]_replica_1/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y29   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   auto/test_adder/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y37   auto/test_adder/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y37   auto/test_adder/M_current_test_case_register_q_reg[2]/C



