// Seed: 281998794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wand id_9,
    output tri id_10,
    input wor id_11,
    output wand id_12,
    input tri0 id_13,
    output tri id_14,
    input tri0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri id_18,
    input tri1 id_19,
    input tri0 id_20,
    output wor id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    output uwire id_25,
    output wire id_26,
    output tri1 id_27,
    input wire id_28,
    input wire id_29,
    output supply1 id_30,
    output tri1 id_31,
    input tri1 id_32,
    input wor id_33
    , id_56,
    input wor id_34,
    output uwire id_35,
    output tri1 id_36,
    input wand id_37,
    input supply1 id_38,
    input wor id_39,
    output tri0 id_40,
    input tri1 id_41,
    output wire id_42,
    input tri1 id_43,
    output tri0 id_44,
    input wand id_45,
    output supply1 id_46,
    input supply1 id_47,
    input supply1 id_48,
    input wand id_49,
    input wire id_50,
    input uwire id_51,
    input uwire id_52,
    input tri0 id_53,
    output wor id_54
);
  initial assume ((1) == 1);
  module_0(
      id_56, id_56, id_56, id_56, id_56, id_56, id_56, id_56, id_56, id_56, id_56, id_56
  );
endmodule
