{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562628494342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562628494362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 16:28:14 2019 " "Processing started: Mon Jul 08 16:28:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562628494362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628494362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628494362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1562628495282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1562628495282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxselect.v 1 1 " "Found 1 design units, including 1 entities, in source file muxselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxselect " "Found entity 1: muxselect" {  } { { "muxselect.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/muxselect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s0.v 1 1 " "Found 1 design units, including 1 entities, in source file s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum0 " "Found entity 1: sum0" {  } { { "s0.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/s0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1f0.v 1 1 " "Found 1 design units, including 1 entities, in source file s1f0.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1f0 " "Found entity 1: s1f0" {  } { { "s1f0.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/s1f0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1f1.v 1 1 " "Found 1 design units, including 1 entities, in source file s1f1.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1f1 " "Found entity 1: s1f1" {  } { { "s1f1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/s1f1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2f0.v 1 1 " "Found 1 design units, including 1 entities, in source file s2f0.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2f0 " "Found entity 1: s2f0" {  } { { "s2f0.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/s2f0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2f1.v 1 1 " "Found 1 design units, including 1 entities, in source file s2f1.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2f1 " "Found entity 1: s2f1" {  } { { "s2f1.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/s2f1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wiretobus.v 1 1 " "Found 1 design units, including 1 entities, in source file wiretobus.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_to_bus " "Found entity 1: wire_to_bus" {  } { { "wiretobus.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/wiretobus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1562628506892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628506892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1562628507002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:inst9 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:inst9\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst9" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 448 960 1144 528 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507192 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "7seg.v(7) " "Verilog HDL Case Statement warning at 7seg.v(7): incomplete case statement has no default case item" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg 7seg.v(6) " "Verilog HDL Always Construct warning at 7seg.v(6): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] 7seg.v(6) " "Inferred latch for \"seg\[0\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] 7seg.v(6) " "Inferred latch for \"seg\[1\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] 7seg.v(6) " "Inferred latch for \"seg\[2\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] 7seg.v(6) " "Inferred latch for \"seg\[3\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] 7seg.v(6) " "Inferred latch for \"seg\[4\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] 7seg.v(6) " "Inferred latch for \"seg\[5\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] 7seg.v(6) " "Inferred latch for \"seg\[6\]\" at 7seg.v(6)" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628507202 "|lab4|bin_7seg:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_to_bus wire_to_bus:inst10 " "Elaborating entity \"wire_to_bus\" for hierarchy \"wire_to_bus:inst10\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst10" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 288 1120 1264 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxselect muxselect:inst2 " "Elaborating entity \"muxselect\" for hierarchy \"muxselect:inst2\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst2" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 336 712 824 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f0 s2f0:inst6 " "Elaborating entity \"s2f0\" for hierarchy \"s2f0:inst6\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst6" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 352 424 544 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f1 s2f1:inst8 " "Elaborating entity \"s2f1\" for hierarchy \"s2f1:inst8\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst8" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 400 120 240 512 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1f0 s1f0:inst4 " "Elaborating entity \"s1f0\" for hierarchy \"s1f0:inst4\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst4" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 184 296 408 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1f1 s1f1:inst12 " "Elaborating entity \"s1f1\" for hierarchy \"s1f1:inst12\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst12" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 224 568 688 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sum0:inst3 " "Elaborating entity \"sum0\" for hierarchy \"sum0:inst3\"" {  } { { "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" "inst3" { Schematic "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/lab4.bdf" { { 104 296 416 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628507332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[6\] " "LATCH primitive \"bin_7seg:inst9\|seg\[6\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[5\] " "LATCH primitive \"bin_7seg:inst9\|seg\[5\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[4\] " "LATCH primitive \"bin_7seg:inst9\|seg\[4\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[3\] " "LATCH primitive \"bin_7seg:inst9\|seg\[3\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[2\] " "LATCH primitive \"bin_7seg:inst9\|seg\[2\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[1\] " "LATCH primitive \"bin_7seg:inst9\|seg\[1\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bin_7seg:inst9\|seg\[0\] " "LATCH primitive \"bin_7seg:inst9\|seg\[0\]\" is permanently enabled" {  } { { "7seg.v" "" { Text "//samba1/sbuddhar/dcengr/Desktop/elen/lab4/7seg.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1562628508232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1562628508642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1562628509702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1562628509702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1562628510162 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1562628510162 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1562628510162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1562628510162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562628510352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 16:28:30 2019 " "Processing ended: Mon Jul 08 16:28:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562628510352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562628510352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562628510352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1562628510352 ""}
