../rtl/serialInterface.v
../rtl/registerInterface.v
../rtl/i2cSlave.v
../rtl/i2cSlaveTop.v
../rtl/streaming_fifo.v
../rtl/sync_cell_2stage.v
../rtl/dfe_top.v
../model/i2c_master_bit_ctrl.v
../model/i2c_master_byte_ctrl.v
../model/i2c_master_top.v  
../model/wb_master_model.v
../bench/multiByteReadWrite.v
../bench/testHarness.v
../bench/testCase_sens_config_read.v

+incdir+../rtl
+incdir+../bench
+incdir+../model
+define+SIM_COMPILE
