// Seed: 3459503984
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = -1;
  wire id_5, id_6;
  assign id_5 = 1;
  logic id_7;
  assign id_1 = id_5 ? id_6 : id_7.id_2;
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  logic id_8;
  assign id_6 = -1;
  assign id_8 = 1'h0;
  wire id_9;
  wire id_10;
  ;
  wire id_11;
  wire id_12, id_13;
  assign id_6 = id_4;
endmodule
