<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_pwmv2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__pwmv2__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pwmv2_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PWMV2_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PWMV2_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a02f3da96bf9537dc90bd61f24d750bd4">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a02f3da96bf9537dc90bd61f24d750bd4">WORK_CTRL0</a>;                  <span class="comment">/* 0x0:  */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a78987384545555bf3614e17be52b3818">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a78987384545555bf3614e17be52b3818">UNLOCK</a>;                      <span class="comment">/* 0x4:  */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a7ebf83189c6e6ea0fe8f8cce89e18c31">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a7ebf83189c6e6ea0fe8f8cce89e18c31">SHADOW_VAL</a>[28];              <span class="comment">/* 0x8 - 0x74:  */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#af3b5b294f0047783f6349c3b2d13c7f3">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af3b5b294f0047783f6349c3b2d13c7f3">FORCE_MODE</a>;                  <span class="comment">/* 0x78:  */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9acc2e80da1314c2dad56a3a74ffba95">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a9acc2e80da1314c2dad56a3a74ffba95">WORK_CTRL1</a>;                  <span class="comment">/* 0x7C:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">   18</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">RESERVED0</a>[128];              <span class="comment">/* 0x80 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">   20</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">CFG0</a>;                    <span class="comment">/* 0x100:  */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">   21</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">CFG1</a>;                    <span class="comment">/* 0x104:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a30011a727f8b284bc347622337c9ce03">   22</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a30011a727f8b284bc347622337c9ce03">DEAD_AREA</a>;               <span class="comment">/* 0x108:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">RESERVED0</a>[4];            <span class="comment">/* 0x10C - 0x10F: Reserved */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ae4e66d05d5bfc8ad2a60c7d076a62dd9">   24</a></span>    } PWM[8];</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ad813525d97026982d1414a8f9477a27f">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ad813525d97026982d1414a8f9477a27f">TRIGGER_CFG</a>[8];              <span class="comment">/* 0x180 - 0x19C:  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a953296377563f7faf6a683e64bf11eb5">   26</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a953296377563f7faf6a683e64bf11eb5">RESERVED1</a>[80];               <span class="comment">/* 0x1A0 - 0x1EF: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#abc6bd045fee3e890095ce175a7431c55">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#abc6bd045fee3e890095ce175a7431c55">GLB_CTRL</a>;                    <span class="comment">/* 0x1F0:  */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a024fc4489d1606da5e59b704b8b309bd">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a024fc4489d1606da5e59b704b8b309bd">GLB_CTRL2</a>;                   <span class="comment">/* 0x1F4:  */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a128e788946376f0d3db5d2fe025c5a60">   29</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a128e788946376f0d3db5d2fe025c5a60">RESERVED2</a>[8];                <span class="comment">/* 0x1F8 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ad7643583a0c4e88bfe82c7bd051a7f40">   30</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ad7643583a0c4e88bfe82c7bd051a7f40">CNT_RELOAD_WORK</a>[4];          <span class="comment">/* 0x200 - 0x20C:  */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a79fb14a3f34d4ec9d4bbb7a3e4e35ead">   31</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a79fb14a3f34d4ec9d4bbb7a3e4e35ead">CMP_VAL_WORK</a>[24];            <span class="comment">/* 0x210 - 0x26C:  */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ac373dc7e3cad66d2b9d22ee85995a3d7">   32</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#ac373dc7e3cad66d2b9d22ee85995a3d7">RESERVED3</a>[12];               <span class="comment">/* 0x270 - 0x27B: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ab4da9badc44ca6253133b14d1d9a6ab4">   33</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ab4da9badc44ca6253133b14d1d9a6ab4">FORCE_WORK</a>;                  <span class="comment">/* 0x27C:  */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a573912b221a40b6a72a2b442fe4140fd">   34</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a573912b221a40b6a72a2b442fe4140fd">RESERVED4</a>[32];               <span class="comment">/* 0x280 - 0x29F: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9bf41194ddc280fd571324f982a5d3c8">   35</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a9bf41194ddc280fd571324f982a5d3c8">CNT_VAL</a>[4];                  <span class="comment">/* 0x2A0 - 0x2AC:  */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a578609d49783700763cf03bccc56a4c1">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a578609d49783700763cf03bccc56a4c1">DAC_VALUE_SV</a>[4];             <span class="comment">/* 0x2B0 - 0x2BC:  */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a25aa319245ad11b178af0e78cfd9e0b4">   37</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a25aa319245ad11b178af0e78cfd9e0b4">RESERVED5</a>[64];               <span class="comment">/* 0x2C0 - 0x2FF: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ade3d648a4ec695fc7bdd7b7b88d7a4e4">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ade3d648a4ec695fc7bdd7b7b88d7a4e4">CAPTURE_POS</a>[8];              <span class="comment">/* 0x300 - 0x31C:  */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a16318a95c5718cffae14ff682e3c35d7">   39</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a16318a95c5718cffae14ff682e3c35d7">RESERVED6</a>[96];               <span class="comment">/* 0x320 - 0x37F: Reserved */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a59d929e0366e1e04739d48f70bfc7454">   40</a></span>    __R  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a59d929e0366e1e04739d48f70bfc7454">CAPTURE_NEG</a>[8];              <span class="comment">/* 0x380 - 0x39C:  */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#acb32c0bb85a4c4a9930d97af8c61c77c">   41</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#acb32c0bb85a4c4a9930d97af8c61c77c">RESERVED7</a>[96];               <span class="comment">/* 0x3A0 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#abc2c3f8a7021b826f0253160af7c2b77">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#abc2c3f8a7021b826f0253160af7c2b77">IRQ_STS</a>;                     <span class="comment">/* 0x400:  */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ab678e469a963bf3209d2320efc549c1e">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ab678e469a963bf3209d2320efc549c1e">IRQ_EN</a>;                      <span class="comment">/* 0x404:  */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a8188461ce06c775e68e467c15f23b2a8">   44</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a8188461ce06c775e68e467c15f23b2a8">RESERVED8</a>[8];                <span class="comment">/* 0x408 - 0x40F: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a8ff7a0e5a422082acb3c49442cfa3990">   45</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a8ff7a0e5a422082acb3c49442cfa3990">IRQ_STS_CMP</a>;                 <span class="comment">/* 0x410:  */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a0a7f9ac742124e05f893f8628956d8da">   46</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a0a7f9ac742124e05f893f8628956d8da">IRQ_STS_RELOAD</a>;              <span class="comment">/* 0x414:  */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9ff15d8785696ceac5357ff54c7b025a">   47</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a9ff15d8785696ceac5357ff54c7b025a">IRQ_STS_CAP_POS</a>;             <span class="comment">/* 0x418:  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#af3d517e3e43086eab8091843fb88dd80">   48</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af3d517e3e43086eab8091843fb88dd80">IRQ_STS_CAP_NEG</a>;             <span class="comment">/* 0x41C:  */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a3f411af013e32e64a9683207fdaab15e">   49</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a3f411af013e32e64a9683207fdaab15e">IRQ_STS_FAULT</a>;               <span class="comment">/* 0x420:  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a772b0c11366f2503dca8a5d0ec4de20c">   50</a></span>    __W  uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a772b0c11366f2503dca8a5d0ec4de20c">IRQ_STS_BURSTEND</a>;            <span class="comment">/* 0x424:  */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ae449610986e9b05e50debe91a876f19b">   51</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#ae449610986e9b05e50debe91a876f19b">RESERVED9</a>[8];                <span class="comment">/* 0x428 - 0x42F: Reserved */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a4dbdee1608db1fa4fdaf31201abc544e">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a4dbdee1608db1fa4fdaf31201abc544e">IRQ_EN_CMP</a>;                  <span class="comment">/* 0x430:  */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#aa04aeea279576e6a800df47ac6e78280">   53</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#aa04aeea279576e6a800df47ac6e78280">IRQ_EN_RELOAD</a>;               <span class="comment">/* 0x434:  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a0038f64e48f8eedf140caab3b1aeab8b">   54</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a0038f64e48f8eedf140caab3b1aeab8b">IRQ_EN_CAP_POS</a>;              <span class="comment">/* 0x438:  */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ac467c38777c601e2433fb207e2f3f99a">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ac467c38777c601e2433fb207e2f3f99a">IRQ_EN_CAP_NEG</a>;              <span class="comment">/* 0x43C:  */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ac8ee6982a8920b5007b30a5b220025b4">   56</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#ac8ee6982a8920b5007b30a5b220025b4">IRQ_EN_FAULT</a>;                <span class="comment">/* 0x440:  */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a0abcb2a5d3292adb5d8922e5f6bc1c89">   57</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a0abcb2a5d3292adb5d8922e5f6bc1c89">IRQ_EN_BURSTEND</a>;             <span class="comment">/* 0x444:  */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9621209914280b7268bf86a4ee7e4a58">   58</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a9621209914280b7268bf86a4ee7e4a58">RESERVED10</a>[56];              <span class="comment">/* 0x448 - 0x47F: Reserved */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#aadb1b64c8899a5c5e0fadaacedda2118">   59</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#aadb1b64c8899a5c5e0fadaacedda2118">DMA_EN</a>;                      <span class="comment">/* 0x480:  */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ae664a30dd7d335349e9e6618e6a1a005">   60</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#ae664a30dd7d335349e9e6618e6a1a005">RESERVED11</a>[124];             <span class="comment">/* 0x484 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">CFG0</a>;                    <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">CFG1</a>;                    <span class="comment">/* 0x504:  */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a27093701e1bcf015973a1893d4665db2">   64</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a27093701e1bcf015973a1893d4665db2">CFG2</a>;                    <span class="comment">/* 0x508:  */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#af5b8b6c207471bcdb5cca7421dd946ff">   65</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af5b8b6c207471bcdb5cca7421dd946ff">CFG3</a>;                    <span class="comment">/* 0x50C:  */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a2e2e5710627c439e62c082da871aad0d">   66</a></span>    } CNT[4];</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a9212edd161e3ce8f9c3e72b58f271746">   67</a></span>    __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a9212edd161e3ce8f9c3e72b58f271746">CNT_GLBCFG</a>;                  <span class="comment">/* 0x540:  */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#aa8a8a29254c2957c8019247aad8cc586">   68</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#aa8a8a29254c2957c8019247aad8cc586">RESERVED12</a>[188];             <span class="comment">/* 0x544 - 0x5FF: Reserved */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">CFG0</a>;                    <span class="comment">/* 0x600:  */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">CFG1</a>;                    <span class="comment">/* 0x604:  */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">RESERVED0</a>[8];            <span class="comment">/* 0x608 - 0x60F: Reserved */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a908a8bc39de16f01fd650776bb651465">   73</a></span>    } CAL[16];</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#ae67d30f757b0d2706380459d1f3216b7">   74</a></span>    __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#ae67d30f757b0d2706380459d1f3216b7">RESERVED13</a>[256];             <span class="comment">/* 0x700 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#aa846e4f1fdc8a0d3fda9908133ad805f">   76</a></span>        __RW uint32_t <a class="code hl_variable" href="structPWMV2__Type.html#aa846e4f1fdc8a0d3fda9908133ad805f">CFG</a>;                     <span class="comment">/* 0x800:  */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        __R  uint8_t  <a class="code hl_variable" href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">RESERVED0</a>[12];           <span class="comment">/* 0x804 - 0x80F: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structPWMV2__Type.html#a329639ea8c27121e477e248a16eff7b3">   78</a></span>    } CMP[24];</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>} <a class="code hl_struct" href="structPWMV2__Type.html">PWMV2_Type</a>;</div>
</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* Bitfield definition for register: WORK_CTRL0 */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/*</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * SHADOW_UNLOCK (RW)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> *</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * write 0x… first to unlock, then set related bits in unlock_sel to unlock following shadow registers(from 0x04 to 0x78),</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * otherwise the shadow registers can not be written.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * The shadow registers will be loaded to work registers only when shadow_lock is 1 or lock is not enabled</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * This bit can be cleared by set shadow_lock bit in work_ctrl1</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6f4520ad106a8bcbd7fc540a0bf3e406">   91</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL0_SHADOW_UNLOCK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acaf65c1b72e0842bfd0a8cb57a1f65f6">   92</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL0_SHADOW_UNLOCK_SHIFT (31U)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5ef3599208e0116e57798a4230a2ce02">   93</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL0_SHADOW_UNLOCK_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_WORK_CTRL0_SHADOW_UNLOCK_SHIFT) &amp; PWMV2_WORK_CTRL0_SHADOW_UNLOCK_MASK)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa1d49f9892550863e34ecf4b5f89f03b">   94</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL0_SHADOW_UNLOCK_GET(x) (((uint32_t)(x) &amp; PWMV2_WORK_CTRL0_SHADOW_UNLOCK_MASK) &gt;&gt; PWMV2_WORK_CTRL0_SHADOW_UNLOCK_SHIFT)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* Bitfield definition for register: UNLOCK */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/*</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * UNLOCK_BIT (RW)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> *</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * bit2 to bit 29 for value_shadow, bit30 for force_mode</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * the shadow registers can be updated only when related unlock_bit is set;</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * this register can only be updated after unlock</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7eac81a00cc8acabf09dc116e3641998">  104</a></span><span class="preprocessor">#define PWMV2_UNLOCK_UNLOCK_BIT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0f1b43487c869e406921d0b2c9f329b7">  105</a></span><span class="preprocessor">#define PWMV2_UNLOCK_UNLOCK_BIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a17b9801cc9c747fa40f974bfacfb57c9">  106</a></span><span class="preprocessor">#define PWMV2_UNLOCK_UNLOCK_BIT_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_UNLOCK_UNLOCK_BIT_SHIFT) &amp; PWMV2_UNLOCK_UNLOCK_BIT_MASK)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a899eafd4c3af36fbf33c3d5bb9363bca">  107</a></span><span class="preprocessor">#define PWMV2_UNLOCK_UNLOCK_BIT_GET(x) (((uint32_t)(x) &amp; PWMV2_UNLOCK_UNLOCK_BIT_MASK) &gt;&gt; PWMV2_UNLOCK_UNLOCK_BIT_SHIFT)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Bitfield definition for register array: SHADOW_VAL */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * shadow registers, if used as reload or compare point, shall be 24bit clock cycles plus 1bit half cycle and 7bit high-resolution delay</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0eff1589c5cbcc983a9e06b5d4da857f">  115</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a39842c9f2b3ce5bb0120fad769a5980d">  116</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2a9d6e3901356cc59274e3471a4013f9">  117</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_SHADOW_VAL_VALUE_SHIFT) &amp; PWMV2_SHADOW_VAL_VALUE_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af5f4cc6ad8135cf9923ea71ba61c918b">  118</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_VALUE_GET(x) (((uint32_t)(x) &amp; PWMV2_SHADOW_VAL_VALUE_MASK) &gt;&gt; PWMV2_SHADOW_VAL_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/* Bitfield definition for register: FORCE_MODE */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * POLARITY (RW)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> *</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * one bit for one pwm channel, it&#39;s used as shadow register when pwm_cfg0.polarity_opt0 is set.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * output polarity, set to 1 will invert the output</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a01316b001dc62a1651032ad0e8a18307">  127</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_POLARITY_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad294e06081a336633a43677de7c0343e">  128</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_POLARITY_SHIFT (16U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a58fb43f232f6bac6e78527f568401e3e">  129</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_FORCE_MODE_POLARITY_SHIFT) &amp; PWMV2_FORCE_MODE_POLARITY_MASK)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8badd34f76d046bb8d2c02fbc075a5a2">  130</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_POLARITY_GET(x) (((uint32_t)(x) &amp; PWMV2_FORCE_MODE_POLARITY_MASK) &gt;&gt; PWMV2_FORCE_MODE_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/*</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * FORCE_MODE (RW)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 2bit for each PWM channel(0~7);</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 00:  force output 0</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 01:  force output 1</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 10:  output highz(pad_oe_*=0)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 11:  no force</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * this field may be changed by software as shadow register , the update time should be defined by chan_cfg.load, only for PWM channels.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aad73da8b88304d855fcdb9e34fff3cb5">  142</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_FORCE_MODE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a26f98c0e6152e68077a8b80f3404da0c">  143</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_FORCE_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a24ceadd2bd0e83ab569fbe661c52382b">  144</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_FORCE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_FORCE_MODE_FORCE_MODE_SHIFT) &amp; PWMV2_FORCE_MODE_FORCE_MODE_MASK)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa16359533d1443fb73e5889dddb4d52f">  145</a></span><span class="preprocessor">#define PWMV2_FORCE_MODE_FORCE_MODE_GET(x) (((uint32_t)(x) &amp; PWMV2_FORCE_MODE_FORCE_MODE_MASK) &gt;&gt; PWMV2_FORCE_MODE_FORCE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* Bitfield definition for register: WORK_CTRL1 */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/*</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * SHADOW_LOCK (RW)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> *</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * one to lock,  sofware can&#39;t write any shadow registers</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * Software have to write 0x…. to work_ctrl0 to clear this bit.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a47a63aca07d039fda7c59e1848b13e5c">  154</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL1_SHADOW_LOCK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7b0d112bf26308b868e9f8a79f808dfa">  155</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL1_SHADOW_LOCK_SHIFT (31U)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a251881e5857d706734ad9ee7b16009fc">  156</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL1_SHADOW_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_WORK_CTRL1_SHADOW_LOCK_SHIFT) &amp; PWMV2_WORK_CTRL1_SHADOW_LOCK_MASK)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a34ce875e8f8c47d733c6fc70fdc44aa8">  157</a></span><span class="preprocessor">#define PWMV2_WORK_CTRL1_SHADOW_LOCK_GET(x) (((uint32_t)(x) &amp; PWMV2_WORK_CTRL1_SHADOW_LOCK_MASK) &gt;&gt; PWMV2_WORK_CTRL1_SHADOW_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">/* Bitfield definition for register of struct array PWM: CFG0 */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/*</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * TRIG_SEL4 (RW)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> *</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * for N=0/2/4/6, clear to select 2 compare point(N*2~N*2+1);</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * set to select 4 compare point(N*2~N*2+3);</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * or use 2 compare point(N*2+2~N*2+3);</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * for N=1/3/5/7, this bit is no means, it can work on pair mode, or use 2 compare point (N*2+2~N*2+3);</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * assume select ab or abcd,  abcd can between 0 and 2T.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * output will be 1 when counter value between a and b;</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * if b&lt;=a then output all 0; if b&gt;=(T+a), then output all 1;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1b45db57218d41eb7251a61dcee67607">  171</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_TRIG_SEL4_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a10854ae47500f1e189c666d16c5982c4">  172</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_TRIG_SEL4_SHIFT (24U)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acc65210177618677e90e39cac4189812">  173</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_TRIG_SEL4_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_TRIG_SEL4_SHIFT) &amp; PWMV2_PWM_CFG0_TRIG_SEL4_MASK)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ade1a819241ce4b1d3c6fbdcd39bd288f">  174</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_TRIG_SEL4_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_TRIG_SEL4_MASK) &gt;&gt; PWMV2_PWM_CFG0_TRIG_SEL4_SHIFT)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">/*</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> * FAULT_SEL_ASYNC (RW)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> *</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * select from 16bit async fault from pad</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#adcc004fd62b48a8eaf0ee67abda49da8">  181</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_MASK (0xF00U)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4b0c3ceba2700abfc921599061f62694">  182</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_SHIFT (8U)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac022ae2c7963fa1a6f958c5288fc21e6">  183</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_SHIFT) &amp; PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_MASK)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1ec2043328bb9c39c30af4d607ebddc4">  184</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_MASK) &gt;&gt; PWMV2_PWM_CFG0_FAULT_SEL_ASYNC_SHIFT)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/*</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * FAULT_POL_ASYNC (RW)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> *</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * fault polarity for input fault from pad, 1-active low;  0-active high;</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acce3681521b57eec7bbba56ccc13409a">  191</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_POL_ASYNC_MASK (0x40U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3db50f7473122fe4cae3a4e5d9a28963">  192</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_POL_ASYNC_SHIFT (6U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6a774d0adba938c9a4f384314d2e1dc3">  193</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_POL_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_FAULT_POL_ASYNC_SHIFT) &amp; PWMV2_PWM_CFG0_FAULT_POL_ASYNC_MASK)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac63f757adae31534b4938b8955e7fceb">  194</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_POL_ASYNC_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_FAULT_POL_ASYNC_MASK) &gt;&gt; PWMV2_PWM_CFG0_FAULT_POL_ASYNC_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * FAULT_EN_ASYNC (RW)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * set to enable the input async faults from pad directly</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abe3fa352f3ceeefc4027246864c7a7a2">  201</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_ASYNC_MASK (0x20U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9d920d218733a1e9efae76ae5f88d902">  202</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_ASYNC_SHIFT (5U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa2517b0aafed5d5ad4b50a3c8a8341eb">  203</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_ASYNC_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_FAULT_EN_ASYNC_SHIFT) &amp; PWMV2_PWM_CFG0_FAULT_EN_ASYNC_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a35d5b72d15904f3548a44441863ce121">  204</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_ASYNC_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_FAULT_EN_ASYNC_MASK) &gt;&gt; PWMV2_PWM_CFG0_FAULT_EN_ASYNC_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/*</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * FAULT_EN_SYNC (RW)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> *</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * set to enable the input faults from trig_mux(trigger_in[0] for channel0/1, 1 for 23, 2 for 45, 3 for 67)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a58f096eeea0993b5ff97f6bf292b1b9f">  211</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_SYNC_MASK (0x10U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6479cf7eee569e76b72dd9f22f4ad2a7">  212</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_SYNC_SHIFT (4U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5243ecbcdefc18ddc2b0eda51b0efe13">  213</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_SYNC_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_FAULT_EN_SYNC_SHIFT) &amp; PWMV2_PWM_CFG0_FAULT_EN_SYNC_MASK)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6bc35379d7471b8ba6c03058a1b34988">  214</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_FAULT_EN_SYNC_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_FAULT_EN_SYNC_MASK) &gt;&gt; PWMV2_PWM_CFG0_FAULT_EN_SYNC_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/*</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * POL_UPDATE_SEL (RW)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> *</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * used when polarity_opt0 is set, define when to update polarity working register.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * 0:  software set work_ctrl1.shadow_lock bit</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * 1:  update at reload point;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af3b85ca61c4e60520de034781dc5b211">  223</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POL_UPDATE_SEL_MASK (0x4U)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9b5043ea49d6adb8ddfe8aac88b2fb14">  224</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POL_UPDATE_SEL_SHIFT (2U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a12ea306f3ca63a89861ce9a427476a70">  225</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POL_UPDATE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_POL_UPDATE_SEL_SHIFT) &amp; PWMV2_PWM_CFG0_POL_UPDATE_SEL_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa2c672d3d20736443ac61a7cbfb94d93">  226</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POL_UPDATE_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_POL_UPDATE_SEL_MASK) &gt;&gt; PWMV2_PWM_CFG0_POL_UPDATE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * OUT_POLARITY (RW)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * output polarity, set to 1 will invert the output.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * when polarity_opt0 is set, this bit is controlled by shadow register, can&#39;t be writable; read as working register</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * use compare channel settings(in cmp_cfg) as shadow register update</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5f07fbc286a94f83e7a273140b20cbd9">  235</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_OUT_POLARITY_MASK (0x2U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3551f0c4541d0906a89beba42f4bdde6">  236</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_OUT_POLARITY_SHIFT (1U)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a227f1b3b54a648939ed96a9c09175ee0">  237</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_OUT_POLARITY_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_OUT_POLARITY_SHIFT) &amp; PWMV2_PWM_CFG0_OUT_POLARITY_MASK)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a06286fc5e606dc7d571de72bb7f7fce8">  238</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_OUT_POLARITY_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_OUT_POLARITY_MASK) &gt;&gt; PWMV2_PWM_CFG0_OUT_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * POLARITY_OPT0 (RW)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * set to use shadow polarity</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5be781027072349b4665510aab04b2f2">  245</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POLARITY_OPT0_MASK (0x1U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac5e0c686a3e3c41094bfc78b78fe5eb4">  246</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POLARITY_OPT0_SHIFT (0U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a66daed5aecae1ea1c67d5ec65785c263">  247</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POLARITY_OPT0_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG0_POLARITY_OPT0_SHIFT) &amp; PWMV2_PWM_CFG0_POLARITY_OPT0_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac2f2efb55575473f2b2e772c47794143">  248</a></span><span class="preprocessor">#define PWMV2_PWM_CFG0_POLARITY_OPT0_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG0_POLARITY_OPT0_MASK) &gt;&gt; PWMV2_PWM_CFG0_POLARITY_OPT0_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* Bitfield definition for register of struct array PWM: CFG1 */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/*</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * HIGHZ_EN_N (RW)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> *</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 0 to highz pwm outputs(pad_oe*=0), software need set this bit to 1 to enable pwm output</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9addbc6adf79b6b2f834f978048f989b">  256</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_HIGHZ_EN_N_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab5a3e808fd716d594d5bc69151fc897b">  257</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_HIGHZ_EN_N_SHIFT (28U)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a75673ff71fe9d93f5a045a598c634e57">  258</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_HIGHZ_EN_N_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_HIGHZ_EN_N_SHIFT) &amp; PWMV2_PWM_CFG1_HIGHZ_EN_N_MASK)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aca0bac88dfbff8c92bc5a86a72ee4ddf">  259</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_HIGHZ_EN_N_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_HIGHZ_EN_N_MASK) &gt;&gt; PWMV2_PWM_CFG1_HIGHZ_EN_N_SHIFT)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * FORCE_UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> *</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * define when to use the shadow register value for working register(force_mode)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 00:  software set work_ctrl1.shadow_lock bit</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 01:  use the related counter rld_cmp_sel0 and rld_cmp_sel1, to select one compare point</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 10:  related counter reload time(selected by pwm_cnt)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 11:  use force_trig_sel to select one of the input trigger</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * NOTE: 00/01 are not recommended since the update time is not controllable, may cause error in complex application.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * 00 is used for initialization or debug, not suggest for real time update</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aceedc41d7352c3cad06e67ea31a409c5">  272</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_MASK (0xC000000UL)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a93bbfde2fa82b03c9002326cef23d99c">  273</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_SHIFT (26U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a482cf84244e33a8247122d7180227c5d">  274</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_SHIFT) &amp; PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9932275197c24b3556f5cdaa837413a3">  275</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_MASK) &gt;&gt; PWMV2_PWM_CFG1_FORCE_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * FAULT_MODE (RW)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> *</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 00:  force output 0</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 01:  force output 1</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 1x:  output highz(pad_oe_*=0)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad7ac3c05f4885053a4a8e1f3d995c7bd">  284</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_MODE_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a85ea7c9f463e7cb446cab47c5837cb05">  285</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_MODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7209132c89ac5792fe52626979cdf54c">  286</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FAULT_MODE_SHIFT) &amp; PWMV2_PWM_CFG1_FAULT_MODE_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a86ce481131acee1f26efdefde5fad3bb">  287</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_MODE_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FAULT_MODE_MASK) &gt;&gt; PWMV2_PWM_CFG1_FAULT_MODE_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * FAULT_REC_TIME (RW)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * 00:  immediately</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 01:  after main counter reload time</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * 10:  use fault_rec_sel to select one of the input trigger</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * 11:  software write fault_clear in glb_ctrl2, no effort if pwm_fault is still assert</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aefe2fbc2d386b486f69f3d52b9bb9bc9">  297</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_TIME_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a38c37515949bd3478eb16f6606587207">  298</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_TIME_SHIFT (22U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a54edc2071888497dec095d9722569659">  299</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FAULT_REC_TIME_SHIFT) &amp; PWMV2_PWM_CFG1_FAULT_REC_TIME_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5f057588ff0b13ad80b77098aa60dc54">  300</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_TIME_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FAULT_REC_TIME_MASK) &gt;&gt; PWMV2_PWM_CFG1_FAULT_REC_TIME_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/*</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * SW_FORCE_EN (RW)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> *</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * 0 for hardware force, from trig_mux selected by pwm_force_sel</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * 1 for software force, from glb_ctrl.sw_force</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad876c4a97f2d0cf021dbd1f4018a1415">  308</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_SW_FORCE_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6a978668d31ee41a388dfec60b74a8dc">  309</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_SW_FORCE_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a41ed32f2ad5c36f5fe839db3799d845e">  310</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_SW_FORCE_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_SW_FORCE_EN_SHIFT) &amp; PWMV2_PWM_CFG1_SW_FORCE_EN_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab6b76bf4d45f92f6ec49534bbe878557">  311</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_SW_FORCE_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_SW_FORCE_EN_MASK) &gt;&gt; PWMV2_PWM_CFG1_SW_FORCE_EN_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * PAIR_MODE (RW)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * if set to 1, PWM work at pair mode,</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * pwm_cfg for channel 2m is used for channel 2m+1(m=0,1,2,3),</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * except the dead area, which is separate for each channel even in pair mode</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * software need set this bit for both channel of one pair, otherwise result unknown.</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a205d9743b713e718d1a403c97e8b8fc3">  321</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PAIR_MODE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a55357ae2dcdea36f822ff84c94fa2685">  322</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PAIR_MODE_SHIFT (20U)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac93acecb11c8d0d91f54c56a9b585631">  323</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PAIR_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_PAIR_MODE_SHIFT) &amp; PWMV2_PWM_CFG1_PAIR_MODE_MASK)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5013bd5a1b499d317dd1609cb128412c">  324</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PAIR_MODE_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_PAIR_MODE_MASK) &gt;&gt; PWMV2_PWM_CFG1_PAIR_MODE_SHIFT)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/*</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * PWM_LOGIC (RW)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> *</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * valid only for pwm0/2/4/6 when trig_sel4 is set</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * 00:  ab OR cd;</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * 01:  ab AND cd;</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 10:  ab XOR cd;</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 11:  cd</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7f0af7ac13f056743aeb044316f2f6da">  335</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_LOGIC_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5caa8499e10b36fab22d349cf8533d3d">  336</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_LOGIC_SHIFT (18U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afa469aa482511547a0fcc9494daee495">  337</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_LOGIC_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_PWM_LOGIC_SHIFT) &amp; PWMV2_PWM_CFG1_PWM_LOGIC_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a342ca77706ba9a559b25e196d347a99c">  338</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_LOGIC_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_PWM_LOGIC_MASK) &gt;&gt; PWMV2_PWM_CFG1_PWM_LOGIC_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * FORCE_TIME (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * 00:  force immediately</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 01:  force at main counter reload time</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 10:  force at trig signal selected by force_act_sel</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * 11: no force</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * the force assert/deassert will happen at the force_time;</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * qeo force and value also latched at this time</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a42d27ba2b5bfbc53e53102d51d6d2538">  350</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TIME_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a28ea5c79f20c5327c93e8ddfc6b2c1b5">  351</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TIME_SHIFT (16U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5a190d46d47b2bb1e6f8490bf331fbfc">  352</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FORCE_TIME_SHIFT) &amp; PWMV2_PWM_CFG1_FORCE_TIME_MASK)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad6624fa26cd954474bf166f3a2255d38">  353</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TIME_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FORCE_TIME_MASK) &gt;&gt; PWMV2_PWM_CFG1_FORCE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/*</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * FORCE_TRIG_SEL (RW)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> *</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux, will load shadow register(force)mode) to force_mode_work at this time</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a556e2c17466496a4c7a83a5293123201">  360</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TRIG_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeceac28d6dfcfbf703f25c988f85617f">  361</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TRIG_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a73d47c0354a7df3772ec411e7b187e63">  362</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TRIG_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FORCE_TRIG_SEL_SHIFT) &amp; PWMV2_PWM_CFG1_FORCE_TRIG_SEL_MASK)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7c30f05495b9501c88b09942aa952c07">  363</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_TRIG_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FORCE_TRIG_SEL_MASK) &gt;&gt; PWMV2_PWM_CFG1_FORCE_TRIG_SEL_SHIFT)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/*</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * FORCE_ACT_SEL (RW)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> *</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux, will load hw/sw force at this time</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a741d998733d65a3fa288a8c879b06219">  370</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_ACT_SEL_MASK (0x700U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac3442d709ce5d48ea4077be58c050afa">  371</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_ACT_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad61a40f562574cfbfdb5fed257f656ed">  372</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_ACT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FORCE_ACT_SEL_SHIFT) &amp; PWMV2_PWM_CFG1_FORCE_ACT_SEL_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab6d8533404631c937bd10c691a60eacc">  373</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FORCE_ACT_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FORCE_ACT_SEL_MASK) &gt;&gt; PWMV2_PWM_CFG1_FORCE_ACT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * PWM_FORCE_SEL (RW)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * select one trigger from 8 as force signal, should be level signal, 1 for force active, 0 for no force</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5e68d9f273810b225a38b746b7c7fa0e">  380</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_FORCE_SEL_MASK (0x70U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acf26cf5581d7a40b54029d80ad855e02">  381</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_FORCE_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aae0954fcb5e5d46d45746df70694b9ba">  382</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_FORCE_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_PWM_FORCE_SEL_SHIFT) &amp; PWMV2_PWM_CFG1_PWM_FORCE_SEL_MASK)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abb4643a03ff4ae8c23f1c6ed7a2e1a26">  383</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_PWM_FORCE_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_PWM_FORCE_SEL_MASK) &gt;&gt; PWMV2_PWM_CFG1_PWM_FORCE_SEL_SHIFT)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/*</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * FAULT_REC_SEL (RW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> *</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux, used for fault recovery if fault_rec_time is set to 2&#39;b10</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3cf1edf03eea2e8d50d6eaecafab02be">  390</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_SEL_MASK (0x7U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a85d5dd2d0e54bf85e8e3d16b65e50ece">  391</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a73717a18f3f5a57fdd0384c94350350e">  392</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_CFG1_FAULT_REC_SEL_SHIFT) &amp; PWMV2_PWM_CFG1_FAULT_REC_SEL_MASK)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4ea9ddc9b40e2a1180997d570d771b50">  393</a></span><span class="preprocessor">#define PWMV2_PWM_CFG1_FAULT_REC_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_CFG1_FAULT_REC_SEL_MASK) &gt;&gt; PWMV2_PWM_CFG1_FAULT_REC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/* Bitfield definition for register of struct array PWM: DEAD_AREA */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/*</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * DEAD_AREA (RW)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> *</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * 16bit cycle delay plus 8bit hr_delay</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * min value is 2 cycles, less than 0x200 will be treated as no dead area;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * NOTE: dead insertion must be configured with pair, that is, for pwm 01/23/45/67.</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * otherwise the result maybe UNKNOWN!!!</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a57d2e42850a56c1115013ff9f5bbc756">  404</a></span><span class="preprocessor">#define PWMV2_PWM_DEAD_AREA_DEAD_AREA_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abb2d7ce2d882916bb21cc229ea8a360b">  405</a></span><span class="preprocessor">#define PWMV2_PWM_DEAD_AREA_DEAD_AREA_SHIFT (0U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#add4e2a8dc34c21248be476aa78e1ef67">  406</a></span><span class="preprocessor">#define PWMV2_PWM_DEAD_AREA_DEAD_AREA_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_PWM_DEAD_AREA_DEAD_AREA_SHIFT) &amp; PWMV2_PWM_DEAD_AREA_DEAD_AREA_MASK)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad3db22d257fadb32c3d9dd6ff9576839">  407</a></span><span class="preprocessor">#define PWMV2_PWM_DEAD_AREA_DEAD_AREA_GET(x) (((uint32_t)(x) &amp; PWMV2_PWM_DEAD_AREA_DEAD_AREA_MASK) &gt;&gt; PWMV2_PWM_DEAD_AREA_DEAD_AREA_SHIFT)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">/* Bitfield definition for register array: TRIGGER_CFG */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * TRIGGER_OUT_SEL (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * select one from 24 compare result as trigger out, set at compare point, clear at reload point.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7cba73f91b90d155c7f4907a21655ac3">  415</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa2f8f5b1c3c0c87cc56f8ac1bacb46a3">  416</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a843d107c844f532be99929f99757e718">  417</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_SHIFT) &amp; PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a23147f25275cda385b7f0520b33cc101">  418</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_MASK) &gt;&gt; PWMV2_TRIGGER_CFG_TRIGGER_OUT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/* Bitfield definition for register: GLB_CTRL */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * SW_FORCE (RW)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * software write 1 to start software force, if the pwm_cfg&lt;n&gt;.sw_force_en is set, force will take effort</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a12d1ee869dd3659cbd7cb456a99a27ed">  426</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_SW_FORCE_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae9fbd20f896df10f72d6e17fe6db9e60">  427</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_SW_FORCE_SHIFT (16U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afe0e8ab80923a2c38c7fd363ffafe0e1">  428</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_SW_FORCE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL_SW_FORCE_SHIFT) &amp; PWMV2_GLB_CTRL_SW_FORCE_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6eb8f76758b06596841271b3f9c1b530">  429</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_SW_FORCE_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL_SW_FORCE_MASK) &gt;&gt; PWMV2_GLB_CTRL_SW_FORCE_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * OUTPUT_DELAY (RW)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * add delay after dead_area insertiong logic, for hr_pwm</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae46393f283135e2ff989bd68c49e6028">  436</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_OUTPUT_DELAY_MASK (0x300U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3e6dc32ba9ad632f338eb6ecec9ab6c0">  437</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_OUTPUT_DELAY_SHIFT (8U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a774e598e2b770c65c387e602c0db67da">  438</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_OUTPUT_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL_OUTPUT_DELAY_SHIFT) &amp; PWMV2_GLB_CTRL_OUTPUT_DELAY_MASK)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5cfca1c60d259896f20f5c8abfe45c19">  439</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_OUTPUT_DELAY_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL_OUTPUT_DELAY_MASK) &gt;&gt; PWMV2_GLB_CTRL_OUTPUT_DELAY_SHIFT)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * HR_PWM_EN (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * set to enable hr pwm, clear to bypass delay chain.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a24503633794297cad4fa6d557691a4f5">  446</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_HR_PWM_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3d47e98c6c384ec3a444b2eaf831a713">  447</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_HR_PWM_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a00fa6cbfaadd8679b58eb410dac6c375">  448</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_HR_PWM_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL_HR_PWM_EN_SHIFT) &amp; PWMV2_GLB_CTRL_HR_PWM_EN_MASK)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afb6a6a4fad2b8f0b960a5e7f4f40a50c">  449</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_HR_PWM_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL_HR_PWM_EN_MASK) &gt;&gt; PWMV2_GLB_CTRL_HR_PWM_EN_SHIFT)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/*</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * FRAC_DISABLE (RW)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> *</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * set to disable bit[7:0] in DAC value when Calculation Unit use it.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a04d3ad6b6f3f1787ea63b5bc0ea6e8d0">  456</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_FRAC_DISABLE_MASK (0x8U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a25279d749bd1d71b4afd22ba2ef2744e">  457</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_FRAC_DISABLE_SHIFT (3U)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3b31d4e2db1d9e12f7ab9adca30b98c6">  458</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_FRAC_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL_FRAC_DISABLE_SHIFT) &amp; PWMV2_GLB_CTRL_FRAC_DISABLE_MASK)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab8465f13e0b5ef53aa6d43493ad03936">  459</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL_FRAC_DISABLE_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL_FRAC_DISABLE_MASK) &gt;&gt; PWMV2_GLB_CTRL_FRAC_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">/* Bitfield definition for register: GLB_CTRL2 */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * DAC_SW_MODE (RW)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> *</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * set for software DAC mode, software can write dac_value*_sv directly, and dac_valid from moto system is ignored</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a62828fd34e74ad97297fb3736000572e">  467</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DAC_SW_MODE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acdb1dac23e20df2a5daff54bb52aab0b">  468</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DAC_SW_MODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a02220afa1049e5bb2dea5409c92c4e0d">  469</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DAC_SW_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL2_DAC_SW_MODE_SHIFT) &amp; PWMV2_GLB_CTRL2_DAC_SW_MODE_MASK)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad37b42d7f692e5c14200619e3f0bd2a4">  470</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DAC_SW_MODE_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL2_DAC_SW_MODE_MASK) &gt;&gt; PWMV2_GLB_CTRL2_DAC_SW_MODE_SHIFT)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * DEBUG_IN_EN (RW)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> *</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * set to enable debug_in signal as fault signal, generally disable pwm output</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a279763b4e2920b5a2a49d04bbf239266">  477</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DEBUG_IN_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a72866ab62c644d8746666be9a1e54fb8">  478</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DEBUG_IN_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a469baaacc4bfa6ebf4fbfaa6a3b4a8b0">  479</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DEBUG_IN_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL2_DEBUG_IN_EN_SHIFT) &amp; PWMV2_GLB_CTRL2_DEBUG_IN_EN_MASK)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a231fcf9d2267bcbc38de7d94029588d0">  480</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_DEBUG_IN_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL2_DEBUG_IN_EN_MASK) &gt;&gt; PWMV2_GLB_CTRL2_DEBUG_IN_EN_SHIFT)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/*</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * FAULT_CLEAR (RW)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> *</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * software write 1 to clear fault event if pwm_cfg.fault_rec_time is 2&#39;b11.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * software need to clear it after the fault signal is de-assert and before next fault</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * one bit for one pwm channel</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a748f1bd6e080b1fc019a4f78898d27ea">  489</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_FAULT_CLEAR_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a20bddaab6fcf60e8d744176d94219498">  490</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_FAULT_CLEAR_SHIFT (8U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2f5a8219815c74973cbdb72cf9c6e21c">  491</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_FAULT_CLEAR_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL2_FAULT_CLEAR_SHIFT) &amp; PWMV2_GLB_CTRL2_FAULT_CLEAR_MASK)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a18d54c7cbda19366594380f0612f9431">  492</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_FAULT_CLEAR_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL2_FAULT_CLEAR_MASK) &gt;&gt; PWMV2_GLB_CTRL2_FAULT_CLEAR_SHIFT)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * SHADOW_LOCK_EN (RW)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * enable shadow_lock feature, if cleared, shadow_lock will be always 0</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7ccaf519db394cc96c98175a93316a30">  499</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a295ad3573f98a75d364825ba5117913a">  500</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aaac55f5d2f23683479484a2875586e15">  501</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_SHIFT) &amp; PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_MASK)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6cd8b020205f67560b851c54bd63a032">  502</a></span><span class="preprocessor">#define PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_MASK) &gt;&gt; PWMV2_GLB_CTRL2_SHADOW_LOCK_EN_SHIFT)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/* Bitfield definition for register array: CNT_RELOAD_WORK */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/*</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> *</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * counter0 reload working register</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1f3181179151ea49cd2dca016bb9ff6b">  510</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aed023dc32ffa0f4d766e7ef591cd366a">  511</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab2ffbb5979d2b19955a3ff3a8f5861fb">  512</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_VALUE_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_RELOAD_WORK_VALUE_MASK) &gt;&gt; PWMV2_CNT_RELOAD_WORK_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/* Bitfield definition for register array: CMP_VAL_WORK */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">/*</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> *</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * compare point working register</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad5e64799e5edc0cd7726ab6535716d33">  520</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6891f9296bc72bb14b014bdbfeb0e6c8">  521</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1e50fa66bc72d1706cae6a4544b79f45">  522</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_VALUE_GET(x) (((uint32_t)(x) &amp; PWMV2_CMP_VAL_WORK_VALUE_MASK) &gt;&gt; PWMV2_CMP_VAL_WORK_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/* Bitfield definition for register: FORCE_WORK */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/*</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * OUT_POLARITY (RO)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> *</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * force working register</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9f4b6d93fda73c0b31159d68a03c14ce">  530</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_OUT_POLARITY_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acb69c858029f2df72e3df70d86600b6f">  531</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_OUT_POLARITY_SHIFT (16U)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0954d61243cd52ff3965a66d6aabdc55">  532</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_OUT_POLARITY_GET(x) (((uint32_t)(x) &amp; PWMV2_FORCE_WORK_OUT_POLARITY_MASK) &gt;&gt; PWMV2_FORCE_WORK_OUT_POLARITY_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * FORCE_MODE (RO)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * force_mode work register</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9b07840f80e84ec01f3be777fb6545e9">  539</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_FORCE_MODE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a816df6f44556f9bf2f6a984c1563e9cc">  540</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_FORCE_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a97e13fb9baff70bb990bebb7423207a0">  541</a></span><span class="preprocessor">#define PWMV2_FORCE_WORK_FORCE_MODE_GET(x) (((uint32_t)(x) &amp; PWMV2_FORCE_WORK_FORCE_MODE_MASK) &gt;&gt; PWMV2_FORCE_WORK_FORCE_MODE_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/* Bitfield definition for register array: CNT_VAL */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">/*</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> *</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * main counter value</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad998ea520b46262442e585dd709fce9a">  549</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a03a2de1c33e3e2b88e641b9ada737426">  550</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abc3ce5447ef2e38509cf5413efcb98fa">  551</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_VALUE_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_VAL_VALUE_MASK) &gt;&gt; PWMV2_CNT_VAL_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/* Bitfield definition for register array: DAC_VALUE_SV */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/*</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * VALUE (RW)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> *</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * save dac0_value when dac0_valid if dac_sw_mode is 0;</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * software write dac_value directly if dac_sw_mode is 1</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af32d3f61d69048af8315598b0b122046">  560</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeb1baf3c45dd6e4ade93b1a5e44767b3">  561</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab9d57dad1fdfe0f3f91701d25f4e23c2">  562</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DAC_VALUE_SV_VALUE_SHIFT) &amp; PWMV2_DAC_VALUE_SV_VALUE_MASK)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a78aa4d253bb20490f7e07f7ce216639c">  563</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_VALUE_GET(x) (((uint32_t)(x) &amp; PWMV2_DAC_VALUE_SV_VALUE_MASK) &gt;&gt; PWMV2_DAC_VALUE_SV_VALUE_SHIFT)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/* Bitfield definition for register array: CAPTURE_POS */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/*</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * CAPTURE_POS (RO)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> *</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * related counter value captured at input negedge</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> */</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad6a8366618a59d682be5f2f4f071bfa4">  571</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_POS_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5c36d0bfde048094bec9c8d2378309e2">  572</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_POS_SHIFT (8U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acf378f973829d0e7df477e69bb9ecc6b">  573</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_POS_GET(x) (((uint32_t)(x) &amp; PWMV2_CAPTURE_POS_CAPTURE_POS_MASK) &gt;&gt; PWMV2_CAPTURE_POS_CAPTURE_POS_SHIFT)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * CAPTURE_SELGPIO (RW)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> *</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * 0: result from CAP[  7:0],  from trgm</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * 1: result from CAP[15:8],  from gpio</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a461dc24e93e535f78edf171de3bdb612">  581</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_MASK (0x10U)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0d401a5de9606e539f8f8622bf58b8fd">  582</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_SHIFT (4U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0eec3b91f532df8d61c527a6db0157ea">  583</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_SHIFT) &amp; PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_MASK)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a37e6f32ce0df282e09fe52e2e78ea61f">  584</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_GET(x) (((uint32_t)(x) &amp; PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_MASK) &gt;&gt; PWMV2_CAPTURE_POS_CAPTURE_SELGPIO_SHIFT)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * CNT_INDEX (RW)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> *</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * related counter</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4d24219ad2f2ff82292f2848fd83df88">  591</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CNT_INDEX_MASK (0x3U)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a87e01323d8228e8e66aca5caff49fa85">  592</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CNT_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a310c2297d82548fdadd6394e1e9f6124">  593</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CNT_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAPTURE_POS_CNT_INDEX_SHIFT) &amp; PWMV2_CAPTURE_POS_CNT_INDEX_MASK)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aab5973ac29bf836c59b283313b2f12b8">  594</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_CNT_INDEX_GET(x) (((uint32_t)(x) &amp; PWMV2_CAPTURE_POS_CNT_INDEX_MASK) &gt;&gt; PWMV2_CAPTURE_POS_CNT_INDEX_SHIFT)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/* Bitfield definition for register array: CAPTURE_NEG */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * CAPTURE_NEG (RO)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * counter value captured at input negedge</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae6c9fb27fcb043379f0ccb4331c390a5">  602</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_CAPTURE_NEG_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a23d1bc6dd08906d4d5564c84d78d8790">  603</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_CAPTURE_NEG_SHIFT (8U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8b3a51e908eb4979f8c9c186b50f1ec5">  604</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_CAPTURE_NEG_GET(x) (((uint32_t)(x) &amp; PWMV2_CAPTURE_NEG_CAPTURE_NEG_MASK) &gt;&gt; PWMV2_CAPTURE_NEG_CAPTURE_NEG_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/* Bitfield definition for register: IRQ_STS */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * IRQ_CAL_OVERFLOW (W1C)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> *</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * end of output burst</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a15ee4267042ea017b064739f200520b0">  612</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a84a8b4608f7682bf11f4693a6efcc777">  613</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_SHIFT (31U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac5dd8eb644ccc0ef9d9630f670f8cd5d">  614</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_SHIFT) &amp; PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a69be3bcc26f2cf985c1377579cf3e2d2">  615</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_CAL_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/*</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * IRQ_BURSTEND (RO)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> *</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * end of output burst</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aac080769d9f9d81f8b8f54082bc0d421">  622</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_BURSTEND_MASK (0x20U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a887b7a3ade49a0ee35cd6d141c6d893d">  623</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_BURSTEND_SHIFT (5U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afeef26c0b1b3cdbcd3a425882097e6f9">  624</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_BURSTEND_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_BURSTEND_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_BURSTEND_SHIFT)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">/*</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * IRQ_FAULT (RO)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> *</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * for external fault event</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7c62a9c7acba24a56acc65cbf2086a61">  631</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_FAULT_MASK (0x10U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad7cfedaacadd93dbf02130691184d774">  632</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_FAULT_SHIFT (4U)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5547080bdb4c21dd147791e35b36cd36">  633</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_FAULT_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_FAULT_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/*</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * IRQ_CAPTURE_NEG (RO)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> *</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * capture negedge status</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4a29c66f5b5377a6f61f21df92ab893c">  640</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_NEG_MASK (0x8U)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a617ffee6140ebe26dd63090f336dec53">  641</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_NEG_SHIFT (3U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a98c8c4a2014162bb3161885dc41cfda2">  642</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_NEG_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_CAPTURE_NEG_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_CAPTURE_NEG_SHIFT)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/*</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * IRQ_CAPTURE_POS (RO)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> *</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * capture posedge status</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#adc725357f23362836f9c903d2de51f4c">  649</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_POS_MASK (0x4U)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a71233f744277f0bcc791d38abd92ee0d">  650</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_POS_SHIFT (2U)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3b5763583f8fb64f2dd75444a6676d94">  651</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CAPTURE_POS_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_CAPTURE_POS_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_CAPTURE_POS_SHIFT)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/*</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * IRQ_RELOAD (RO)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> *</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * when clock counter reach the reload time</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af6879f0128100c1358e9cfdc8aba14a4">  658</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_RELOAD_MASK (0x2U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a79205b0497e15f0c925ac0d2cc30d04c">  659</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_RELOAD_SHIFT (1U)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4a02fe27f86f2be2cb3fc1321eb0db99">  660</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_RELOAD_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_RELOAD_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_RELOAD_SHIFT)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/*</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * IRQ_CMP (RO)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> *</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * for 24 channel, compare event</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5c93ea150c714941108011ae69e1581f">  667</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CMP_MASK (0x1U)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeaa7d378854d53d1ee6afbf663f91d41">  668</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a003011225599321a6110b37857647e4f">  669</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_IRQ_CMP_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_IRQ_CMP_MASK) &gt;&gt; PWMV2_IRQ_STS_IRQ_CMP_SHIFT)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/* Bitfield definition for register: IRQ_EN */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">/*</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * IRQ_EN_OVERFLOW (RW)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> *</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * enable interrupt when calculation unit overflow</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acc13344a4e9385276ea4295b58e417bb">  677</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aecc888e3348f282fb88bc21b60f7b0be">  678</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_SHIFT (31U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a19fc7265d22f19d5da730447a68da85e">  679</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_SHIFT) &amp; PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_MASK)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9b0b3c3bb5df3a4a4b4a1d9db766a476">  680</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_MASK) &gt;&gt; PWMV2_IRQ_EN_IRQ_EN_OVERFLOW_SHIFT)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Bitfield definition for register: IRQ_STS_CMP */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * IRQ_STS_CMP (W1C)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * interrupt flag for compare point match event, and each bit means one compare point.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a34718eb7cc2d482470f1275576335dbd">  688</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad7e97f5ef198c62cf535130a1bfa2121">  689</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a77ae0a7dc8a86488fbc3d10ad9bbdffa">  690</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_SHIFT) &amp; PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_MASK)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a05e9962b77d9439239f582ecc31a3487">  691</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_MASK) &gt;&gt; PWMV2_IRQ_STS_CMP_IRQ_STS_CMP_SHIFT)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* Bitfield definition for register: IRQ_STS_RELOAD */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * IRQ_STS_RELOAD (W1C)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * interrupt flag for reload event , and each bit means one main counter.</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2a582347a48a37242bc9c23ba6fd19f7">  699</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_MASK (0xFU)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af9f265139cc47ffb36a4c77083a5c98a">  700</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_SHIFT (0U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4c1ae6ded436c560f17eabb145c78792">  701</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_SHIFT) &amp; PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_MASK)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aae9896ccac6d75b291d65168307749e8">  702</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_MASK) &gt;&gt; PWMV2_IRQ_STS_RELOAD_IRQ_STS_RELOAD_SHIFT)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">/* Bitfield definition for register: IRQ_STS_CAP_POS */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">/*</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * IRQ_STS_CAP_POS (W1C)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> *</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * interrupt flag for posedge capture event , and each bit means one capture channel.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af98820980887bd1faafb8d28dd89e2df">  710</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_MASK (0xFFU)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a94d49d12a6f727e4ca69c8002edbc1da">  711</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6382c04f4c504ff924002b3f0f8fe72e">  712</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_SHIFT) &amp; PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_MASK)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a438b588231d78afe7a0d4f0767f4f3f6">  713</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_MASK) &gt;&gt; PWMV2_IRQ_STS_CAP_POS_IRQ_STS_CAP_POS_SHIFT)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/* Bitfield definition for register: IRQ_STS_CAP_NEG */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/*</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * IRQ_STS_CAP_NEG (W1C)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> *</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * interrupt flag for negedge capture event , and each bit means one capture channel.</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a51f804449594789fbd9f12f74c73b7f6">  721</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_MASK (0xFFU)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7c24cf81ca01c7f4feca03f0c1eaadf7">  722</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_SHIFT (0U)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad3afe0184de249c6312c3027ea5e3061">  723</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_SHIFT) &amp; PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_MASK)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6912604c9c44324e09ce55f957a6c6fb">  724</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_MASK) &gt;&gt; PWMV2_IRQ_STS_CAP_NEG_IRQ_STS_CAP_NEG_SHIFT)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/* Bitfield definition for register: IRQ_STS_FAULT */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/*</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * IRQ_STS_FAULT (W1C)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> *</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * interrupt flag for external fault event , and each bit means one external fault channel.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2cb711e9c8aafbc3f4ac31138137d851">  732</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5d34d0c40ae575bf3af473f8302e0ce2">  733</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_SHIFT (0U)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2ca201fb1109204f75f75079bf933904">  734</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_SHIFT) &amp; PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_MASK)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab3d0b85ded4fb5f65ba3108d2e6f5929">  735</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_MASK) &gt;&gt; PWMV2_IRQ_STS_FAULT_IRQ_STS_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* Bitfield definition for register: IRQ_STS_BURSTEND */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/*</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> * IRQ_STS_BURSTEND (W1C)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> *</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * interrupt flag for output burst done event , and each bit means one main counter.</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad7ad81d8c04dc86da80637bb93d247a0">  743</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_MASK (0xFU)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad863ab45c6bceb66a7dadd4437b052bf">  744</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_SHIFT (0U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a143312654b0aab98cd4cafe09216eb3f">  745</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_SHIFT) &amp; PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_MASK)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4ce59c118299d85e9f10ab295aa7d62d">  746</a></span><span class="preprocessor">#define PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_MASK) &gt;&gt; PWMV2_IRQ_STS_BURSTEND_IRQ_STS_BURSTEND_SHIFT)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/* Bitfield definition for register: IRQ_EN_CMP */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * IRQ_EN_CMP (RW)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * interrupt enable field for compare point match event, and each bit means one compare point.</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a065e4fe07b4ce864fa3c8f099281184b">  754</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a28c62bf58ef591d6a6844c72b63973d0">  755</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a68ea1da24a62649b39e1425517a99fe5">  756</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_SHIFT) &amp; PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_MASK)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a59ef4e5b0a34f5f7b1c77d542065e147">  757</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_MASK) &gt;&gt; PWMV2_IRQ_EN_CMP_IRQ_EN_CMP_SHIFT)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* Bitfield definition for register: IRQ_EN_RELOAD */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">/*</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * IRQ_EN_RELOAD (RW)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> *</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * interrupt enable field for reload event , and each bit means one main counter.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a61ae78b954a1512046dad2d3e25bab88">  765</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_MASK (0xFU)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a64b54a60a60149df6a1150c3dabb51d4">  766</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_SHIFT (0U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7af556bd9102e602b3f433df9efa96b5">  767</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_SHIFT) &amp; PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa2645472ba025fec2a98a7e74d8e6cad">  768</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_MASK) &gt;&gt; PWMV2_IRQ_EN_RELOAD_IRQ_EN_RELOAD_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/* Bitfield definition for register: IRQ_EN_CAP_POS */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">/*</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * IRQ_EN_CAP_POS (RW)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> *</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * interrupt enable field for posedge capture event , and each bit means one capture channel.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abcc3904af01403d3a078502a1a2bb785">  776</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_MASK (0xFFU)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a83d5ddc01e35865dc864f0250b2a7154">  777</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a12cbabb751f0ba0516843c5fc2776990">  778</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_SHIFT) &amp; PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_MASK)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3b24f1e12891cd9049c75b78f7873b20">  779</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_MASK) &gt;&gt; PWMV2_IRQ_EN_CAP_POS_IRQ_EN_CAP_POS_SHIFT)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/* Bitfield definition for register: IRQ_EN_CAP_NEG */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">/*</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * IRQ_EN_CAP_NEG (RW)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> *</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * interrupt enable field for negedge capture event , and each bit means one capture channel.</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5af59ba665c2c685cd8186c20fbb07f0">  787</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_MASK (0xFFU)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aed88257777fc853e412c12af4e558a51">  788</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_SHIFT (0U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aae7971bb7bf5bd267a923fde8243996d">  789</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_SHIFT) &amp; PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_MASK)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5fa38d0ef06a491d4bca56ebb03f432f">  790</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_MASK) &gt;&gt; PWMV2_IRQ_EN_CAP_NEG_IRQ_EN_CAP_NEG_SHIFT)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/* Bitfield definition for register: IRQ_EN_FAULT */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/*</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * IRQ_EN_FAULT (RW)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> *</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * interrupt enable field for external fault event , and each bit means one external fault channel.</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a935df275dbe51f4ba6fd93daef379bcc">  798</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7da94fd4003ff4d0aa6736cea291668c">  799</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_SHIFT (0U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2bf66655fdbd07784b55a3749d00ae3d">  800</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_SHIFT) &amp; PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_MASK)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7df7719acf558636a33d880958122175">  801</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_MASK) &gt;&gt; PWMV2_IRQ_EN_FAULT_IRQ_EN_FAULT_SHIFT)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/* Bitfield definition for register: IRQ_EN_BURSTEND */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">/*</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * IRQ_EN_BURSTEND (RW)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> *</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * interrupt enable field for output burst done event , and each bit means one main counter.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a558e72bb50082ceb31af01b6822cbc94">  809</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_MASK (0xFU)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad3d7883f24fd522cd2af47770c354953">  810</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_SHIFT (0U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae1192d982d09eb73cc06ee3660021f7a">  811</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_SHIFT) &amp; PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_MASK)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8701778e5f67440a70a9618cf08e1533">  812</a></span><span class="preprocessor">#define PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_GET(x) (((uint32_t)(x) &amp; PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_MASK) &gt;&gt; PWMV2_IRQ_EN_BURSTEND_IRQ_EN_BURSTEND_SHIFT)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/* Bitfield definition for register: DMA_EN */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/*</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * DMA3_EN (RW)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> *</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * enable dma3</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a731ecfa3d396f91a7c929ed7a99fa1aa">  820</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#adc234ff9bcb2452bcf4f261e09971c86">  821</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aff6633d4810c0e3fd2e753423aef77e6">  822</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA3_EN_SHIFT) &amp; PWMV2_DMA_EN_DMA3_EN_MASK)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a04ba39e9179a6acd06089c200c5d8378">  823</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA3_EN_MASK) &gt;&gt; PWMV2_DMA_EN_DMA3_EN_SHIFT)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/*</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * DMA3_SEL (RW)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> *</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * selelct one of compare point(0~23) or one reload point(24~27) as dma0</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6f0d0ff9d04a64e559856d41dbd0a8e7">  830</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae645f509520349e85a74464806c1b19a">  831</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a212ed537a2f676986813805f3b3313c0">  832</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA3_SEL_SHIFT) &amp; PWMV2_DMA_EN_DMA3_SEL_MASK)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad97dfdde527a77a60bd570dfdbe306e5">  833</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA3_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA3_SEL_MASK) &gt;&gt; PWMV2_DMA_EN_DMA3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/*</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * DMA2_EN (RW)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> *</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * enable dma2</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a73d8bb4bcb873af3d08569b8852ccbf0">  840</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afeab7724ad3bb9e44bcfb2b29b844324">  841</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa10850fd5c9021978a37202f3c056f7b">  842</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA2_EN_SHIFT) &amp; PWMV2_DMA_EN_DMA2_EN_MASK)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a436ffa4a7cda0908b1c297d75cfcb201">  843</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA2_EN_MASK) &gt;&gt; PWMV2_DMA_EN_DMA2_EN_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/*</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * DMA2_SEL (RW)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> *</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * selelct one of compare point(0~23) or one reload point(24~27) as dma0</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9bd4773d9935d2141d6fd3582fe177e7">  850</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac3d7a1a545a2070b624edc877e855cb2">  851</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af76d82415adf943b19a39177e30ef5f4">  852</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA2_SEL_SHIFT) &amp; PWMV2_DMA_EN_DMA2_SEL_MASK)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af37a0baa39815324d79e6a28dafcb527">  853</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA2_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA2_SEL_MASK) &gt;&gt; PWMV2_DMA_EN_DMA2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/*</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * DMA1_EN (RW)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> *</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * enable dma1</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> */</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a61242418ad8f2a59d2d51179ea0e94ee">  860</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8842593c858193101a6ef7a1ddcc072d">  861</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a084c055c2445ced8a76c78b6c2fbfd02">  862</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA1_EN_SHIFT) &amp; PWMV2_DMA_EN_DMA1_EN_MASK)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abe3b2ae35f070619c45e066e8f8ec146">  863</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA1_EN_MASK) &gt;&gt; PWMV2_DMA_EN_DMA1_EN_SHIFT)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/*</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * DMA1_SEL (RW)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> *</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * selelct one of compare point(0~23) or one reload point(24~27) as dma0</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a57e9cae35c0647f603c4013ef584f2c3">  870</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a99e5de82d459e0d815d77e9a516e7b24">  871</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a979a3885dfab68bb433aa9dbfb276920">  872</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA1_SEL_SHIFT) &amp; PWMV2_DMA_EN_DMA1_SEL_MASK)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abcbe0fff1b850f9c6bf8d2838c40726a">  873</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA1_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA1_SEL_MASK) &gt;&gt; PWMV2_DMA_EN_DMA1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">/*</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * DMA0_EN (RW)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> *</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> * enable dma0</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af6097acb261379d86d67313fde62d80d">  880</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1f81b551e99514277d16071eba3fd626">  881</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa18ffad2a0a59b0312d5a64cf8b08f4e">  882</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA0_EN_SHIFT) &amp; PWMV2_DMA_EN_DMA0_EN_MASK)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a33bf21d83f67b62b5c9ef09bb38a2382">  883</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA0_EN_MASK) &gt;&gt; PWMV2_DMA_EN_DMA0_EN_SHIFT)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">/*</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * DMA0_SEL (RW)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> *</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * selelct one of compare point(0~23) or one reload point(24~27) as dma0</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a67a326dda84e6a1ce46984a4187cc0da">  890</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a523b98b52df5a64e3e0378facca4baa0">  891</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a276ef5840635a5b900f00641955f9486">  892</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_DMA_EN_DMA0_SEL_SHIFT) &amp; PWMV2_DMA_EN_DMA0_SEL_MASK)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0e1a03c6f4567216958ded5ecf527d1f">  893</a></span><span class="preprocessor">#define PWMV2_DMA_EN_DMA0_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_DMA_EN_DMA0_SEL_MASK) &gt;&gt; PWMV2_DMA_EN_DMA0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">/* Bitfield definition for register of struct array CNT: CFG0 */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">/*</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * RLD_CMP_SEL1 (RW)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> *</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * select one compare point from 24, set to 0x1F to disable current selection, used for reload value, compare value, force value update</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa82f0f9dfb6b88707ca529526a04652e">  901</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL1_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa52d614bef3b6f10f330b609364a165b">  902</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL1_SHIFT (24U)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a93296d2fe4e92b4a25ec04065902f0f8">  903</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL1_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG0_RLD_CMP_SEL1_SHIFT) &amp; PWMV2_CNT_CFG0_RLD_CMP_SEL1_MASK)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8f01d390ae2050e2eb98c32516bb7d4a">  904</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL1_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG0_RLD_CMP_SEL1_MASK) &gt;&gt; PWMV2_CNT_CFG0_RLD_CMP_SEL1_SHIFT)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/*</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * RLD_CMP_SEL0 (RW)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> *</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * select one compare point from 24, set to 0x1F to disable current selection</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af4fefd4da70c8c57ae004bccce75e6be">  911</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL0_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7ab65aa6aba2cdc96f5dbe60a9ba889a">  912</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL0_SHIFT (16U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7c4da9842394008d010c0a93c5298cfa">  913</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL0_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG0_RLD_CMP_SEL0_SHIFT) &amp; PWMV2_CNT_CFG0_RLD_CMP_SEL0_MASK)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7b5700e5c44774a998f11e36c1256bff">  914</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_CMP_SEL0_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG0_RLD_CMP_SEL0_MASK) &gt;&gt; PWMV2_CNT_CFG0_RLD_CMP_SEL0_SHIFT)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/*</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * RLD_TRIG_SEL (RW)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> *</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9635baea97eee3bc40f984d38a9af4b8">  921</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_TRIG_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a21da86d6bc7facdb408581dc6b29167b">  922</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_TRIG_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa0882e6bca1399aa3b7c3ad9c1bbc532">  923</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_TRIG_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG0_RLD_TRIG_SEL_SHIFT) &amp; PWMV2_CNT_CFG0_RLD_TRIG_SEL_MASK)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a669f5b826ebf11f3fc5f9ede25a65e6f">  924</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_TRIG_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG0_RLD_TRIG_SEL_MASK) &gt;&gt; PWMV2_CNT_CFG0_RLD_TRIG_SEL_SHIFT)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/*</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * RLD_UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> *</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * define when to use the calculation output value as reload time</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * 00:  software set work_ctrl1.shadow_lock bit</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> * 01:  use compare point selected by rld_cmp_sel0 or rld_cmp_sel1</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * 10:  counter reload time</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * 11:  use rld_trig_sel to select one of the input trigger</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> * NOTE: 00 is not recommended since the update time is not controllable, may cause error in complex application.</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a496554892e518f3d611366c8f529386d">  936</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_UPDATE_TIME_MASK (0x300U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3cb1d5a85409df9c3af8d50b476ab44b">  937</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_UPDATE_TIME_SHIFT (8U)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab4f44aec09444d425bfb0a481551c69a">  938</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG0_RLD_UPDATE_TIME_SHIFT) &amp; PWMV2_CNT_CFG0_RLD_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a713fff29f55ece476c6c3f870431de1b">  939</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_RLD_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG0_RLD_UPDATE_TIME_MASK) &gt;&gt; PWMV2_CNT_CFG0_RLD_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">/*</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * CNT_D_PARAM (RW)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> *</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * input dac data parameter</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0d7f50df35f4ad0cee1b18274eabeb70">  946</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_CNT_D_PARAM_MASK (0x1FU)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a51d0c8141d058e494dfeac489ce30110">  947</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_CNT_D_PARAM_SHIFT (0U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8221e1051f90e556f244ecad87b1335d">  948</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_CNT_D_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG0_CNT_D_PARAM_SHIFT) &amp; PWMV2_CNT_CFG0_CNT_D_PARAM_MASK)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad73874a481bfa9fb884726a2561ea0c7">  949</a></span><span class="preprocessor">#define PWMV2_CNT_CFG0_CNT_D_PARAM_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG0_CNT_D_PARAM_MASK) &gt;&gt; PWMV2_CNT_CFG0_CNT_D_PARAM_SHIFT)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* Bitfield definition for register of struct array CNT: CFG1 */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/*</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * CNT_DAC_INDEX (RW)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> *</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * select one of the dac value</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8d9fb9b336e1c0af2b372a8447f2f2a0">  957</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_DAC_INDEX_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a03c066ea32d98faf9f6acc051f44b53f">  958</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_DAC_INDEX_SHIFT (24U)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7018c10de0fd5d55d75d50061f7f8fcd">  959</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_DAC_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_DAC_INDEX_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_DAC_INDEX_MASK)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acff50cc3e58e9c99239f81dc719ccda0">  960</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_DAC_INDEX_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_DAC_INDEX_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_DAC_INDEX_SHIFT)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">/*</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * CNT_LU_EN (RW)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> *</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * set to enable up limit, use cnt_lu_off to select one of the shadow register value as limitation</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a052997e9ae8ef8d7bf19afafe332805c">  967</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LU_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae597228414f9c0e45c20f1471d4c7410">  968</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LU_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa14b8d46876fc8c7defd34a938457dd7">  969</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LU_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_LU_EN_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_LU_EN_MASK)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1f99672c0f27ad6f355c6142d4ecad66">  970</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LU_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_LU_EN_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_LU_EN_SHIFT)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * CNT_LIM_UP (RW)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> *</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * up limit offset selection, from one of the shadow_val</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aac5f5159c418d0ef93b26c41a9973a98">  977</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_UP_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#addb328566516e079b312d90359a5cc73">  978</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_UP_SHIFT (16U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#addc4f2c8b5819e1856fc17adcbb3f7ef">  979</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_UP_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_LIM_UP_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_LIM_UP_MASK)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae19a519b9563812c8138a220299a0b49">  980</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_UP_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_LIM_UP_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_LIM_UP_SHIFT)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">/*</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> * CNT_LL_EN (RW)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> *</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * set to enable low limit</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a861a743854ed37fc188175dec2456ce2">  987</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LL_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3d86c36f58e898d398ead671fe8948e7">  988</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LL_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a63c42b96c5cc2f0ffbc650a0b95f6657">  989</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LL_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_LL_EN_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_LL_EN_MASK)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa600a97337db3082690be0db36e31176">  990</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LL_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_LL_EN_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_LL_EN_SHIFT)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">/*</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * CNT_LIM_LO (RW)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> *</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * low limit offset selection, from one of the shadow_val</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afbfffc4c7bcf3b73285372e00525e64b">  997</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_LO_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa0b9645f9467e2f8f2a95784af531aef">  998</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_LO_SHIFT (8U)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a47b1bfae7cf3cbfa072bac944d5bae4e">  999</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_LO_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_LIM_LO_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_LIM_LO_MASK)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a461833fa9a2cf4b467fdf7f19e8a92d8"> 1000</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_LIM_LO_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_LIM_LO_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_LIM_LO_SHIFT)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/*</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * CNT_IN_OFF (RW)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> *</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * input data offset selection, from one of the shadow_val, default just shadow reload time</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a52df6475b5fe8b5e5f60d9a17c0592d7"> 1007</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_IN_OFF_MASK (0x1FU)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a38a8df7ace28b27b4fbebfc32cadc207"> 1008</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_IN_OFF_SHIFT (0U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a19701c5514302514f085fd89cc60804a"> 1009</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_IN_OFF_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG1_CNT_IN_OFF_SHIFT) &amp; PWMV2_CNT_CFG1_CNT_IN_OFF_MASK)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6c300cf8ea83170b2de7f06efe72957d"> 1010</a></span><span class="preprocessor">#define PWMV2_CNT_CFG1_CNT_IN_OFF_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG1_CNT_IN_OFF_MASK) &gt;&gt; PWMV2_CNT_CFG1_CNT_IN_OFF_SHIFT)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">/* Bitfield definition for register of struct array CNT: CFG2 */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * CNT_RELOAD_EN (RW)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * set to use input signal(selected by cnt_reload_trig) to reload timer</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5d94e383e0093b76098b763027d4618b"> 1018</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0bdaaa14a71bfe16410d04bb70622806"> 1019</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa0298fcdd810ee6e51db31781e8045bf"> 1020</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_RELOAD_EN_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_RELOAD_EN_MASK)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a57b5406eec2cdbc1bdd1a3761f7da336"> 1021</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_RELOAD_EN_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_RELOAD_EN_SHIFT)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/*</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * CNT_RELOAD_TRIG (RW)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> *</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> */</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aead95f46234bcf069b82010ef0cd3a49"> 1028</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aaf50951ab18e48dc626a239b23758cdd"> 1029</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_SHIFT (24U)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0089e918d4aa99c514f78ab19f369d42"> 1030</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_MASK)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a01630d82b8c71b81186fd9e9b50ab85f"> 1031</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_RELOAD_TRIG_SHIFT)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">/*</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * CNT_UPDATE_TRIG1 (RW)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> *</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ade4276ad39c54673c0c69ecd6695a06a"> 1038</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_MASK (0x700000UL)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a78180b1ee315cffe3dde779e2c4a941a"> 1039</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_SHIFT (20U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae52389c3feefd701c19c64558d0feb0a"> 1040</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_MASK)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7ecde4a3c63bcc052fb9643f6da0c8d0"> 1041</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG1_SHIFT)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span> </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">/*</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * CNT_UPDATE_EN1 (RW)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> *</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * set to enable using trig1 to load calculation cell output to counter</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> */</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a91a535b40972306d92c0a859b7e30564"> 1048</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN1_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af8723134223de3c8d07f56877284c68d"> 1049</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN1_SHIFT (19U)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aac472170e93076db16b4ccb049968f2b"> 1050</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN1_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_UPDATE_EN1_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_EN1_MASK)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a46a9519fa88d6b092c182bb4c47d7ba1"> 1051</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN1_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_EN1_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_UPDATE_EN1_SHIFT)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">/*</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * CNT_TRIG1 (RW)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> *</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * change counter value to one of the calculation cell output when cnt_update_triger1 issued</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a62db818fd4fd1f5cbfb764a24d4b748f"> 1058</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG1_MASK (0xF000U)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae03657de5a0d54dbc8bbdc0bf3eed856"> 1059</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG1_SHIFT (12U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af454eaff1de26f9835e811e27983d6e5"> 1060</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG1_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_TRIG1_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_TRIG1_MASK)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae91dac77bd55d1479b265bcec4ff2535"> 1061</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG1_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_TRIG1_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_TRIG1_SHIFT)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">/*</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * CNT_UPDATE_TRIG0 (RW)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> *</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> */</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2700bf64a0655959c26b2e89e1dadb3d"> 1068</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_MASK (0x700U)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad1c3e2434e077f71c0d8d2394cf25bd7"> 1069</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_SHIFT (8U)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af42bac03cdeacfdb873c29149f511f18"> 1070</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_MASK)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5107c245079745f9708851207fa88d1d"> 1071</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_UPDATE_TRIG0_SHIFT)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">/*</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * CNT_UPDATE_EN0 (RW)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> *</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * set to enable using trig0 to load calculation cell output to counter</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a67717ca4a9c567397f4d12ecc6254a51"> 1078</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN0_MASK (0x80U)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4782121df2f9d48a4be5d8c82efcb1ea"> 1079</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN0_SHIFT (7U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#adf33560448edd16986508d5b411e2362"> 1080</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN0_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_UPDATE_EN0_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_EN0_MASK)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a28a20cebdd7b38db2f05489366d1c2b1"> 1081</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_UPDATE_EN0_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_UPDATE_EN0_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_UPDATE_EN0_SHIFT)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span> </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">/*</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * CNT_TRIG0 (RW)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> *</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * change counter value to one of the calculation cell output when cnt_update_triger0 issued</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a50cd29aee9b80e08deb28dedaa8c6319"> 1088</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG0_MASK (0xFU)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a610221e6337b9de1490d9777b908df25"> 1089</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG0_SHIFT (0U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a92fe8103e37f245a167a0304ca659594"> 1090</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG0_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG2_CNT_TRIG0_SHIFT) &amp; PWMV2_CNT_CFG2_CNT_TRIG0_MASK)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad0d023302f589f4812060827752f7f3e"> 1091</a></span><span class="preprocessor">#define PWMV2_CNT_CFG2_CNT_TRIG0_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG2_CNT_TRIG0_MASK) &gt;&gt; PWMV2_CNT_CFG2_CNT_TRIG0_SHIFT)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">/* Bitfield definition for register of struct array CNT: CFG3 */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">/*</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * CNT_START_SEL (RW)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> *</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a120ee808343ebcd026a2e5135596565f"> 1099</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_START_SEL_MASK (0x700000UL)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a07a430e0e8ff1832fcb601f581ce2c9b"> 1100</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_START_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#addb0c29ee6dbebe3db24f9185ecc9062"> 1101</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_START_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG3_CNT_START_SEL_SHIFT) &amp; PWMV2_CNT_CFG3_CNT_START_SEL_MASK)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a827bfccb00f5ba7efee30f5e5041b06d"> 1102</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_START_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG3_CNT_START_SEL_MASK) &gt;&gt; PWMV2_CNT_CFG3_CNT_START_SEL_SHIFT)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span> </div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">/*</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * CNT_HW_START_EN (RW)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> *</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> * enable use trigger to start pwm output(at next reload point), by cnt_start_sel</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a044fe3294f2e7f9bd1cde97ba3573897"> 1109</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_HW_START_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac2df5e61adb0344b8ae1127f232fea52"> 1110</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_HW_START_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aea803ca218f1a0fa64b6a9d7fe49dc2a"> 1111</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_HW_START_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG3_CNT_HW_START_EN_SHIFT) &amp; PWMV2_CNT_CFG3_CNT_HW_START_EN_MASK)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a572bccba7638573d7f67b0c99c72b29d"> 1112</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_HW_START_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG3_CNT_HW_START_EN_MASK) &gt;&gt; PWMV2_CNT_CFG3_CNT_HW_START_EN_SHIFT)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/*</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> * CNT_BURST (RW)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> *</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> * output pwm wave for configured burst(timer period),</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * 0 for one burst;  1 for two burst.</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * set to 0xFFFF for always output pwm wave</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> * bit&#39;s only used when setting cnt_sw_start or trigger selected by cnt_start_sel</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a463332282836975e30a504608b5bb6ba"> 1122</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_BURST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6cca3de155a1a12d292a06644b6aec14"> 1123</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_BURST_SHIFT (0U)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a76d7db3bb40af97d6503009b2de12602"> 1124</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_BURST_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_CFG3_CNT_BURST_SHIFT) &amp; PWMV2_CNT_CFG3_CNT_BURST_MASK)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afa46ba3aa19e2261928f0284e1285f73"> 1125</a></span><span class="preprocessor">#define PWMV2_CNT_CFG3_CNT_BURST_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_CFG3_CNT_BURST_MASK) &gt;&gt; PWMV2_CNT_CFG3_CNT_BURST_SHIFT)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">/* Bitfield definition for register: CNT_GLBCFG */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">/*</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * CNT_SW_START (WO)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> *</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * set to start pwm output(at next reload point), write only, Auto clear.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * User can disable pwm output before burst end by start again with cnt_burst=0</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4b2d50892b7d73305203a37a6e21488f"> 1134</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_CNT_SW_START_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1de801bd45b27f5cf26ea71d6f02887c"> 1135</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_CNT_SW_START_SHIFT (16U)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a94bc7e3349dc68b2d055c8433ed9b4de"> 1136</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_CNT_SW_START_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_GLBCFG_CNT_SW_START_SHIFT) &amp; PWMV2_CNT_GLBCFG_CNT_SW_START_MASK)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac44fee67ea3e352ae4111a0d792fe884"> 1137</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_CNT_SW_START_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_GLBCFG_CNT_SW_START_MASK) &gt;&gt; PWMV2_CNT_GLBCFG_CNT_SW_START_SHIFT)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">/*</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * TIMER_RESET (WO)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> *</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * set to clear current timer. Auto clear</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4893fc195642ab069420f734229ec34b"> 1144</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_RESET_MASK (0xF00U)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1d54e385f1bbe4db2524b5941732597e"> 1145</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_RESET_SHIFT (8U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7090587e6243802ec2ee21e07cbeed83"> 1146</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_RESET_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_GLBCFG_TIMER_RESET_SHIFT) &amp; PWMV2_CNT_GLBCFG_TIMER_RESET_MASK)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8bd1a700ab29e650d2dd43ad9bb8e0ea"> 1147</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_RESET_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_GLBCFG_TIMER_RESET_MASK) &gt;&gt; PWMV2_CNT_GLBCFG_TIMER_RESET_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * TIMER_ENABLE (RW)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * 1 to enable the main cycle counter; 0 to stop the counter;</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> * NOTE:  when counter stopped, the related trigger_out will be cleared to 0, the related pwm output will keep value not changed.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> */</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2b30381e09893f6e445383f76104d4e1"> 1155</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_ENABLE_MASK (0xFU)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3cc1f33da153e8ac49e59961bc67dd8b"> 1156</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a75ce28cc005fcadb28ec8ee8aa41a324"> 1157</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CNT_GLBCFG_TIMER_ENABLE_SHIFT) &amp; PWMV2_CNT_GLBCFG_TIMER_ENABLE_MASK)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa9e40f2944ea3e34020f62e223d388d1"> 1158</a></span><span class="preprocessor">#define PWMV2_CNT_GLBCFG_TIMER_ENABLE_GET(x) (((uint32_t)(x) &amp; PWMV2_CNT_GLBCFG_TIMER_ENABLE_MASK) &gt;&gt; PWMV2_CNT_GLBCFG_TIMER_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment">/* Bitfield definition for register of struct array CAL: CFG0 */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">/*</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * CAL_LU_PARAM (RW)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> *</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> * up limit parameter</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> */</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a290bd28f8163947913afa24811e0598a"> 1166</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LU_PARAM_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeb3ae357fb26e72dc3ed38f6b91de4bb"> 1167</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LU_PARAM_SHIFT (24U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a750e56ddd90ebd865483191684ae1200"> 1168</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LU_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG0_CAL_LU_PARAM_SHIFT) &amp; PWMV2_CAL_CFG0_CAL_LU_PARAM_MASK)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae3f5fe82af6088521eca69a00cad5fb9"> 1169</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LU_PARAM_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG0_CAL_LU_PARAM_MASK) &gt;&gt; PWMV2_CAL_CFG0_CAL_LU_PARAM_SHIFT)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/*</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * CAL_LL_PARAM (RW)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> *</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * low limit parameter</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af148e33014ad2e12e43de9a4b9b10ee2"> 1176</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LL_PARAM_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aded87634e393b215919c9ad169a99084"> 1177</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LL_PARAM_SHIFT (16U)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8ee5b8ee47cf62c8cb8ef6f1fe6c24b7"> 1178</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LL_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG0_CAL_LL_PARAM_SHIFT) &amp; PWMV2_CAL_CFG0_CAL_LL_PARAM_MASK)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7c50aa807e6b113b29a136c61bdadf37"> 1179</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_LL_PARAM_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG0_CAL_LL_PARAM_MASK) &gt;&gt; PWMV2_CAL_CFG0_CAL_LL_PARAM_SHIFT)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">/*</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * CAL_T_PARAM (RW)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> *</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * period parameter</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a465cd973b566a85b21b689e47807b04d"> 1186</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_T_PARAM_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a404fe86413e5f76490cf95ec9328ede7"> 1187</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_T_PARAM_SHIFT (8U)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac384030e9ec3f6893b6456f27e2fb66b"> 1188</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_T_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG0_CAL_T_PARAM_SHIFT) &amp; PWMV2_CAL_CFG0_CAL_T_PARAM_MASK)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7e662b534c3de65f00bf48dc1cf25df2"> 1189</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_T_PARAM_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG0_CAL_T_PARAM_MASK) &gt;&gt; PWMV2_CAL_CFG0_CAL_T_PARAM_SHIFT)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">/*</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> * CAL_D_PARAM (RW)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> *</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> * dac/counter value parameter</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad2272a040f72c054676c0ae805a75ce0"> 1196</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_D_PARAM_MASK (0x1FU)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a03d87cfaeaf60d2bf7d2731e169ee071"> 1197</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_D_PARAM_SHIFT (0U)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8acd9d00a0acfdb0a51f2a0317f1d3e1"> 1198</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_D_PARAM_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG0_CAL_D_PARAM_SHIFT) &amp; PWMV2_CAL_CFG0_CAL_D_PARAM_MASK)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa3d4d9c6c5f42378fd5ce16791acb260"> 1199</a></span><span class="preprocessor">#define PWMV2_CAL_CFG0_CAL_D_PARAM_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG0_CAL_D_PARAM_MASK) &gt;&gt; PWMV2_CAL_CFG0_CAL_D_PARAM_SHIFT)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">/* Bitfield definition for register of struct array CAL: CFG1 */</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">/*</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * CAL_T_INDEX (RW)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> *</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> * select one of 4 counter reload time</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> */</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a668144507ba4fd0a0b2c21b7cf8f3ad0"> 1207</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_T_INDEX_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a308cdaf6c4ed673ec5b74f5817adea47"> 1208</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_T_INDEX_SHIFT (28U)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad4c77f031d486c3ac0fbbe90304674de"> 1209</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_T_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_T_INDEX_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_T_INDEX_MASK)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a315b9fb7765547fab9cda92ebabca1cf"> 1210</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_T_INDEX_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_T_INDEX_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_T_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">/*</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * CAL_IN_INDEX (RW)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> *</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"> * 0~3 to select one of the dac input value; 4~7 to select one of the current counter value</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment"> */</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7211199bea70d12c6301fd0c8c497f14"> 1217</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_INDEX_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8d448a9f91063d8576281636bef10fe4"> 1218</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_INDEX_SHIFT (24U)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a18082c5dee2e7facaab812c0282c3bfd"> 1219</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_IN_INDEX_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_IN_INDEX_MASK)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6e14f78466ba10f9afa9124179ba9f90"> 1220</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_INDEX_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_IN_INDEX_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_IN_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">/*</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> * CAL_LU_EN (RW)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> *</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> * set to enable up limit</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> */</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a807e3289ca6746e17ab99a7148f46c9f"> 1227</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LU_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a47fda2ecf2d91f472e327b8acc3093bc"> 1228</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LU_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1dfbc199937d9b763592642902b421c1"> 1229</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LU_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_LU_EN_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_LU_EN_MASK)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a74a3838ec48a13e4338f38a5bbeeb84c"> 1230</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LU_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_LU_EN_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_LU_EN_SHIFT)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">/*</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * CAL_LIM_UP (RW)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> *</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment"> * up limit offset selection, select from one of the shadow_val</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment"> */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0ec0b24524c4edaeacbb641df3bb894d"> 1237</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_UP_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af7075d93d518bbe84e1148ebc6f58f7f"> 1238</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_UP_SHIFT (16U)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ada6922e103d4476eef14d4108f0ad3dc"> 1239</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_UP_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_LIM_UP_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_LIM_UP_MASK)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9afa2e875eb01f359f4f2056a38f16ae"> 1240</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_UP_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_LIM_UP_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_LIM_UP_SHIFT)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">/*</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> * CAL_LL_EN (RW)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> *</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"> * set to enable low limit</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"> */</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4c65cc8012e94a037da2bd9a40b6d7f0"> 1247</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LL_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aec9a86b933434e6f3534c9a848b994c6"> 1248</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LL_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4166075bb46900d7142ef8ba2dd8f51f"> 1249</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LL_EN_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_LL_EN_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_LL_EN_MASK)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a91635445cfe06568d8ec91e40ba9b3ea"> 1250</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LL_EN_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_LL_EN_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_LL_EN_SHIFT)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/*</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * CAL_LIM_LO (RW)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> *</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"> * low limit offset selection, select from one of the shadow_val</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment"> */</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5429491d6094d79f1c60b2f1f1128a76"> 1257</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_LO_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a206a7e62e0b7b81b0a4fd848a94a8111"> 1258</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_LO_SHIFT (8U)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab08a2de0fbbd0b6a633928ebefdaaf64"> 1259</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_LO_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_LIM_LO_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_LIM_LO_MASK)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1453e929276868f800574203740188df"> 1260</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_LIM_LO_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_LIM_LO_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_LIM_LO_SHIFT)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">/*</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * CAL_IN_OFF (RW)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> *</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * offset for calculation unit, select from one of the shadow_val.</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac6f0e58ea88cad93c5e42d7bd886d84d"> 1267</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_OFF_MASK (0x1FU)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a49853c992420219eadbbd5a67b8d6af6"> 1268</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_OFF_SHIFT (0U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad5b0e2c691a82abf5f213eac617fc19d"> 1269</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_OFF_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CAL_CFG1_CAL_IN_OFF_SHIFT) &amp; PWMV2_CAL_CFG1_CAL_IN_OFF_MASK)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a42c0079e559a7982b82d0329808b663e"> 1270</a></span><span class="preprocessor">#define PWMV2_CAL_CFG1_CAL_IN_OFF_GET(x) (((uint32_t)(x) &amp; PWMV2_CAL_CFG1_CAL_IN_OFF_MASK) &gt;&gt; PWMV2_CAL_CFG1_CAL_IN_OFF_SHIFT)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">/* Bitfield definition for register of struct array CMP: CFG */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/*</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> * CMP_TRIG_SEL (RW)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> *</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> * select one trigger from 8, should set to pulse in trig_mux</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a713fd80b93d67183d3fbe63fb95bd24b"> 1278</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_TRIG_SEL_MASK (0x70000000UL)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a71a8b76d2114b59e28122b1d760985e9"> 1279</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_TRIG_SEL_SHIFT (28U)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5d7dbe7cb715d479a0b277df4a6ee18b"> 1280</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_TRIG_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CMP_CFG_CMP_TRIG_SEL_SHIFT) &amp; PWMV2_CMP_CFG_CMP_TRIG_SEL_MASK)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a459c1804707fc8b71235592b7614af7f"> 1281</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_TRIG_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_CMP_CFG_CMP_TRIG_SEL_MASK) &gt;&gt; PWMV2_CMP_CFG_CMP_TRIG_SEL_SHIFT)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">/*</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> * CMP_UPDATE_TIME (RW)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> *</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment"> * define when to use the shadow register value for working register(trig_cmp)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment"> * 000:  software set work_ctrl1.shadow_lock bit</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"> * 001:  update immediately(at next cycle)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * 010:  related counter reload time</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> * 011:  use cmp_update_trigger(from trig_mux, selected by cmp_trig_sel)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * 100:  use the related counter rld_cmp_sel0  to select one compare point</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * 101:  use the related counter rld_cmp_sel1, to select one compare point</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * 11x:  reserved, no update.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> */</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad4445fdea02dd7c78d583c705086d3a2"> 1295</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_UPDATE_TIME_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1ec53c9884372e4c2c17c504e58e1077"> 1296</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_UPDATE_TIME_SHIFT (24U)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ada809769ce830c325da1062bde2c5f5d"> 1297</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_UPDATE_TIME_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CMP_CFG_CMP_UPDATE_TIME_SHIFT) &amp; PWMV2_CMP_CFG_CMP_UPDATE_TIME_MASK)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aaf4da8d6a1d720818b9556b7624de8f3"> 1298</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_UPDATE_TIME_GET(x) (((uint32_t)(x) &amp; PWMV2_CMP_CFG_CMP_UPDATE_TIME_MASK) &gt;&gt; PWMV2_CMP_CFG_CMP_UPDATE_TIME_SHIFT)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">/*</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> * CMP_IN_SEL (RW)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> *</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * 0x00~0x1B select one of the shadow_val directly</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> * 0x20~0x2F select one of the calculation cell output</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * 0x30~0x37 select one of capture_pos value(low 8bit are 0)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> * 0x38+k select T/4</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * 0x3E select 0xFFFFF000</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> * 0x3F select 0xFFFFFF00</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * others select 0</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6d7f8d0bca9cc90c08a2b1b8ea98eb58"> 1311</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_IN_SEL_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3466be2b132838b9eabd9eb251550622"> 1312</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_IN_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4f7098f6db68d9d281c4272a813b7a8d"> 1313</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_IN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CMP_CFG_CMP_IN_SEL_SHIFT) &amp; PWMV2_CMP_CFG_CMP_IN_SEL_MASK)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a699de823a465769f9599db2af1302034"> 1314</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_IN_SEL_GET(x) (((uint32_t)(x) &amp; PWMV2_CMP_CFG_CMP_IN_SEL_MASK) &gt;&gt; PWMV2_CMP_CFG_CMP_IN_SEL_SHIFT)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/*</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment"> * CMP_CNT (RW)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment"> *</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment"> * select one from 4 counters, only for N&gt;=16.</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> * for N&lt;16, this field is0, every 4 compare point related to one counter(0123 for counter0, 4567 for counter1….)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> */</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2088d04587714c690275933390513e21"> 1322</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_CNT_MASK (0xC000U)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6633543684fe083ec7df030ce670d3ed"> 1323</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_CNT_SHIFT (14U)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5a975cdef5d16a945c539caadf8ab8a2"> 1324</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_CNT_SET(x) (((uint32_t)(x) &lt;&lt; PWMV2_CMP_CFG_CMP_CNT_SHIFT) &amp; PWMV2_CMP_CFG_CMP_CNT_MASK)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac07b1e7d8b9998bf261b892efb61f59c"> 1325</a></span><span class="preprocessor">#define PWMV2_CMP_CFG_CMP_CNT_GET(x) (((uint32_t)(x) &amp; PWMV2_CMP_CFG_CMP_CNT_MASK) &gt;&gt; PWMV2_CMP_CFG_CMP_CNT_SHIFT)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">/* SHADOW_VAL register group index macro definition */</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab33d6d9f1f74ae17d19dcafd8ca79a80"> 1330</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_0 (0UL)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab0f6188ef836fd6016a8b4e919e9451d"> 1331</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_1 (1UL)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae105845b38a63620121efcd8c9a80424"> 1332</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_2 (2UL)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aab2dbea1b862bcba2886d763f7c0321c"> 1333</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_3 (3UL)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad117ff4860fadc5d849cfb2708c0abc3"> 1334</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_4 (4UL)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9a2ca50ad2517e313d1c0003a54e394e"> 1335</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_5 (5UL)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac02c3d80a9912cf4af44f4dd5151bbe6"> 1336</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_6 (6UL)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad5d2556d0dcddd3b9332f7ab565f92cb"> 1337</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_7 (7UL)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afc1ee07010d7ba96c379ffbea713cd82"> 1338</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_8 (8UL)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a85bcedb3c6a836e3ea5042b1e7e66dd9"> 1339</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_9 (9UL)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2f76c011c689a2da44614bfcb0b08689"> 1340</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_10 (10UL)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af5845c92565365ad0f6abefa7389a8b8"> 1341</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_11 (11UL)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a50acc504db2b0764c6f8ab6379bf8fe4"> 1342</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_12 (12UL)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9ca6154dacd099b6d44bb94aa13c0f73"> 1343</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_13 (13UL)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abf9ff5b07bc8b725d8c3153d99179534"> 1344</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_14 (14UL)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0824c26abbfbe1024afa88fde47bb0d7"> 1345</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_15 (15UL)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac4236f8625ff6b6750fd02f50b9af109"> 1346</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_16 (16UL)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a394e7ba9eaa3773ad99a8ec630b896d3"> 1347</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_17 (17UL)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae31ee7789f935bdc3e41fd0007db550f"> 1348</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_18 (18UL)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7d0b5054ad32c231b123025e2e28125e"> 1349</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_19 (19UL)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aac13d6672b262c0bbd390f286bd508b3"> 1350</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_20 (20UL)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abe885bf72128ba793047d888b220e858"> 1351</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_21 (21UL)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab4dbf6275e9f1fbb0b8a91970cef7bf3"> 1352</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_22 (22UL)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9024a60c05b6f5679473a231effbeb01"> 1353</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_23 (23UL)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a919ab881bc734f41e7dc86d45208279f"> 1354</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_24 (24UL)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a596bb7eb876c60b6afad9448ce42ceff"> 1355</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_25 (25UL)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2bb9e669a331f88aa3446df3d9723cc6"> 1356</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_26 (26UL)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a56fa9ead8beb0363cd4e88d2c5e1b26e"> 1357</a></span><span class="preprocessor">#define PWMV2_SHADOW_VAL_27 (27UL)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment">/* PWM register group index macro definition */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a957370bb94ded6aa89f15fd6dd746bda"> 1360</a></span><span class="preprocessor">#define PWMV2_PWM_0 (0UL)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a161aa21b425e3f5986d23869dd3f61d7"> 1361</a></span><span class="preprocessor">#define PWMV2_PWM_1 (1UL)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af265718f8f0d4c9d75a0ea9f2d466fa8"> 1362</a></span><span class="preprocessor">#define PWMV2_PWM_2 (2UL)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a213b7b44d6b6da555e58b1e722e7a8db"> 1363</a></span><span class="preprocessor">#define PWMV2_PWM_3 (3UL)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a744748665d09a081b1e1f6a4b8674798"> 1364</a></span><span class="preprocessor">#define PWMV2_PWM_4 (4UL)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9e69aa602deee9b4533ecefcc015c5c0"> 1365</a></span><span class="preprocessor">#define PWMV2_PWM_5 (5UL)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aef8a68424982ecdbc350acb72ef211b5"> 1366</a></span><span class="preprocessor">#define PWMV2_PWM_6 (6UL)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3a56a85d9b1d486c4d5e9d22d8bdcc2f"> 1367</a></span><span class="preprocessor">#define PWMV2_PWM_7 (7UL)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* TRIGGER_CFG register group index macro definition */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2708e87e04f120c178ded3c4261abef1"> 1370</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_0 (0UL)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab55c33584b573f166d6089f777529fce"> 1371</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_1 (1UL)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad3d791b5bf70fb66e52bc5d273d54294"> 1372</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_2 (2UL)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeb0cc27cb3eb311eadd67105ea3963bd"> 1373</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_3 (3UL)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae1be50e76cfb40393bf97ee5e7511b68"> 1374</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_4 (4UL)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3aa0b1d09543e5ed899c23b2a3723d4f"> 1375</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_5 (5UL)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac8f39903fd9cc08f631b8aaad798df14"> 1376</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_6 (6UL)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acc953ec0dd173f66b068ddcd219d4bef"> 1377</a></span><span class="preprocessor">#define PWMV2_TRIGGER_CFG_7 (7UL)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/* CNT_RELOAD_WORK register group index macro definition */</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a09fbc189df23666a775110826e0b4178"> 1380</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_0 (0UL)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab12bd5f5052a4b83787214839b749f01"> 1381</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_1 (1UL)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a762636b0d77b8f652c487a361a356255"> 1382</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_2 (2UL)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a8aa8f15e985f263f5bbf12868ad004c5"> 1383</a></span><span class="preprocessor">#define PWMV2_CNT_RELOAD_WORK_3 (3UL)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment">/* CMP_VAL_WORK register group index macro definition */</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a1e9eae03306b39a29ea65b07ca9fb84e"> 1386</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_0 (0UL)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a906772f401a5cc4ffa5717d9dd1a5933"> 1387</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_1 (1UL)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aec43ee96a3546dfacbf6e35ab287dccd"> 1388</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_2 (2UL)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a82952f3028bcd510d54f892820f16298"> 1389</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_3 (3UL)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad04c4be470ceb001b6d0264f5cdbc2d1"> 1390</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_4 (4UL)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5c8f51922f1cb42edd811712efed9b21"> 1391</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_5 (5UL)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a93cd5248281bf3723e1bf04ec997058b"> 1392</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_6 (6UL)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aeb342c9d9aeac170591f9c928633299e"> 1393</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_7 (7UL)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a48f14addccff1a8a79da9c503fc2e711"> 1394</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_8 (8UL)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aad47ff62eb8b508aaac9e879357831f3"> 1395</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_9 (9UL)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af2b64e4f8455c3a7be83cbfef05dfd9c"> 1396</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_10 (10UL)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a99a5fe3afd5fce6ef1041530f0129410"> 1397</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_11 (11UL)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a603e1d5408292f51636bd76241cc3deb"> 1398</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_12 (12UL)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0a866c1f7e1b19c011c2f65eac5b7a6d"> 1399</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_13 (13UL)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#acb4630db9143b690e645dcbfd19c7e9d"> 1400</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_14 (14UL)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a67c8d630f66f992b8141db2ff313bba8"> 1401</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_15 (15UL)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a25ca350083a8964050ff0ddd57834c1e"> 1402</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_16 (16UL)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a93c4c78a10e9bff226736858fb123a72"> 1403</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_17 (17UL)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af65aaad17f57306a5a822992004656c0"> 1404</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_18 (18UL)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a86154d41a975654ccdad28a3fadc764f"> 1405</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_19 (19UL)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab8a6528d6a06e1066b43c1c1f12968e3"> 1406</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_20 (20UL)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a2077b81574a82894991a041f2bab7977"> 1407</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_21 (21UL)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0cd0b4ea82867e2b568928324e595392"> 1408</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_22 (22UL)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3aea952fd5af139d76fae4c1e67980fa"> 1409</a></span><span class="preprocessor">#define PWMV2_CMP_VAL_WORK_23 (23UL)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">/* CNT_VAL register group index macro definition */</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab23350075a6010b27d684b0c15890fac"> 1412</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_0 (0UL)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac73e52302b612612589d15c7cc011a8c"> 1413</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_1 (1UL)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a363b2cc76948b2cef6c52ed73eb96318"> 1414</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_2 (2UL)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a27fbd030c5130c9ba53cdbb9d28b04da"> 1415</a></span><span class="preprocessor">#define PWMV2_CNT_VAL_3 (3UL)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">/* DAC_VALUE_SV register group index macro definition */</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af24eb9fae28a282b8c998bc8f4abbd89"> 1418</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_0 (0UL)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a674a9c1459e0548e9e924d0f7fa0acae"> 1419</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_1 (1UL)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a974303dadde2bc38e2b233c3993995e2"> 1420</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_2 (2UL)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aaa53460185e0b72a45bb0898f4072f8a"> 1421</a></span><span class="preprocessor">#define PWMV2_DAC_VALUE_SV_3 (3UL)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/* CAPTURE_POS register group index macro definition */</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6ce85a64d6fe84d12469edd0e6e4c35b"> 1424</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_0 (0UL)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5456fa3c2c8ecb7580c3e752900691a4"> 1425</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_1 (1UL)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aef5e853e6b1be378a4835bf17f94612e"> 1426</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_2 (2UL)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad6306179231ef4cd4310ce891d09ef64"> 1427</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_3 (3UL)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3a22eef6229cf83954d085971c03a7b0"> 1428</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_4 (4UL)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a36a4f681fe25903b70a7414d8decdf24"> 1429</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_5 (5UL)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab60516b1fc9d4a0abff1999c8e9b3cbf"> 1430</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_6 (6UL)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aad6009438472bc9d205ebdaedcfaf66c"> 1431</a></span><span class="preprocessor">#define PWMV2_CAPTURE_POS_7 (7UL)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">/* CAPTURE_NEG register group index macro definition */</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a938a75a88a65f5b31e028d397a2617db"> 1434</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_0 (0UL)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a7cab1e9d0b3c1a2f9a4dac1f4aa8e4c0"> 1435</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_1 (1UL)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac050dd6c269231a11ee4708ab6947d1f"> 1436</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_2 (2UL)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a75585ccf727ac17e1a3cd1fdc0e2c3c2"> 1437</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_3 (3UL)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab769267078623fb0cb4bafa586cfeefb"> 1438</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_4 (4UL)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6d3df25f4b09119c3c09be3c1876dba5"> 1439</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_5 (5UL)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa5feb77828010918d8e5738940867d14"> 1440</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_6 (6UL)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a92185d1ac241c3342595fead77817c4d"> 1441</a></span><span class="preprocessor">#define PWMV2_CAPTURE_NEG_7 (7UL)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span> </div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">/* CNT register group index macro definition */</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a56352a7c1cf459af9538e68ffdf52f7b"> 1444</a></span><span class="preprocessor">#define PWMV2_CNT_0 (0UL)</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab751f42f7d042292d83936c3a3d7802d"> 1445</a></span><span class="preprocessor">#define PWMV2_CNT_1 (1UL)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4a1867869cf0b4b758080f20d3731ff8"> 1446</a></span><span class="preprocessor">#define PWMV2_CNT_2 (2UL)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#afcce70502d8d603b47df079cc44405f8"> 1447</a></span><span class="preprocessor">#define PWMV2_CNT_3 (3UL)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">/* CAL register group index macro definition */</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abfb1651278b7a85aab057bdc1b05b805"> 1450</a></span><span class="preprocessor">#define PWMV2_CAL_0 (0UL)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#af4b1bfccbfe4de2fb36ccc6a7d6be19b"> 1451</a></span><span class="preprocessor">#define PWMV2_CAL_1 (1UL)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5c1c2a5cf1ba9a999e3518c3d79f3c59"> 1452</a></span><span class="preprocessor">#define PWMV2_CAL_2 (2UL)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a15d5ab7a34f68e1bded55fdf2a73a154"> 1453</a></span><span class="preprocessor">#define PWMV2_CAL_3 (3UL)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac7f5fda43f97ffd275b0f0902786ad21"> 1454</a></span><span class="preprocessor">#define PWMV2_CAL_4 (4UL)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ac01ebdd92707c8bec29b9cb26d8b5331"> 1455</a></span><span class="preprocessor">#define PWMV2_CAL_5 (5UL)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a525ff1d2d2be7dc4219cfe3ca1cfb74f"> 1456</a></span><span class="preprocessor">#define PWMV2_CAL_6 (6UL)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a012679476522f2c5b6c044893f050f46"> 1457</a></span><span class="preprocessor">#define PWMV2_CAL_7 (7UL)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad0d1b233e644db0a0515298c4b817966"> 1458</a></span><span class="preprocessor">#define PWMV2_CAL_8 (8UL)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#adfc4587dbb69aa33b7d99f109b889a12"> 1459</a></span><span class="preprocessor">#define PWMV2_CAL_9 (9UL)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#abcddcfdfad7098b51f46fedd32ae8989"> 1460</a></span><span class="preprocessor">#define PWMV2_CAL_10 (10UL)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a27223c2ecf9121794542d88c44721591"> 1461</a></span><span class="preprocessor">#define PWMV2_CAL_11 (11UL)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a947470fa886a9709701f57865562445c"> 1462</a></span><span class="preprocessor">#define PWMV2_CAL_12 (12UL)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aad1f45eae6de06f0d6d0876fcd13f07a"> 1463</a></span><span class="preprocessor">#define PWMV2_CAL_13 (13UL)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a716fda0a7a7c660e2312557eeba716e3"> 1464</a></span><span class="preprocessor">#define PWMV2_CAL_14 (14UL)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a39fd1e23ddf2e6fa5b8f2438f7659289"> 1465</a></span><span class="preprocessor">#define PWMV2_CAL_15 (15UL)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">/* CMP register group index macro definition */</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a988ec0f35ef07a52a35adc7d37ddda75"> 1468</a></span><span class="preprocessor">#define PWMV2_CMP_0 (0UL)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a5310c3c261ba35cf573f6c6cce764451"> 1469</a></span><span class="preprocessor">#define PWMV2_CMP_1 (1UL)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ae1a852ac3b03f6c912620c3e6ec77153"> 1470</a></span><span class="preprocessor">#define PWMV2_CMP_2 (2UL)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a3c8bfc314b85932cb49ce805864121be"> 1471</a></span><span class="preprocessor">#define PWMV2_CMP_3 (3UL)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a03974a171886eabe03894e5afe9471dc"> 1472</a></span><span class="preprocessor">#define PWMV2_CMP_4 (4UL)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa8ea116e8592e06c8cd66e7449494081"> 1473</a></span><span class="preprocessor">#define PWMV2_CMP_5 (5UL)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a0ad6fb681a68c0e063175c3c1893ed95"> 1474</a></span><span class="preprocessor">#define PWMV2_CMP_6 (6UL)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#addc9cefb7b1dba17a9252f3297ac8dc8"> 1475</a></span><span class="preprocessor">#define PWMV2_CMP_7 (7UL)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab9c7499c49923c85615f50beba32d1c4"> 1476</a></span><span class="preprocessor">#define PWMV2_CMP_8 (8UL)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a9c6bf918c00df8654c7055600c44a208"> 1477</a></span><span class="preprocessor">#define PWMV2_CMP_9 (9UL)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a492624044b4adfc60c54ac642f71d0bb"> 1478</a></span><span class="preprocessor">#define PWMV2_CMP_10 (10UL)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad6d2efa92b13072101a2e16e7350f170"> 1479</a></span><span class="preprocessor">#define PWMV2_CMP_11 (11UL)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa12f0ee18499dca556bcddbded2c911e"> 1480</a></span><span class="preprocessor">#define PWMV2_CMP_12 (12UL)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a03e1e20f646188100113a3cf76e9ea90"> 1481</a></span><span class="preprocessor">#define PWMV2_CMP_13 (13UL)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a306ac40e4e06a9023beff7f9ebcfa9cb"> 1482</a></span><span class="preprocessor">#define PWMV2_CMP_14 (14UL)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a859e05d9731e5724e9acd4a801075c1d"> 1483</a></span><span class="preprocessor">#define PWMV2_CMP_15 (15UL)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ab048fe99ccb74c28c3571032676095b7"> 1484</a></span><span class="preprocessor">#define PWMV2_CMP_16 (16UL)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#aa4dde03bc6ef1c587970068a66b0b1fa"> 1485</a></span><span class="preprocessor">#define PWMV2_CMP_17 (17UL)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a535ccfbf61f59e0366ba8039190344cf"> 1486</a></span><span class="preprocessor">#define PWMV2_CMP_18 (18UL)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4cbc2500bb97612b42d9201fd3700088"> 1487</a></span><span class="preprocessor">#define PWMV2_CMP_19 (19UL)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#ad4cc7b8bf1d93dab21e251df3a953934"> 1488</a></span><span class="preprocessor">#define PWMV2_CMP_20 (20UL)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a6d4baf374afe172936f09bc3f50b7d91"> 1489</a></span><span class="preprocessor">#define PWMV2_CMP_21 (21UL)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#add8df8ddd4d196e63009ca296cc0d7f7"> 1490</a></span><span class="preprocessor">#define PWMV2_CMP_22 (22UL)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html#a4b7dd239fa33664c8b201bb2e3747dbf"> 1491</a></span><span class="preprocessor">#define PWMV2_CMP_23 (23UL)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PWMV2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPWMV2__Type_html"><div class="ttname"><a href="structPWMV2__Type.html">PWMV2_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:12</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a0038f64e48f8eedf140caab3b1aeab8b"><div class="ttname"><a href="structPWMV2__Type.html#a0038f64e48f8eedf140caab3b1aeab8b">PWMV2_Type::IRQ_EN_CAP_POS</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_CAP_POS</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:54</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a024fc4489d1606da5e59b704b8b309bd"><div class="ttname"><a href="structPWMV2__Type.html#a024fc4489d1606da5e59b704b8b309bd">PWMV2_Type::GLB_CTRL2</a></div><div class="ttdeci">__RW uint32_t GLB_CTRL2</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:28</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a02f3da96bf9537dc90bd61f24d750bd4"><div class="ttname"><a href="structPWMV2__Type.html#a02f3da96bf9537dc90bd61f24d750bd4">PWMV2_Type::WORK_CTRL0</a></div><div class="ttdeci">__RW uint32_t WORK_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:13</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a0a7f9ac742124e05f893f8628956d8da"><div class="ttname"><a href="structPWMV2__Type.html#a0a7f9ac742124e05f893f8628956d8da">PWMV2_Type::IRQ_STS_RELOAD</a></div><div class="ttdeci">__W uint32_t IRQ_STS_RELOAD</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:46</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a0abcb2a5d3292adb5d8922e5f6bc1c89"><div class="ttname"><a href="structPWMV2__Type.html#a0abcb2a5d3292adb5d8922e5f6bc1c89">PWMV2_Type::IRQ_EN_BURSTEND</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_BURSTEND</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:57</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a128e788946376f0d3db5d2fe025c5a60"><div class="ttname"><a href="structPWMV2__Type.html#a128e788946376f0d3db5d2fe025c5a60">PWMV2_Type::RESERVED2</a></div><div class="ttdeci">__R uint8_t RESERVED2[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:29</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a16318a95c5718cffae14ff682e3c35d7"><div class="ttname"><a href="structPWMV2__Type.html#a16318a95c5718cffae14ff682e3c35d7">PWMV2_Type::RESERVED6</a></div><div class="ttdeci">__R uint8_t RESERVED6[96]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:39</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a25aa319245ad11b178af0e78cfd9e0b4"><div class="ttname"><a href="structPWMV2__Type.html#a25aa319245ad11b178af0e78cfd9e0b4">PWMV2_Type::RESERVED5</a></div><div class="ttdeci">__R uint8_t RESERVED5[64]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:37</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a27093701e1bcf015973a1893d4665db2"><div class="ttname"><a href="structPWMV2__Type.html#a27093701e1bcf015973a1893d4665db2">PWMV2_Type::CFG2</a></div><div class="ttdeci">__RW uint32_t CFG2</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:64</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a30011a727f8b284bc347622337c9ce03"><div class="ttname"><a href="structPWMV2__Type.html#a30011a727f8b284bc347622337c9ce03">PWMV2_Type::DEAD_AREA</a></div><div class="ttdeci">__RW uint32_t DEAD_AREA</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:22</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a3f411af013e32e64a9683207fdaab15e"><div class="ttname"><a href="structPWMV2__Type.html#a3f411af013e32e64a9683207fdaab15e">PWMV2_Type::IRQ_STS_FAULT</a></div><div class="ttdeci">__W uint32_t IRQ_STS_FAULT</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:49</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a4dbdee1608db1fa4fdaf31201abc544e"><div class="ttname"><a href="structPWMV2__Type.html#a4dbdee1608db1fa4fdaf31201abc544e">PWMV2_Type::IRQ_EN_CMP</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_CMP</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:52</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a573912b221a40b6a72a2b442fe4140fd"><div class="ttname"><a href="structPWMV2__Type.html#a573912b221a40b6a72a2b442fe4140fd">PWMV2_Type::RESERVED4</a></div><div class="ttdeci">__R uint8_t RESERVED4[32]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:34</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a578609d49783700763cf03bccc56a4c1"><div class="ttname"><a href="structPWMV2__Type.html#a578609d49783700763cf03bccc56a4c1">PWMV2_Type::DAC_VALUE_SV</a></div><div class="ttdeci">__RW uint32_t DAC_VALUE_SV[4]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:36</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a59d929e0366e1e04739d48f70bfc7454"><div class="ttname"><a href="structPWMV2__Type.html#a59d929e0366e1e04739d48f70bfc7454">PWMV2_Type::CAPTURE_NEG</a></div><div class="ttdeci">__R uint32_t CAPTURE_NEG[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:40</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a772b0c11366f2503dca8a5d0ec4de20c"><div class="ttname"><a href="structPWMV2__Type.html#a772b0c11366f2503dca8a5d0ec4de20c">PWMV2_Type::IRQ_STS_BURSTEND</a></div><div class="ttdeci">__W uint32_t IRQ_STS_BURSTEND</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:50</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a78987384545555bf3614e17be52b3818"><div class="ttname"><a href="structPWMV2__Type.html#a78987384545555bf3614e17be52b3818">PWMV2_Type::UNLOCK</a></div><div class="ttdeci">__RW uint32_t UNLOCK</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:14</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a79fb14a3f34d4ec9d4bbb7a3e4e35ead"><div class="ttname"><a href="structPWMV2__Type.html#a79fb14a3f34d4ec9d4bbb7a3e4e35ead">PWMV2_Type::CMP_VAL_WORK</a></div><div class="ttdeci">__R uint32_t CMP_VAL_WORK[24]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:31</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a7ebf83189c6e6ea0fe8f8cce89e18c31"><div class="ttname"><a href="structPWMV2__Type.html#a7ebf83189c6e6ea0fe8f8cce89e18c31">PWMV2_Type::SHADOW_VAL</a></div><div class="ttdeci">__RW uint32_t SHADOW_VAL[28]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:15</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a8188461ce06c775e68e467c15f23b2a8"><div class="ttname"><a href="structPWMV2__Type.html#a8188461ce06c775e68e467c15f23b2a8">PWMV2_Type::RESERVED8</a></div><div class="ttdeci">__R uint8_t RESERVED8[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:44</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a83a0b649189375849f64bf9b6e4fec1c"><div class="ttname"><a href="structPWMV2__Type.html#a83a0b649189375849f64bf9b6e4fec1c">PWMV2_Type::CFG0</a></div><div class="ttdeci">__RW uint32_t CFG0</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:20</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a8ff7a0e5a422082acb3c49442cfa3990"><div class="ttname"><a href="structPWMV2__Type.html#a8ff7a0e5a422082acb3c49442cfa3990">PWMV2_Type::IRQ_STS_CMP</a></div><div class="ttdeci">__W uint32_t IRQ_STS_CMP</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:45</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9054e20b7b88cdc1d0836ec9eab3e5b0"><div class="ttname"><a href="structPWMV2__Type.html#a9054e20b7b88cdc1d0836ec9eab3e5b0">PWMV2_Type::RESERVED0</a></div><div class="ttdeci">__R uint8_t RESERVED0[128]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:18</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9212edd161e3ce8f9c3e72b58f271746"><div class="ttname"><a href="structPWMV2__Type.html#a9212edd161e3ce8f9c3e72b58f271746">PWMV2_Type::CNT_GLBCFG</a></div><div class="ttdeci">__RW uint32_t CNT_GLBCFG</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:67</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a953296377563f7faf6a683e64bf11eb5"><div class="ttname"><a href="structPWMV2__Type.html#a953296377563f7faf6a683e64bf11eb5">PWMV2_Type::RESERVED1</a></div><div class="ttdeci">__R uint8_t RESERVED1[80]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:26</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9621209914280b7268bf86a4ee7e4a58"><div class="ttname"><a href="structPWMV2__Type.html#a9621209914280b7268bf86a4ee7e4a58">PWMV2_Type::RESERVED10</a></div><div class="ttdeci">__R uint8_t RESERVED10[56]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:58</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9acc2e80da1314c2dad56a3a74ffba95"><div class="ttname"><a href="structPWMV2__Type.html#a9acc2e80da1314c2dad56a3a74ffba95">PWMV2_Type::WORK_CTRL1</a></div><div class="ttdeci">__RW uint32_t WORK_CTRL1</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:17</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9bf41194ddc280fd571324f982a5d3c8"><div class="ttname"><a href="structPWMV2__Type.html#a9bf41194ddc280fd571324f982a5d3c8">PWMV2_Type::CNT_VAL</a></div><div class="ttdeci">__R uint32_t CNT_VAL[4]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:35</div></div>
<div class="ttc" id="astructPWMV2__Type_html_a9ff15d8785696ceac5357ff54c7b025a"><div class="ttname"><a href="structPWMV2__Type.html#a9ff15d8785696ceac5357ff54c7b025a">PWMV2_Type::IRQ_STS_CAP_POS</a></div><div class="ttdeci">__W uint32_t IRQ_STS_CAP_POS</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:47</div></div>
<div class="ttc" id="astructPWMV2__Type_html_aa04aeea279576e6a800df47ac6e78280"><div class="ttname"><a href="structPWMV2__Type.html#aa04aeea279576e6a800df47ac6e78280">PWMV2_Type::IRQ_EN_RELOAD</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_RELOAD</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:53</div></div>
<div class="ttc" id="astructPWMV2__Type_html_aa846e4f1fdc8a0d3fda9908133ad805f"><div class="ttname"><a href="structPWMV2__Type.html#aa846e4f1fdc8a0d3fda9908133ad805f">PWMV2_Type::CFG</a></div><div class="ttdeci">__RW uint32_t CFG</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:76</div></div>
<div class="ttc" id="astructPWMV2__Type_html_aa8a8a29254c2957c8019247aad8cc586"><div class="ttname"><a href="structPWMV2__Type.html#aa8a8a29254c2957c8019247aad8cc586">PWMV2_Type::RESERVED12</a></div><div class="ttdeci">__R uint8_t RESERVED12[188]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:68</div></div>
<div class="ttc" id="astructPWMV2__Type_html_aadb1b64c8899a5c5e0fadaacedda2118"><div class="ttname"><a href="structPWMV2__Type.html#aadb1b64c8899a5c5e0fadaacedda2118">PWMV2_Type::DMA_EN</a></div><div class="ttdeci">__RW uint32_t DMA_EN</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:59</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ab4da9badc44ca6253133b14d1d9a6ab4"><div class="ttname"><a href="structPWMV2__Type.html#ab4da9badc44ca6253133b14d1d9a6ab4">PWMV2_Type::FORCE_WORK</a></div><div class="ttdeci">__R uint32_t FORCE_WORK</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:33</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ab678e469a963bf3209d2320efc549c1e"><div class="ttname"><a href="structPWMV2__Type.html#ab678e469a963bf3209d2320efc549c1e">PWMV2_Type::IRQ_EN</a></div><div class="ttdeci">__RW uint32_t IRQ_EN</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:43</div></div>
<div class="ttc" id="astructPWMV2__Type_html_abc2c3f8a7021b826f0253160af7c2b77"><div class="ttname"><a href="structPWMV2__Type.html#abc2c3f8a7021b826f0253160af7c2b77">PWMV2_Type::IRQ_STS</a></div><div class="ttdeci">__RW uint32_t IRQ_STS</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:42</div></div>
<div class="ttc" id="astructPWMV2__Type_html_abc6bd045fee3e890095ce175a7431c55"><div class="ttname"><a href="structPWMV2__Type.html#abc6bd045fee3e890095ce175a7431c55">PWMV2_Type::GLB_CTRL</a></div><div class="ttdeci">__RW uint32_t GLB_CTRL</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:27</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ac373dc7e3cad66d2b9d22ee85995a3d7"><div class="ttname"><a href="structPWMV2__Type.html#ac373dc7e3cad66d2b9d22ee85995a3d7">PWMV2_Type::RESERVED3</a></div><div class="ttdeci">__R uint8_t RESERVED3[12]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:32</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ac467c38777c601e2433fb207e2f3f99a"><div class="ttname"><a href="structPWMV2__Type.html#ac467c38777c601e2433fb207e2f3f99a">PWMV2_Type::IRQ_EN_CAP_NEG</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_CAP_NEG</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:55</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ac8ee6982a8920b5007b30a5b220025b4"><div class="ttname"><a href="structPWMV2__Type.html#ac8ee6982a8920b5007b30a5b220025b4">PWMV2_Type::IRQ_EN_FAULT</a></div><div class="ttdeci">__RW uint32_t IRQ_EN_FAULT</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:56</div></div>
<div class="ttc" id="astructPWMV2__Type_html_acb32c0bb85a4c4a9930d97af8c61c77c"><div class="ttname"><a href="structPWMV2__Type.html#acb32c0bb85a4c4a9930d97af8c61c77c">PWMV2_Type::RESERVED7</a></div><div class="ttdeci">__R uint8_t RESERVED7[96]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:41</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ad7643583a0c4e88bfe82c7bd051a7f40"><div class="ttname"><a href="structPWMV2__Type.html#ad7643583a0c4e88bfe82c7bd051a7f40">PWMV2_Type::CNT_RELOAD_WORK</a></div><div class="ttdeci">__R uint32_t CNT_RELOAD_WORK[4]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:30</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ad813525d97026982d1414a8f9477a27f"><div class="ttname"><a href="structPWMV2__Type.html#ad813525d97026982d1414a8f9477a27f">PWMV2_Type::TRIGGER_CFG</a></div><div class="ttdeci">__RW uint32_t TRIGGER_CFG[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:25</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ade3d648a4ec695fc7bdd7b7b88d7a4e4"><div class="ttname"><a href="structPWMV2__Type.html#ade3d648a4ec695fc7bdd7b7b88d7a4e4">PWMV2_Type::CAPTURE_POS</a></div><div class="ttdeci">__RW uint32_t CAPTURE_POS[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:38</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ae449610986e9b05e50debe91a876f19b"><div class="ttname"><a href="structPWMV2__Type.html#ae449610986e9b05e50debe91a876f19b">PWMV2_Type::RESERVED9</a></div><div class="ttdeci">__R uint8_t RESERVED9[8]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:51</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ae664a30dd7d335349e9e6618e6a1a005"><div class="ttname"><a href="structPWMV2__Type.html#ae664a30dd7d335349e9e6618e6a1a005">PWMV2_Type::RESERVED11</a></div><div class="ttdeci">__R uint8_t RESERVED11[124]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:60</div></div>
<div class="ttc" id="astructPWMV2__Type_html_ae67d30f757b0d2706380459d1f3216b7"><div class="ttname"><a href="structPWMV2__Type.html#ae67d30f757b0d2706380459d1f3216b7">PWMV2_Type::RESERVED13</a></div><div class="ttdeci">__R uint8_t RESERVED13[256]</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:74</div></div>
<div class="ttc" id="astructPWMV2__Type_html_af16dee37d9f0bd974bf1bdb57e366b6f"><div class="ttname"><a href="structPWMV2__Type.html#af16dee37d9f0bd974bf1bdb57e366b6f">PWMV2_Type::CFG1</a></div><div class="ttdeci">__RW uint32_t CFG1</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:21</div></div>
<div class="ttc" id="astructPWMV2__Type_html_af3b5b294f0047783f6349c3b2d13c7f3"><div class="ttname"><a href="structPWMV2__Type.html#af3b5b294f0047783f6349c3b2d13c7f3">PWMV2_Type::FORCE_MODE</a></div><div class="ttdeci">__RW uint32_t FORCE_MODE</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:16</div></div>
<div class="ttc" id="astructPWMV2__Type_html_af3d517e3e43086eab8091843fb88dd80"><div class="ttname"><a href="structPWMV2__Type.html#af3d517e3e43086eab8091843fb88dd80">PWMV2_Type::IRQ_STS_CAP_NEG</a></div><div class="ttdeci">__W uint32_t IRQ_STS_CAP_NEG</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:48</div></div>
<div class="ttc" id="astructPWMV2__Type_html_af5b8b6c207471bcdb5cca7421dd946ff"><div class="ttname"><a href="structPWMV2__Type.html#af5b8b6c207471bcdb5cca7421dd946ff">PWMV2_Type::CFG3</a></div><div class="ttdeci">__RW uint32_t CFG3</div><div class="ttdef"><b>Definition</b> hpm_pwmv2_regs.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__pwmv2__regs_8h.html">hpm_pwmv2_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
