--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf constraint.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37354 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.799ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X13Y109.B1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_1 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.715ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_1 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.AQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_1
    SLICE_X25Y117.B1     net (fanout=3)        3.911   comm_fpga_fx2/count<1>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X25Y117.D5     net (fanout=4)        0.225   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X25Y117.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.B1     net (fanout=1)        3.303   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.715ns (1.654ns logic, 8.061ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.CQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_3
    SLICE_X25Y117.B5     net (fanout=3)        3.682   comm_fpga_fx2/count<3>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X25Y117.D5     net (fanout=4)        0.225   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X25Y117.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.B1     net (fanout=1)        3.303   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.654ns logic, 7.832ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_2 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.413ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_2 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.BQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_2
    SLICE_X25Y117.B6     net (fanout=3)        3.609   comm_fpga_fx2/count<2>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X25Y117.D5     net (fanout=4)        0.225   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X25Y117.D      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.B1     net (fanout=1)        3.303   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (1.654ns logic, 7.759ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X13Y109.B5), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_1 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_1 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.AQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_1
    SLICE_X25Y117.B1     net (fanout=3)        3.911   comm_fpga_fx2/count<1>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X13Y109.A4     net (fanout=4)        3.021   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X13Y109.A      Tilo                  0.259   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.B5     net (fanout=1)        0.358   comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.566ns (1.654ns logic, 7.912ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_3 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.CQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_3
    SLICE_X25Y117.B5     net (fanout=3)        3.682   comm_fpga_fx2/count<3>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X13Y109.A4     net (fanout=4)        3.021   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X13Y109.A      Tilo                  0.259   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.B5     net (fanout=1)        0.358   comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.337ns (1.654ns logic, 7.683ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_2 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.264ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.466 - 0.515)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_2 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y116.BQ      Tcko                  0.391   comm_fpga_fx2/count<4>
                                                       comm_fpga_fx2/count_2
    SLICE_X25Y117.B6     net (fanout=3)        3.609   comm_fpga_fx2/count<2>
    SLICE_X25Y117.B      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1_SW0
    SLICE_X25Y117.A5     net (fanout=1)        0.187   N23
    SLICE_X25Y117.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C2     net (fanout=2)        0.435   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>1
    SLICE_X25Y117.C      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd4-In1
                                                       comm_fpga_fx2/count[16]_GND_11_o_equal_22_o<16>
    SLICE_X13Y109.A4     net (fanout=4)        3.021   comm_fpga_fx2/count[16]_GND_11_o_equal_22_o
    SLICE_X13Y109.A      Tilo                  0.259   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.B5     net (fanout=1)        0.358   comm_fpga_fx2/state_FSM_FFd4-In2
    SLICE_X13Y109.CLK    Tas                   0.227   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (1.654ns logic, 7.610ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point f2hData_2 (SLICE_X9Y93.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          f2hData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.479 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to f2hData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.BQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X13Y109.C2     net (fanout=36)       3.512   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X13Y109.CMUX   Tilo                  0.313   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/_n0128<3>1
    SLICE_X14Y90.B4      net (fanout=2)        1.705   comm_fpga_fx2/_n0128
    SLICE_X14Y90.B       Tilo                  0.203   comm_fpga_fx2/chanAddr<3>
                                                       chan_out[6]_f2hReady_AND_279_o1
    SLICE_X14Y90.D1      net (fanout=2)        0.488   chan_out[6]_f2hReady_AND_279_o
    SLICE_X14Y90.DMUX    Tilo                  0.261   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3_SW0
    SLICE_X14Y90.C4      net (fanout=1)        0.295   N417
    SLICE_X14Y90.C       Tilo                  0.204   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3
    SLICE_X9Y93.CE       net (fanout=2)        0.569   _n2902_inv
    SLICE_X9Y93.CLK      Tceck                 0.340   f2hData<3>
                                                       f2hData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.281ns (1.712ns logic, 6.569ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:          f2hData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.157ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.479 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1 to f2hData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.AQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    SLICE_X13Y109.C3     net (fanout=33)       3.388   comm_fpga_fx2/state_FSM_FFd1
    SLICE_X13Y109.CMUX   Tilo                  0.313   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/_n0128<3>1
    SLICE_X14Y90.B4      net (fanout=2)        1.705   comm_fpga_fx2/_n0128
    SLICE_X14Y90.B       Tilo                  0.203   comm_fpga_fx2/chanAddr<3>
                                                       chan_out[6]_f2hReady_AND_279_o1
    SLICE_X14Y90.D1      net (fanout=2)        0.488   chan_out[6]_f2hReady_AND_279_o
    SLICE_X14Y90.DMUX    Tilo                  0.261   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3_SW0
    SLICE_X14Y90.C4      net (fanout=1)        0.295   N417
    SLICE_X14Y90.C       Tilo                  0.204   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3
    SLICE_X9Y93.CE       net (fanout=2)        0.569   _n2902_inv
    SLICE_X9Y93.CLK      Tceck                 0.340   f2hData<3>
                                                       f2hData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.157ns (1.712ns logic, 6.445ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          f2hData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.479 - 0.517)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to f2hData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y115.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X13Y109.C5     net (fanout=19)       3.273   comm_fpga_fx2/state_FSM_FFd3
    SLICE_X13Y109.CMUX   Tilo                  0.313   comm_fpga_fx2/_n0207_inv
                                                       comm_fpga_fx2/_n0128<3>1
    SLICE_X14Y90.B4      net (fanout=2)        1.705   comm_fpga_fx2/_n0128
    SLICE_X14Y90.B       Tilo                  0.203   comm_fpga_fx2/chanAddr<3>
                                                       chan_out[6]_f2hReady_AND_279_o1
    SLICE_X14Y90.D1      net (fanout=2)        0.488   chan_out[6]_f2hReady_AND_279_o
    SLICE_X14Y90.DMUX    Tilo                  0.261   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3_SW0
    SLICE_X14Y90.C4      net (fanout=1)        0.295   N417
    SLICE_X14Y90.C       Tilo                  0.204   comm_fpga_fx2/chanAddr<3>
                                                       _n2902_inv3
    SLICE_X9Y93.CE       net (fanout=2)        0.569   _n2902_inv
    SLICE_X9Y93.CLK      Tceck                 0.340   f2hData<3>
                                                       f2hData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.042ns (1.712ns logic, 6.330ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point encrypt/EL/tempCont_16 (SLICE_X4Y78.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encrypt/EL/tempCont_15 (FF)
  Destination:          encrypt/EL/tempCont_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: encrypt/EL/tempCont_15 to encrypt/EL/tempCont_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.CQ       Tcko                  0.200   encrypt/EL/tempCont<17>
                                                       encrypt/EL/tempCont_15
    SLICE_X4Y78.C5       net (fanout=4)        0.071   encrypt/EL/tempCont<15>
    SLICE_X4Y78.CLK      Tah         (-Th)    -0.121   encrypt/EL/tempCont<17>
                                                       encrypt/EL/Mmux_tempCont[30]_GND_27_o_mux_9_OUT81
                                                       encrypt/EL/tempCont_16
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point decrypt/EL/tempP_28 (SLICE_X12Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decrypt/EL/tempP_28 (FF)
  Destination:          decrypt/EL/tempP_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: decrypt/EL/tempP_28 to decrypt/EL/tempP_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y96.AQ      Tcko                  0.200   decrypt/EL/tempP<31>
                                                       decrypt/EL/tempP_28
    SLICE_X12Y96.A6      net (fanout=2)        0.022   decrypt/EL/tempP<28>
    SLICE_X12Y96.CLK     Tah         (-Th)    -0.190   decrypt/EL/tempP<31>
                                                       decrypt/EL/Mmux_tempP[31]_C[31]_mux_10_OUT211
                                                       decrypt/EL/tempP_28
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point fromhost_16 (SLICE_X12Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fromhost_16 (FF)
  Destination:          fromhost_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fromhost_16 to fromhost_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.AQ     Tcko                  0.200   fromhost<19>
                                                       fromhost_16
    SLICE_X12Y100.A6     net (fanout=2)        0.022   fromhost<16>
    SLICE_X12Y100.CLK    Tah         (-Th)    -0.190   fromhost<19>
                                                       Mmux_fromhost[16]_h2fData[0]_MUX_490_o11
                                                       fromhost_16
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: basic_uart_inst/sample_counter<3>/CLK
  Logical resource: basic_uart_inst/sample_counter_0/CK
  Location pin: SLICE_X28Y82.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: basic_uart_inst/sample_counter<3>/SR
  Logical resource: basic_uart_inst/sample_counter_0/SR
  Location pin: SLICE_X28Y82.SR
  Clock network: reset_button_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    9.799|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37354 paths, 0 nets, and 3430 connections

Design statistics:
   Minimum period:   9.799ns{1}   (Maximum frequency: 102.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 13 22:22:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 453 MB



