Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7d67abebf766473d9d50a0a067a61b3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BitStreamProcessor_behav xil_defaultlib.BitStreamProcessor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.cantypes
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.BitTimeLogic [bittimelogic_default]
Compiling architecture behavioral of entity xil_defaultlib.Crc15 [crc15_default]
Compiling architecture behavioral of entity xil_defaultlib.bitstreamprocessor
Built simulation snapshot BitStreamProcessor_behav
