#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  3 14:33:43 2020
# Process ID: 25165
# Current directory: /home/warpadmin/BoardSetup/adrv9361-linux/drivers/iio/buffer
# Command line: vivado
# Log file: /home/warpadmin/BoardSetup/adrv9361-linux/drivers/iio/buffer/vivado.log
# Journal file: /home/warpadmin/BoardSetup/adrv9361-linux/drivers/iio/buffer/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/warpadmin/BoardSetup/adi-hw/adrv9361-hdl/projects/adrv9361z7035/ccfmc_lvds/adrv9361z7035_ccfmc_lvds.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/warpadmin/BoardSetup/adi-hw/adrv9361-hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 6224.328 ; gain = 214.320 ; free physical = 21547 ; free virtual = 30464
open_bd_design {/home/warpadmin/BoardSetup/adi-hw/adrv9361-hdl/projects/adrv9361z7035/ccfmc_lvds/adrv9361z7035_ccfmc_lvds.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding cell -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding cell -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding cell -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding cell -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding cell -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding cell -- xilinx.com:ip:gmii_to_rgmii:4.0 - sys_rgmii
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rgmii_rstgen
Adding cell -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - sys_audio_clkgen
Adding cell -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding cell -- analog.com:user:axi_gpreg:1.0 - axi_gpreg
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_6
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_10
Adding cell -- xilinx.com:ip:c_addsub:12.0 - c_addsub_3
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_8
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding cell -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_11
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_9
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_12
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_13
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding cell -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding cell -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding cell -- analog.com:user:axi_dmac:1.0 - axi_hdmi_dma
Adding cell -- analog.com:user:axi_xcvrlb:1.0 - axi_pz_xcvrlb
Adding cell -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding cell -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding cell -- analog.com:user:util_cpack:1.0 - util_ad9361_adc_pack
Adding cell -- analog.com:user:util_upack:1.0 - util_ad9361_dac_upack
Adding cell -- xilinx.com:module_ref:s_demux:1.0 - s_demux_0
Adding cell -- xilinx.com:module_ref:s_demux:1.0 - s_demux_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/warpadmin/BoardSetup/adi-hw/adrv9361-hdl/projects/adrv9361z7035/ccfmc_lvds/adrv9361z7035_ccfmc_lvds.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  3 14:38:17 2020...
