|Sprite_test
CLOCK_50 => vga_sprite2:vga.clock
CLOCK_50 => mem_in[0].CLK
CLOCK_50 => mem_in[1].CLK
CLOCK_50 => forward.CLK
CLOCK_50 => num[0].CLK
CLOCK_50 => num[1].CLK
CLOCK_50 => y[0].CLK
CLOCK_50 => y[1].CLK
CLOCK_50 => y[2].CLK
CLOCK_50 => y[3].CLK
CLOCK_50 => y[4].CLK
CLOCK_50 => y[5].CLK
CLOCK_50 => x[0].CLK
CLOCK_50 => x[1].CLK
CLOCK_50 => x[2].CLK
CLOCK_50 => x[3].CLK
CLOCK_50 => x[4].CLK
CLOCK_50 => x[5].CLK
CLOCK_50 => x[6].CLK
CLOCK_50 => mem_wr.CLK
CLOCK_50 => move_clock.CLK
CLOCK_50 => \display_clock:switchcount[0].CLK
CLOCK_50 => \display_clock:switchcount[1].CLK
CLOCK_50 => \display_clock:switchcount[2].CLK
CLOCK_50 => \display_clock:switchcount[3].CLK
CLOCK_50 => \display_clock:loopcount[0].CLK
CLOCK_50 => \display_clock:loopcount[1].CLK
CLOCK_50 => \display_clock:loopcount[2].CLK
CLOCK_50 => \display_clock:loopcount[3].CLK
CLOCK_50 => \display_clock:loopcount[4].CLK
CLOCK_50 => \display_clock:loopcount[5].CLK
CLOCK_50 => \display_clock:loopcount[6].CLK
CLOCK_50 => \display_clock:loopcount[7].CLK
CLOCK_50 => \display_clock:loopcount[8].CLK
CLOCK_50 => \display_clock:loopcount[9].CLK
CLOCK_50 => \display_clock:loopcount[10].CLK
CLOCK_50 => \display_clock:loopcount[11].CLK
CLOCK_50 => \display_clock:loopcount[12].CLK
CLOCK_50 => \display_clock:loopcount[13].CLK
CLOCK_50 => \display_clock:loopcount[14].CLK
CLOCK_50 => \display_clock:loopcount[15].CLK
CLOCK_50 => \display_clock:loopcount[16].CLK
CLOCK_50 => \display_clock:loopcount[17].CLK
CLOCK_50 => \display_clock:loopcount[18].CLK
CLOCK_50 => SV~15.DATAIN
KEY[0] => vga_sprite2:vga.reset
KEY[0] => forward.PRESET
KEY[0] => num[0].PRESET
KEY[0] => num[1].PRESET
KEY[0] => y[0].ACLR
KEY[0] => y[1].ACLR
KEY[0] => y[2].ACLR
KEY[0] => y[3].ACLR
KEY[0] => y[4].ACLR
KEY[0] => y[5].ACLR
KEY[0] => x[0].ACLR
KEY[0] => x[1].ACLR
KEY[0] => x[2].ACLR
KEY[0] => x[3].ACLR
KEY[0] => x[4].ACLR
KEY[0] => x[5].ACLR
KEY[0] => x[6].ACLR
KEY[0] => mem_wr.ACLR
KEY[0] => move_clock.ACLR
KEY[0] => \display_clock:switchcount[0].ACLR
KEY[0] => \display_clock:switchcount[1].ACLR
KEY[0] => \display_clock:switchcount[2].ACLR
KEY[0] => \display_clock:switchcount[3].ACLR
KEY[0] => \display_clock:loopcount[0].ACLR
KEY[0] => \display_clock:loopcount[1].ACLR
KEY[0] => \display_clock:loopcount[2].ACLR
KEY[0] => \display_clock:loopcount[3].ACLR
KEY[0] => \display_clock:loopcount[4].ACLR
KEY[0] => \display_clock:loopcount[5].ACLR
KEY[0] => \display_clock:loopcount[6].ACLR
KEY[0] => \display_clock:loopcount[7].ACLR
KEY[0] => \display_clock:loopcount[8].ACLR
KEY[0] => \display_clock:loopcount[9].ACLR
KEY[0] => \display_clock:loopcount[10].ACLR
KEY[0] => \display_clock:loopcount[11].ACLR
KEY[0] => \display_clock:loopcount[12].ACLR
KEY[0] => \display_clock:loopcount[13].ACLR
KEY[0] => \display_clock:loopcount[14].ACLR
KEY[0] => \display_clock:loopcount[15].ACLR
KEY[0] => \display_clock:loopcount[16].ACLR
KEY[0] => \display_clock:loopcount[17].ACLR
KEY[0] => \display_clock:loopcount[18].ACLR
KEY[0] => SV~17.DATAIN
KEY[0] => mem_in[0].ENA
KEY[0] => mem_in[1].ENA
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => LessThan1.IN4
SW[1] => LessThan1.IN3
SW[2] => LessThan1.IN2
SW[3] => LessThan1.IN1
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
GPIO_1[0] <= <GND>
GPIO_1[1] <= vga_sprite2:vga.pclock
GPIO_1[2] <= <GND>
GPIO_1[3] <= vga_sprite2:vga.r[0]
GPIO_1[4] <= vga_sprite2:vga.r[1]
GPIO_1[5] <= vga_sprite2:vga.r[2]
GPIO_1[6] <= vga_sprite2:vga.r[3]
GPIO_1[7] <= vga_sprite2:vga.r[4]
GPIO_1[8] <= vga_sprite2:vga.r[5]
GPIO_1[9] <= vga_sprite2:vga.r[6]
GPIO_1[10] <= vga_sprite2:vga.r[7]
GPIO_1[11] <= vga_sprite2:vga.g[0]
GPIO_1[12] <= vga_sprite2:vga.g[1]
GPIO_1[13] <= vga_sprite2:vga.g[2]
GPIO_1[14] <= vga_sprite2:vga.g[3]
GPIO_1[15] <= vga_sprite2:vga.g[4]
GPIO_1[16] <= <GND>
GPIO_1[17] <= <GND>
GPIO_1[18] <= vga_sprite2:vga.g[5]
GPIO_1[19] <= vga_sprite2:vga.g[6]
GPIO_1[20] <= vga_sprite2:vga.b[0]
GPIO_1[21] <= vga_sprite2:vga.g[7]
GPIO_1[22] <= vga_sprite2:vga.b[1]
GPIO_1[23] <= vga_sprite2:vga.b[2]
GPIO_1[24] <= vga_sprite2:vga.b[3]
GPIO_1[25] <= vga_sprite2:vga.b[4]
GPIO_1[26] <= vga_sprite2:vga.b[5]
GPIO_1[27] <= vga_sprite2:vga.b[6]
GPIO_1[28] <= vga_sprite2:vga.b[7]
GPIO_1[29] <= <GND>
GPIO_1[30] <= vga_sprite2:vga.vga_hs
GPIO_1[31] <= vga_sprite2:vga.vga_vs


|Sprite_test|vga_sprite2:vga
clock => vrams:Video_RAM.clock_b
clock => VGAPLL:pll.refclk
pclock <= VGAPLL:pll.outclk_0
reset => VGAPLL:pll.rst
reset => vga_vs~reg0.PRESET
reset => vga_hs~reg0.PRESET
reset => \Timing_Circuit:vcount[0].ACLR
reset => \Timing_Circuit:vcount[1].ACLR
reset => \Timing_Circuit:vcount[2].ACLR
reset => \Timing_Circuit:vcount[3].ACLR
reset => \Timing_Circuit:vcount[4].ACLR
reset => \Timing_Circuit:vcount[5].ACLR
reset => \Timing_Circuit:vcount[6].ACLR
reset => \Timing_Circuit:vcount[7].ACLR
reset => \Timing_Circuit:vcount[8].ACLR
reset => \Timing_Circuit:vcount[9].ACLR
reset => \Timing_Circuit:hcount[0].ACLR
reset => \Timing_Circuit:hcount[1].ACLR
reset => \Timing_Circuit:hcount[2].ACLR
reset => \Timing_Circuit:hcount[3].ACLR
reset => \Timing_Circuit:hcount[4].ACLR
reset => \Timing_Circuit:hcount[5].ACLR
reset => \Timing_Circuit:hcount[6].ACLR
reset => \Timing_Circuit:hcount[7].ACLR
reset => \Timing_Circuit:hcount[8].ACLR
reset => \Timing_Circuit:hcount[9].ACLR
reset => \Timing_Circuit:hcount[10].ACLR
reset => blank.ENA
reset => X[9].ENA
reset => X[8].ENA
reset => X[7].ENA
reset => X[6].ENA
reset => X[5].ENA
reset => X[4].ENA
reset => X[3].ENA
reset => X[2].ENA
reset => X[1].ENA
reset => X[0].ENA
reset => Y[8].ENA
reset => Y[7].ENA
reset => Y[6].ENA
reset => Y[5].ENA
reset => Y[4].ENA
reset => Y[3].ENA
reset => Y[2].ENA
reset => Y[1].ENA
reset => Y[0].ENA
reset => b1.ENA
reset => hs1.ENA
reset => vs1.ENA
reset => FY[2].ENA
reset => FY[1].ENA
reset => FY[0].ENA
reset => FX[2].ENA
reset => FX[1].ENA
reset => FX[0].ENA
reset => hs2.ENA
reset => vs2.ENA
reset => b2.ENA
reset => hs3.ENA
reset => vs3.ENA
mem_adr[0] => vrams:Video_RAM.address_b[0]
mem_adr[1] => vrams:Video_RAM.address_b[1]
mem_adr[2] => vrams:Video_RAM.address_b[2]
mem_adr[3] => vrams:Video_RAM.address_b[3]
mem_adr[4] => vrams:Video_RAM.address_b[4]
mem_adr[5] => vrams:Video_RAM.address_b[5]
mem_adr[6] => vrams:Video_RAM.address_b[6]
mem_adr[7] => vrams:Video_RAM.address_b[7]
mem_adr[8] => vrams:Video_RAM.address_b[8]
mem_adr[9] => vrams:Video_RAM.address_b[9]
mem_adr[10] => vrams:Video_RAM.address_b[10]
mem_adr[11] => vrams:Video_RAM.address_b[11]
mem_adr[12] => vrams:Video_RAM.address_b[12]
mem_out[0] <= vrams:Video_RAM.q_b[0]
mem_out[1] <= vrams:Video_RAM.q_b[1]
mem_in[0] => vrams:Video_RAM.data_b[0]
mem_in[1] => vrams:Video_RAM.data_b[1]
mem_wr => vrams:Video_RAM.wren_b
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE


|Sprite_test|vga_sprite2:vga|vrams:Video_RAM
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_a[11] => altsyncram:altsyncram_component.address_a[11]
address_a[12] => altsyncram:altsyncram_component.address_a[12]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
address_b[12] => altsyncram:altsyncram_component.address_b[12]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]


|Sprite_test|vga_sprite2:vga|vrams:Video_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_bp14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_bp14:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bp14:auto_generated.data_a[0]
data_a[1] => altsyncram_bp14:auto_generated.data_a[1]
data_b[0] => altsyncram_bp14:auto_generated.data_b[0]
data_b[1] => altsyncram_bp14:auto_generated.data_b[1]
address_a[0] => altsyncram_bp14:auto_generated.address_a[0]
address_a[1] => altsyncram_bp14:auto_generated.address_a[1]
address_a[2] => altsyncram_bp14:auto_generated.address_a[2]
address_a[3] => altsyncram_bp14:auto_generated.address_a[3]
address_a[4] => altsyncram_bp14:auto_generated.address_a[4]
address_a[5] => altsyncram_bp14:auto_generated.address_a[5]
address_a[6] => altsyncram_bp14:auto_generated.address_a[6]
address_a[7] => altsyncram_bp14:auto_generated.address_a[7]
address_a[8] => altsyncram_bp14:auto_generated.address_a[8]
address_a[9] => altsyncram_bp14:auto_generated.address_a[9]
address_a[10] => altsyncram_bp14:auto_generated.address_a[10]
address_a[11] => altsyncram_bp14:auto_generated.address_a[11]
address_a[12] => altsyncram_bp14:auto_generated.address_a[12]
address_b[0] => altsyncram_bp14:auto_generated.address_b[0]
address_b[1] => altsyncram_bp14:auto_generated.address_b[1]
address_b[2] => altsyncram_bp14:auto_generated.address_b[2]
address_b[3] => altsyncram_bp14:auto_generated.address_b[3]
address_b[4] => altsyncram_bp14:auto_generated.address_b[4]
address_b[5] => altsyncram_bp14:auto_generated.address_b[5]
address_b[6] => altsyncram_bp14:auto_generated.address_b[6]
address_b[7] => altsyncram_bp14:auto_generated.address_b[7]
address_b[8] => altsyncram_bp14:auto_generated.address_b[8]
address_b[9] => altsyncram_bp14:auto_generated.address_b[9]
address_b[10] => altsyncram_bp14:auto_generated.address_b[10]
address_b[11] => altsyncram_bp14:auto_generated.address_b[11]
address_b[12] => altsyncram_bp14:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bp14:auto_generated.clock0
clock1 => altsyncram_bp14:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bp14:auto_generated.q_a[0]
q_a[1] <= altsyncram_bp14:auto_generated.q_a[1]
q_b[0] <= altsyncram_bp14:auto_generated.q_b[0]
q_b[1] <= altsyncram_bp14:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Sprite_test|vga_sprite2:vga|vrams:Video_RAM|altsyncram:altsyncram_component|altsyncram_bp14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE


|Sprite_test|vga_sprite2:vga|vrom_rgb:Sprite_RGB
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]


|Sprite_test|vga_sprite2:vga|vrom_rgb:Sprite_RGB|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4h24:auto_generated.address_a[0]
address_a[1] => altsyncram_4h24:auto_generated.address_a[1]
address_a[2] => altsyncram_4h24:auto_generated.address_a[2]
address_a[3] => altsyncram_4h24:auto_generated.address_a[3]
address_a[4] => altsyncram_4h24:auto_generated.address_a[4]
address_a[5] => altsyncram_4h24:auto_generated.address_a[5]
address_a[6] => altsyncram_4h24:auto_generated.address_a[6]
address_a[7] => altsyncram_4h24:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4h24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4h24:auto_generated.q_a[0]
q_a[1] <= altsyncram_4h24:auto_generated.q_a[1]
q_a[2] <= altsyncram_4h24:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Sprite_test|vga_sprite2:vga|vrom_rgb:Sprite_RGB|altsyncram:altsyncram_component|altsyncram_4h24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT


|Sprite_test|vga_sprite2:vga|VGAPLL:pll
refclk => VGAPLL_0002:vgapll_inst.refclk
rst => VGAPLL_0002:vgapll_inst.rst
outclk_0 <= VGAPLL_0002:vgapll_inst.outclk_0


|Sprite_test|vga_sprite2:vga|VGAPLL:pll|VGAPLL_0002:vgapll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Sprite_test|vga_sprite2:vga|VGAPLL:pll|VGAPLL_0002:vgapll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


