static int F_1 ( int V_1 )\r\n{\r\nregister unsigned long T_1 V_2 ( L_1 ) = ( V_3 ) V_4 ;\r\nregister unsigned long T_2 V_2 ( L_2 ) = V_1 ;\r\nasm volatile(\r\n#ifndef F_2\r\n" diag %1,%0,0x8\n"\r\n#else\r\n" sam31\n"\r\n" diag %1,%0,0x8\n"\r\n" sam64\n"\r\n#endif\r\n: "+d" (reg3) : "d" (reg2) : "cc");\r\nreturn T_2 ;\r\n}\r\nstatic int F_3 ( int V_1 , char * V_5 , int * V_6 )\r\n{\r\nregister unsigned long T_1 V_2 ( L_1 ) = ( V_3 ) V_4 ;\r\nregister unsigned long T_2 V_2 ( L_2 ) = ( V_3 ) V_5 ;\r\nregister unsigned long T_3 V_2 ( L_3 ) = V_1 | 0x40000000L ;\r\nregister unsigned long T_4 V_2 ( L_4 ) = * V_6 ;\r\nasm volatile(\r\n#ifndef F_2\r\n" diag %2,%0,0x8\n"\r\n" brc 8,1f\n"\r\n" ar %1,%4\n"\r\n#else\r\n" sam31\n"\r\n" diag %2,%0,0x8\n"\r\n" sam64\n"\r\n" brc 8,1f\n"\r\n" agr %1,%4\n"\r\n#endif\r\n"1:\n"\r\n: "+d" (reg4), "+d" (reg5)\r\n: "d" (reg2), "d" (reg3), "d" (*rlen) : "cc");\r\n* V_6 = T_4 ;\r\nreturn T_3 ;\r\n}\r\nint F_4 ( const char * V_7 , char * V_5 , int V_6 , int * V_8 )\r\n{\r\nint V_1 ;\r\nint V_9 ;\r\nint V_10 ;\r\nV_1 = strlen ( V_7 ) ;\r\nF_5 ( V_1 > 240 ) ;\r\nmemcpy ( V_4 , V_7 , V_1 ) ;\r\nF_6 ( V_4 , V_1 ) ;\r\nif ( V_5 ) {\r\nmemset ( V_5 , 0 , V_6 ) ;\r\nV_10 = V_6 ;\r\nV_9 = F_3 ( V_1 , V_5 , & V_6 ) ;\r\nF_7 ( V_5 , V_10 ) ;\r\n} else {\r\nV_9 = F_1 ( V_1 ) ;\r\n}\r\nif ( V_8 )\r\n* V_8 = V_9 ;\r\nreturn V_6 ;\r\n}\r\nint F_8 ( const char * V_7 , char * V_5 , int V_6 , int * V_8 )\r\n{\r\nchar * V_11 ;\r\nint V_12 ;\r\nunsigned long V_13 ;\r\nif ( ( F_9 ( V_5 ) != ( unsigned long ) V_5 ) ||\r\n( ( ( unsigned long ) V_5 + V_6 ) >> 31 ) ) {\r\nV_11 = F_10 ( V_6 , V_14 | V_15 ) ;\r\nif ( ! V_11 ) {\r\nF_11 ( L_5\r\nL_6 ) ;\r\nreturn - V_16 ;\r\n}\r\nF_12 ( & V_17 , V_13 ) ;\r\nV_12 = F_4 ( V_7 , V_11 , V_6 , V_8 ) ;\r\nF_13 ( & V_17 , V_13 ) ;\r\nmemcpy ( V_5 , V_11 , V_6 ) ;\r\nF_14 ( V_11 ) ;\r\n} else {\r\nF_12 ( & V_17 , V_13 ) ;\r\nV_12 = F_4 ( V_7 , V_5 , V_6 , V_8 ) ;\r\nF_13 ( & V_17 , V_13 ) ;\r\n}\r\nreturn V_12 ;\r\n}
