{"vcs1":{"timestamp_begin":1681962802.523133838, "rt":0.37, "ut":0.16, "st":0.09}}
{"vcselab":{"timestamp_begin":1681962802.953343718, "rt":0.42, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1681962803.428144974, "rt":0.25, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681962802.198534766}
{"VCS_COMP_START_TIME": 1681962802.198534766}
{"VCS_COMP_END_TIME": 1681962803.752080334}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv"}
{"vcs1": {"peak_mem": 337068}}
{"stitch_vcselab": {"peak_mem": 222596}}
