
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000401                       # Number of seconds simulated
sim_ticks                                   400796500                       # Number of ticks simulated
final_tick                                  400796500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271085                       # Simulator instruction rate (inst/s)
host_op_rate                                   273227                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26113248                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656672                       # Number of bytes of host memory used
host_seconds                                    15.35                       # Real time elapsed on the host
sim_insts                                     4160716                       # Number of instructions simulated
sim_ops                                       4193595                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             151936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2374                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          88783210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         286309885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3193641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            798410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             379085147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     88783210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3193641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91976851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         88783210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        286309885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3193641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           798410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            379085147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2374                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2374                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 151936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  151936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     400756500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    540.546763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   333.746044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.894733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     20.14%     20.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     18.35%     38.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29     10.43%     48.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.24%     52.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.52%     54.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.96%     58.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.08%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.88%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104     37.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13806250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                58318750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5815.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24565.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       379.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    379.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     168810.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1360800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   742500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9867000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             25936560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65801655                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            180694500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              284403015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.733616                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    300432500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83975500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8260200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             25936560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             64178010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            182110500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              281560290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            708.604085                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    303766000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81685500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 159155                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           156521                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3273                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              156502                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 152813                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.642842                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    977                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  24                       # Number of system calls
system.cpu0.numCycles                          801594                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            305693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2231355                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     159155                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            153790                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       447904                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6671                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   290933                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1489                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            756937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.993302                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.631743                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  438962     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4889      0.65%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6440      0.85%     59.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1763      0.23%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   10912      1.44%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1734      0.23%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5519      0.73%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  136493     18.03%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  150225     19.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              756937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.198548                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.783647                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  268642                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               179540                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   287122                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                18644                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2989                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1210                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2250356                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1358                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2989                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  276991                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   9048                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7868                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   297127                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               162914                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2238838                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  7086                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 28117                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                122219                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2916715                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11065572                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3702863                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2806568                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  110147                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               129                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           129                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   108891                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              554446                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              52933                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4738                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             549                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2218886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                270                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2175266                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3178                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          68211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       259601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            85                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       756937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.873774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.636979                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             152082     20.09%     20.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              42663      5.64%     25.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              27503      3.63%     29.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              61159      8.08%     37.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             473530     62.56%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         756937                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9184    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1174922     54.01%     54.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              401677     18.47%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              547082     25.15%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              51582      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2175266                       # Type of FU issued
system.cpu0.iq.rate                          2.713676                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       9184                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004222                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5119775                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2287411                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2165009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2184422                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             139                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        18311                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1952                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          151                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   7228                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  589                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2219163                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              221                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               554446                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               52933                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               122                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    28                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  552                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2339                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          642                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2981                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2170793                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               543825                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4473                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      595275                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  149661                       # Number of branches executed
system.cpu0.iew.exec_stores                     51450                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.708095                       # Inst execution rate
system.cpu0.iew.wb_sent                       2166191                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2165037                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1878751                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3069522                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.700915                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.612066                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          68225                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2927                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       747507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.877491                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.149137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       239952     32.10%     32.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       192831     25.80%     57.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        26244      3.51%     61.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         9000      1.20%     62.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        15268      2.04%     64.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        76045     10.17%     74.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        27793      3.72%     78.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12421      1.66%     80.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       147953     19.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       747507                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2120385                       # Number of instructions committed
system.cpu0.commit.committedOps               2150945                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        587116                       # Number of memory references committed
system.cpu0.commit.loads                       536135                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    148485                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2003025                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 317                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1162370     54.04%     54.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         401456     18.66%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         536135     24.93%     97.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         50981      2.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2150945                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               147953                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     2818515                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4447786                       # The number of ROB writes
system.cpu0.timesIdled                            444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2120385                       # Number of Instructions Simulated
system.cpu0.committedOps                      2150945                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.378042                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.378042                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.645211                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.645211                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 3572217                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1951426                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8129979                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  871522                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 594434                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             7144                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          916.685893                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             526792                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8168                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.494613                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70726250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   916.685893                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.895201                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.895201                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          821                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1196621                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1196621                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       519451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         519451                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7139                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       526590                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          526590                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       526595                       # number of overall hits
system.cpu0.dcache.overall_hits::total         526595                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23832                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23832                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        43689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        43689                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        67521                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67521                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        67521                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67521                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    243108708                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    243108708                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2090146536                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2090146536                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2333255244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2333255244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2333255244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2333255244                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       543283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       543283                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        50828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50828                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       594111                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       594111                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       594116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       594116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.043867                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043867                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.859546                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.859546                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.113650                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113650                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.113650                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113650                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10200.936052                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10200.936052                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 47841.482662                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47841.482662                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34555.993602                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34555.993602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34555.993602                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34555.993602                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          888                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.608696                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5457                       # number of writebacks
system.cpu0.dcache.writebacks::total             5457                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        20162                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20162                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        39147                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39147                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        59309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        59309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        59309                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        59309                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3670                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3670                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4542                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         8212                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8212                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         8212                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8212                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     51632767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51632767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    157318478                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    157318478                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    208951245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    208951245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    208951245                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    208951245                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006755                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.089360                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.089360                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.013822                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.013822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013822                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14068.873842                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14068.873842                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 34636.388815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34636.388815                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25444.623113                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25444.623113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25444.623113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25444.623113                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              256                       # number of replacements
system.cpu0.icache.tags.tagsinuse          348.018848                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             290061                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              649                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           446.935285                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   348.018848                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.679724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           582515                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          582515                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       290061                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         290061                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       290061                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          290061                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       290061                       # number of overall hits
system.cpu0.icache.overall_hits::total         290061                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          872                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          872                       # number of overall misses
system.cpu0.icache.overall_misses::total          872                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     56838496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     56838496                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     56838496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     56838496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     56838496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     56838496                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       290933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       290933                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       290933                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       290933                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       290933                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       290933                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002997                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002997                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002997                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002997                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002997                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002997                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65181.761468                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65181.761468                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65181.761468                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65181.761468                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65181.761468                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65181.761468                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          221                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          651                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          651                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44333754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44333754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44333754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44333754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44333754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44333754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002238                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68101.004608                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68101.004608                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68101.004608                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68101.004608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68101.004608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68101.004608                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 150269                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           149995                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2195                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              147251                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 143664                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.564023                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    121                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          573428                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            278486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2113379                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     150269                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            143785                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       291169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4421                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   276064                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  818                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            571873                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.700774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.761752                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  286925     50.17%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2444      0.43%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     185      0.03%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      76      0.01%     50.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2108      0.37%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     146      0.03%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     128      0.02%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  135487     23.69%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  144374     25.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              571873                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.262054                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.685518                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  276591                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                10230                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   276937                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5935                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2179                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 124                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2109415                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2179                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  279084                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   3315                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           777                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   280338                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 6179                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2099898                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3755                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1292                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            2810049                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             10356422                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3474701                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              2736174                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   73871                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    17954                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              551272                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6736                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4275                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              51                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2083566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2059320                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3252                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          40950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       159700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       571873                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.601009                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.866410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              15045      2.63%      2.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              15108      2.64%      5.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              10482      1.83%      7.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             101704     17.78%     24.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             429534     75.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         571873                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3299    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1111864     53.99%     53.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              393234     19.10%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              547700     26.60%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6522      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2059320                       # Type of FU issued
system.cpu1.iq.rate                          3.591244                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3299                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001602                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           4697064                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2124561                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2050893                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2062619                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              35                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        12368                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          273                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2179                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   3277                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2083603                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               551272                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6736                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2093                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2055979                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               545063                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3341                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      551571                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  145496                       # Number of branches executed
system.cpu1.iew.exec_stores                      6508                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.585418                       # Inst execution rate
system.cpu1.iew.wb_sent                       2052230                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2050893                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1776627                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2780349                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.576548                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.638994                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          40891                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2164                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       566416                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.606272                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.034332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        40876      7.22%      7.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       239829     42.34%     49.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        15699      2.77%     52.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         6664      1.18%     53.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2286      0.40%     53.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       109145     19.27%     73.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6275      1.11%     74.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         6224      1.10%     75.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       139418     24.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       566416                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2040331                       # Number of instructions committed
system.cpu1.commit.committedOps               2042650                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        545367                       # Number of memory references committed
system.cpu1.commit.loads                       538904                       # Number of loads committed
system.cpu1.commit.membars                         16                       # Number of memory barriers committed
system.cpu1.commit.branches                    145410                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1897288                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  32                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1104064     54.05%     54.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393219     19.25%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         538904     26.38%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6463      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2042650                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               139418                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     2510448                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4172608                       # The number of ROB writes
system.cpu1.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      228165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2040331                       # Number of Instructions Simulated
system.cpu1.committedOps                      2042650                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.281047                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.281047                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.558129                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.558129                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3402101                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1879523                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  7791876                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  867387                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 554417                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5494                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          475.930894                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             535034                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.155817                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   475.930894                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.464776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.464776                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1109092                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1109092                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       532632                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         532632                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2396                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       535028                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          535028                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       535030                       # number of overall hits
system.cpu1.dcache.overall_hits::total         535030                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        12281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12281                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4061                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4061                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        16342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        16345                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     63542241                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     63542241                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     54640998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54640998                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    118183239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    118183239                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    118183239                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    118183239                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       544913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       544913                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6457                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       551370                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       551370                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       551375                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       551375                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022538                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022538                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.628930                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.628930                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.029639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.029644                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029644                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5174.028255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5174.028255                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13455.059837                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13455.059837                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7231.871191                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7231.871191                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7230.543836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7230.543836                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.347826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2202                       # number of writebacks
system.cpu1.dcache.writebacks::total             2202                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         7982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7982                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2032                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2032                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        10014                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10014                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        10014                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10014                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2029                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6330                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6330                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13530251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13530251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     23586001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23586001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     37116252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     37116252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     37130252                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     37130252                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007889                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007889                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.314233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.314233                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011480                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011480                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3147.301931                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3147.301931                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11624.446033                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11624.446033                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5865.400126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5865.400126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5865.758610                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5865.758610                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           30.800139                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             276000                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5307.692308                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    30.800139                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.060157                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.060157                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           552180                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          552180                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       276000                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         276000                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       276000                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          276000                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       276000                       # number of overall hits
system.cpu1.icache.overall_hits::total         276000                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2793242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2793242                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2793242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2793242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2793242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2793242                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       276064                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       276064                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       276064                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       276064                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       276064                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       276064                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000232                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000232                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43644.406250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43644.406250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43644.406250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43644.406250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43644.406250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43644.406250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2181506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2181506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2181506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2181506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2181506                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2181506                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 41952.038462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41952.038462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 41952.038462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41952.038462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 41952.038462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41952.038462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1305.480556                       # Cycle average of tags in use
system.l2.tags.total_refs                        9810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1834                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.348964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      707.310927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       480.650418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       106.732483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        10.773535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.013194                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.039840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1445                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    158628                       # Number of tag accesses
system.l2.tags.data_accesses                   158628                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3464                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 263                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3845                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7659                       # number of Writeback hits
system.l2.Writeback_hits::total                  7659                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              2834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4855                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6298                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2284                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8700                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                6298                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu1.data                2284                       # number of overall hits
system.l2.overall_hits::total                    8700                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               559                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   728                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1672                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                559                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1809                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2400                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               559                       # number of overall misses
system.l2.overall_misses::cpu0.data              1809                       # number of overall misses
system.l2.overall_misses::cpu1.inst                26                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2400                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     42712750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11526750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1851500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       140750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56231750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       155995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       155995                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    122325500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     122630000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42712750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    133852250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       445250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178861750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42712750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    133852250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1851500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       445250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178861750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            3605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4573                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7659                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7659                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          4502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6527                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              651                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11100                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             651                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11100                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.858679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.039112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.007547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.159195                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.772727                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.370502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.001975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.256167                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.858679                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.223140                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.216216                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.858679                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.223140                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.216216                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76409.212880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        81750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 71211.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        70375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77241.414835                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  9176.176471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9176.176471                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73336.630695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73343.301435                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76409.212880                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 73992.399116                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 71211.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 74208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74525.729167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76409.212880                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 73992.399116                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 71211.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 74208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74525.729167                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 25                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          557                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              703                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35704750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8818000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1282000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45875250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       301517                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       301517                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    101535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101789000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35704750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    147664250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35704750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    147664250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.855607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.034674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.003774                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.153728                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.370502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.001975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.256167                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.855607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.221167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.002183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.855607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.221167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.002183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213964                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64101.885099                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        70544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst        64100                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65256.401138                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17736.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17736.294118                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60872.302158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60878.588517                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64101.885099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61546.569994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst        64100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        64900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62174.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64101.885099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61546.569994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst        64100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        64900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62174.421053                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 702                       # Transaction distribution
system.membus.trans_dist::ReadResp                701                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1672                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples              2420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2420                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2598500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12527733                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               8679                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              8677                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7659                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              49                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        21811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       287488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1200448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4137                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            22919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22919    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19119498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1075746                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12668250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82994                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           9498748                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
