;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -0, <-24
	SLT 200, @62
	SLT 200, @62
	DJN <120, 102
	ADD @610, 1
	SUB #12, @-0
	SUB @10, 1
	CMP 1, 600
	SPL 500, <2
	SPL 0, <-2
	ADD 230, -9
	ADD -0, <-24
	MOV 270, 0
	SUB 100, -104
	SUB @-10, -1
	SPL -700
	SLT @610, 1
	SLT 200, @62
	SUB @121, 106
	SUB 270, 0
	SPL 500, <2
	SPL <127, 106
	MOV -7, <-29
	SUB 712, @10
	SLT 200, @60
	SUB #1, <-1
	SUB 0, @46
	SUB 100, -104
	MOV 270, 0
	SPL 300, 90
	CMP @10, 1
	SUB 0, @46
	SLT 200, @60
	SUB 100, -104
	CMP -207, <-120
	SPL -700
	SUB @10, 1
	SUB @10, 1
	SUB @10, 1
	SUB -207, <-120
	ADD -0, <-24
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-2
	ADD -0, <-24
