Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 16 14:39:30 2020
| Host         : Gordoncrew-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_lab10_timing_summary_routed.rpt -pb calc_lab10_timing_summary_routed.pb -rpx calc_lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : calc_lab10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp_unit/timer/Q_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.462        0.000                      0                   34        0.265        0.000                      0                   34        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.462        0.000                      0                   34        0.265        0.000                      0                   34        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.694ns (42.082%)  route 3.708ns (57.918%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.376     7.045    calc_unit/r1/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.669     7.838    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.962    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.542 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.573     9.115    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.302     9.417 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.417    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.818 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.818    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.040 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.299    10.339    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.299    10.638 r  calc_unit/nolabel_line27/Q[7]_i_2/O
                         net (fo=1, routed)           0.282    10.920    calc_unit/nolabel_line27/Q[7]_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.508    11.552    calc_unit/r2/D[7]
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.061    15.014    calc_unit/r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.694ns (43.149%)  route 3.549ns (56.851%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.376     7.045    calc_unit/r1/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.669     7.838    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.962    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.542 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.573     9.115    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.302     9.417 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.417    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.818 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.818    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.040 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.299    10.339    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry__0_n_7
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.299    10.638 r  calc_unit/nolabel_line27/Q[7]_i_2/O
                         net (fo=1, routed)           0.282    10.920    calc_unit/nolabel_line27/Q[7]_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.044 r  calc_unit/nolabel_line27/Q[7]_i_1/O
                         net (fo=2, routed)           0.349    11.394    calc_unit/r2/D[7]
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.058    15.017    calc_unit/r2/Q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 2.326ns (37.693%)  route 3.845ns (62.307%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.376     7.045    calc_unit/r1/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.669     7.838    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.962    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.542 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.573     9.115    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.302     9.417 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.417    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.665 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.427    10.092    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_4
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.306    10.398 r  calc_unit/nolabel_line27/Q[6]_i_2/O
                         net (fo=1, routed)           0.291    10.689    calc_unit/r1/Q_reg[6]_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.508    11.321    calc_unit/r2/D[6]
    SLICE_X5Y18          FDCE                                         r  calc_unit/r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X5Y18          FDCE                                         r  calc_unit/r2/Q_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)       -0.061    15.012    calc_unit/r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.359ns (38.325%)  route 3.796ns (61.675%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.139     6.808    calc_unit/r1/Q[1]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.932 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.324     7.255    calc_unit/nolabel_line27/DI[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.693 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.828     8.521    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.306     8.827 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.827    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.374 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.303     9.677    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_5
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.302     9.979 r  calc_unit/nolabel_line27/Q[5]_i_2/O
                         net (fo=1, routed)           0.667    10.646    calc_unit/r1/Q_reg[5]_2
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.770 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.536    11.306    calc_unit/r2/D[5]
    SLICE_X6Y18          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X6Y18          FDCE                                         r  calc_unit/r2/Q_reg[5]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X6Y18          FDCE (Setup_fdce_C_D)       -0.045    15.028    calc_unit/r2/Q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 2.359ns (38.483%)  route 3.771ns (61.517%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.139     6.808    calc_unit/r1/Q[1]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.932 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.324     7.255    calc_unit/nolabel_line27/DI[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.693 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.828     8.521    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.306     8.827 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.827    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.374 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[2]
                         net (fo=1, routed)           0.303     9.677    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_5
    SLICE_X2Y18          LUT6 (Prop_lut6_I3_O)        0.302     9.979 r  calc_unit/nolabel_line27/Q[5]_i_2/O
                         net (fo=1, routed)           0.667    10.646    calc_unit/r1/Q_reg[5]_2
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.770 r  calc_unit/r1/Q[5]_i_1/O
                         net (fo=2, routed)           0.510    11.280    calc_unit/r2/D[5]
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)       -0.058    15.015    calc_unit/r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 2.326ns (38.686%)  route 3.686ns (61.314%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.376     7.045    calc_unit/r1/Q[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  calc_unit/r1/i___0_carry__0_i_2/O
                         net (fo=2, routed)           0.669     7.838    calc_unit/r1/Q_reg[2]_0[1]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.962 r  calc_unit/r1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.962    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_1[1]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.542 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.573     9.115    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry__0_n_5
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.302     9.417 r  calc_unit/nolabel_line27/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.417    calc_unit/nolabel_line27/i___35_carry_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.665 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[3]
                         net (fo=1, routed)           0.427    10.092    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_4
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.306    10.398 r  calc_unit/nolabel_line27/Q[6]_i_2/O
                         net (fo=1, routed)           0.291    10.689    calc_unit/r1/Q_reg[6]_1
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  calc_unit/r1/Q[6]_i_1/O
                         net (fo=2, routed)           0.349    11.163    calc_unit/r2/D[6]
    SLICE_X5Y18          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X5Y18          FDCE                                         r  calc_unit/r2/Q_reg[6]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y18          FDCE (Setup_fdce_C_D)       -0.058    15.015    calc_unit/r2/Q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.237ns (39.815%)  route 3.382ns (60.185%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.139     6.808    calc_unit/r1/Q[1]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.932 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.324     7.255    calc_unit/nolabel_line27/DI[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.693 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.828     8.521    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.306     8.827 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.827    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.251 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.291     9.542    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_6
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.303     9.845 r  calc_unit/nolabel_line27/Q[4]_i_2/O
                         net (fo=1, routed)           0.264    10.109    calc_unit/r1/Q_reg[4]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.233 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.536    10.769    calc_unit/r2/D[4]
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)       -0.081    14.992    calc_unit/r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.237ns (41.202%)  route 3.192ns (58.797%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.629     5.150    calc_unit/r1/CLK
    SLICE_X2Y17          FDCE                                         r  calc_unit/r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  calc_unit/r1/Q_reg[1]/Q
                         net (fo=18, routed)          1.139     6.808    calc_unit/r1/Q[1]
    SLICE_X2Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.932 r  calc_unit/r1/i___0_carry_i_2/O
                         net (fo=1, routed)           0.324     7.255    calc_unit/nolabel_line27/DI[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.693 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[3]
                         net (fo=3, routed)           0.828     8.521    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_4
    SLICE_X1Y18          LUT2 (Prop_lut2_I0_O)        0.306     8.827 r  calc_unit/nolabel_line27/i___35_carry_i_5/O
                         net (fo=1, routed)           0.000     8.827    calc_unit/nolabel_line27/i___35_carry_i_5_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.251 r  calc_unit/nolabel_line27/out0_inferred__1/i___35_carry/O[1]
                         net (fo=1, routed)           0.291     9.542    calc_unit/nolabel_line27/out0_inferred__1/i___35_carry_n_6
    SLICE_X3Y18          LUT6 (Prop_lut6_I3_O)        0.303     9.845 r  calc_unit/nolabel_line27/Q[4]_i_2/O
                         net (fo=1, routed)           0.264    10.109    calc_unit/r1/Q_reg[4]_0
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.233 r  calc_unit/r1/Q[4]_i_1/O
                         net (fo=2, routed)           0.346    10.580    calc_unit/r2/D[4]
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    calc_unit/r2/CLK
    SLICE_X4Y18          FDCE                                         r  calc_unit/r2/Q_reg[4]_lopt_replica/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)       -0.061    15.012    calc_unit/r2/Q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.586ns (32.913%)  route 3.233ns (67.087%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    calc_unit/r1/CLK
    SLICE_X1Y15          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=17, routed)          1.079     6.688    calc_unit/r1/Q[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.812 r  calc_unit/r1/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.812    calc_unit/nolabel_line27/Q[0]_i_3_0[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.392 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[2]
                         net (fo=1, routed)           0.950     8.341    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_5
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.302     8.643 r  calc_unit/nolabel_line27/Q[2]_i_2/O
                         net (fo=1, routed)           0.670     9.314    calc_unit/r1/Q_reg[2]_2
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.438 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.533     9.971    calc_unit/r2/D[2]
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.067    15.008    calc_unit/r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 calc_unit/r1/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            calc_unit/r2/Q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.586ns (34.259%)  route 3.043ns (65.741%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.152    calc_unit/r1/CLK
    SLICE_X1Y15          FDCE                                         r  calc_unit/r1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  calc_unit/r1/Q_reg[0]/Q
                         net (fo=17, routed)          1.079     6.688    calc_unit/r1/Q[0]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.124     6.812 r  calc_unit/r1/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.812    calc_unit/nolabel_line27/Q[0]_i_3_0[1]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.392 r  calc_unit/nolabel_line27/out0_inferred__1/i___0_carry/O[2]
                         net (fo=1, routed)           0.950     8.341    calc_unit/nolabel_line27/out0_inferred__1/i___0_carry_n_5
    SLICE_X3Y17          LUT6 (Prop_lut6_I3_O)        0.302     8.643 r  calc_unit/nolabel_line27/Q[2]_i_2/O
                         net (fo=1, routed)           0.670     9.314    calc_unit/r1/Q_reg[2]_2
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.438 r  calc_unit/r1/Q[2]_i_1/O
                         net (fo=2, routed)           0.344     9.782    calc_unit/r2/D[2]
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    calc_unit/r2/CLK
    SLICE_X5Y17          FDCE                                         r  calc_unit/r2/Q_reg[2]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X5Y17          FDCE (Setup_fdce_C_D)       -0.081    14.994    calc_unit/r2/Q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.125     1.764    disp_unit/timer/Q_reg_reg[14]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    disp_unit/timer/Q_reg_reg[12]_i_1_n_5
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.764    disp_unit/timer/Q_reg_reg[10]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    disp_unit/timer/Q_reg_reg[8]_i_1_n_5
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    disp_unit/timer/clk
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  disp_unit/timer/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.766    disp_unit/timer/Q_reg_reg[6]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    disp_unit/timer/Q_reg_reg[4]_i_1_n_5
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.989    disp_unit/timer/clk
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    disp_unit/timer/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[14]/Q
                         net (fo=2, routed)           0.125     1.764    disp_unit/timer/Q_reg_reg[14]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    disp_unit/timer/Q_reg_reg[12]_i_1_n_4
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[10]/Q
                         net (fo=2, routed)           0.126     1.764    disp_unit/timer/Q_reg_reg[10]
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  disp_unit/timer/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    disp_unit/timer/Q_reg_reg[8]_i_1_n_4
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y13          FDCE                                         r  disp_unit/timer/Q_reg_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.475    disp_unit/timer/clk
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  disp_unit/timer/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     1.766    disp_unit/timer/Q_reg_reg[6]
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.912 r  disp_unit/timer/Q_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    disp_unit/timer/Q_reg_reg[4]_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     1.989    disp_unit/timer/clk
    SLICE_X2Y12          FDCE                                         r  disp_unit/timer/Q_reg_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    disp_unit/timer/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    disp_unit/timer/clk
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  disp_unit/timer/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     1.814    disp_unit/timer/Q_reg_reg[0]
    SLICE_X2Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  disp_unit/timer/Q_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.859    disp_unit/timer/Q_reg[0]_i_2_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    disp_unit/timer/Q_reg_reg[0]_i_1_n_7
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    disp_unit/timer/clk
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.134     1.610    disp_unit/timer/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[12]/Q
                         net (fo=2, routed)           0.182     1.820    disp_unit/timer/Q_reg_reg[12]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.935 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    disp_unit/timer/Q_reg_reg[12]_i_1_n_7
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.474    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  disp_unit/timer/Q_reg_reg[13]/Q
                         net (fo=2, routed)           0.186     1.824    disp_unit/timer/Q_reg_reg[13]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.935 r  disp_unit/timer/Q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.935    disp_unit/timer/Q_reg_reg[12]_i_1_n_6
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     1.988    disp_unit/timer/clk
    SLICE_X2Y14          FDCE                                         r  disp_unit/timer/Q_reg_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    disp_unit/timer/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 disp_unit/timer/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_unit/timer/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    disp_unit/timer/clk
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  disp_unit/timer/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.186     1.826    disp_unit/timer/Q_reg_reg[1]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.937 r  disp_unit/timer/Q_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.937    disp_unit/timer/Q_reg_reg[0]_i_1_n_6
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     1.991    disp_unit/timer/clk
    SLICE_X2Y11          FDCE                                         r  disp_unit/timer/Q_reg_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.134     1.610    disp_unit/timer/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc_unit/r1/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    calc_unit/r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    calc_unit/r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    calc_unit/r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    calc_unit/r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc_unit/r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc_unit/r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    calc_unit/r1/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    calc_unit/r2/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r2/Q_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    calc_unit/r2/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    calc_unit/r2/Q_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    calc_unit/r2/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y17    calc_unit/r2/Q_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y18    calc_unit/r2/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    calc_unit/r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    calc_unit/r1/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    calc_unit/r1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    calc_unit/r1/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    calc_unit/r1/Q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    calc_unit/r2/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    calc_unit/r2/Q_reg[0]_lopt_replica/C



