# TCL File Generated by Component Editor 18.1
# Fri Jul 19 12:48:12 CEST 2024
# DO NOT MODIFY


# 
# avsthit0ch2cntr_ctrl "Avalon-ST Data to Counter Interconnect (channel_id)" v1.0.12
# Yifeng Wang 2024.07.19.12:48:12
# See top level file
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module avsthit0ch2cntr_ctrl
# 
set_module_property DESCRIPTION "See top level file"
set_module_property NAME avsthit0ch2cntr_ctrl
set_module_property VERSION 1.0.12
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Mu3e Data Plane/Modules"
set_module_property AUTHOR "Yifeng Wang"
set_module_property ICON_PATH ../drawings/20121123203030!Logo_drawing100.png
set_module_property DISPLAY_NAME "Avalon-ST Data to Counter Interconnect (channel_id)"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avsthit0ch2cntr_ctrl
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avsthit0ch2cntr_ctrl.vhd VHDL PATH avsthit0ch2cntr_ctrl.vhd TOP_LEVEL_FILE
add_fileset_file alt_lpm_mult.vhd VHDL PATH lpm_mult/alt_lpm_mult.vhd


# 
# parameters
# 
add_parameter ST_DATA_W NATURAL 45
set_parameter_property ST_DATA_W DEFAULT_VALUE 45
set_parameter_property ST_DATA_W DISPLAY_NAME ST_DATA_W
set_parameter_property ST_DATA_W TYPE NATURAL
set_parameter_property ST_DATA_W UNITS None
set_parameter_property ST_DATA_W ALLOWED_RANGES 0:2147483647
set_parameter_property ST_DATA_W HDL_PARAMETER true
add_parameter ST_CH_W NATURAL 4
set_parameter_property ST_CH_W DEFAULT_VALUE 4
set_parameter_property ST_CH_W DISPLAY_NAME ST_CH_W
set_parameter_property ST_CH_W TYPE NATURAL
set_parameter_property ST_CH_W UNITS None
set_parameter_property ST_CH_W ALLOWED_RANGES 0:2147483647
set_parameter_property ST_CH_W HDL_PARAMETER true
add_parameter ST_ERR_W NATURAL 3
set_parameter_property ST_ERR_W DEFAULT_VALUE 3
set_parameter_property ST_ERR_W DISPLAY_NAME ST_ERR_W
set_parameter_property ST_ERR_W TYPE NATURAL
set_parameter_property ST_ERR_W UNITS None
set_parameter_property ST_ERR_W ALLOWED_RANGES 0:2147483647
set_parameter_property ST_ERR_W HDL_PARAMETER true
add_parameter CHANNEL_BITFIELD_MSB NATURAL 40
set_parameter_property CHANNEL_BITFIELD_MSB DEFAULT_VALUE 40
set_parameter_property CHANNEL_BITFIELD_MSB DISPLAY_NAME CHANNEL_BITFIELD_MSB
set_parameter_property CHANNEL_BITFIELD_MSB TYPE NATURAL
set_parameter_property CHANNEL_BITFIELD_MSB UNITS None
set_parameter_property CHANNEL_BITFIELD_MSB ALLOWED_RANGES 0:2147483647
set_parameter_property CHANNEL_BITFIELD_MSB HDL_PARAMETER true
add_parameter CHANNEL_BITFIELD_LSB NATURAL 36
set_parameter_property CHANNEL_BITFIELD_LSB DEFAULT_VALUE 36
set_parameter_property CHANNEL_BITFIELD_LSB DISPLAY_NAME CHANNEL_BITFIELD_LSB
set_parameter_property CHANNEL_BITFIELD_LSB TYPE NATURAL
set_parameter_property CHANNEL_BITFIELD_LSB UNITS None
set_parameter_property CHANNEL_BITFIELD_LSB ALLOWED_RANGES 0:2147483647
set_parameter_property CHANNEL_BITFIELD_LSB HDL_PARAMETER true
add_parameter CHANNEL_ID_W NATURAL 5
set_parameter_property CHANNEL_ID_W DEFAULT_VALUE 5
set_parameter_property CHANNEL_ID_W DISPLAY_NAME CHANNEL_ID_W
set_parameter_property CHANNEL_ID_W TYPE NATURAL
set_parameter_property CHANNEL_ID_W UNITS None
set_parameter_property CHANNEL_ID_W ALLOWED_RANGES 0:2147483647
set_parameter_property CHANNEL_ID_W HDL_PARAMETER true
add_parameter CHANNEL_SEL_W NATURAL 32
set_parameter_property CHANNEL_SEL_W DEFAULT_VALUE 32
set_parameter_property CHANNEL_SEL_W DISPLAY_NAME CHANNEL_SEL_W
set_parameter_property CHANNEL_SEL_W TYPE NATURAL
set_parameter_property CHANNEL_SEL_W UNITS None
set_parameter_property CHANNEL_SEL_W ALLOWED_RANGES 0:2147483647
set_parameter_property CHANNEL_SEL_W HDL_PARAMETER true
add_parameter RST_TIMER BOOLEAN true
set_parameter_property RST_TIMER DEFAULT_VALUE true
set_parameter_property RST_TIMER DISPLAY_NAME RST_TIMER
set_parameter_property RST_TIMER TYPE BOOLEAN
set_parameter_property RST_TIMER UNITS None
set_parameter_property RST_TIMER HDL_PARAMETER true
add_parameter RST_INTERVAL INTEGER 1000
set_parameter_property RST_INTERVAL DEFAULT_VALUE 1000
set_parameter_property RST_INTERVAL DISPLAY_NAME RST_INTERVAL
set_parameter_property RST_INTERVAL TYPE INTEGER
set_parameter_property RST_INTERVAL UNITS None
set_parameter_property RST_INTERVAL ALLOWED_RANGES -2147483648:2147483647
set_parameter_property RST_INTERVAL HDL_PARAMETER true
add_parameter CLK_FREQUENCY NATURAL 125000000
set_parameter_property CLK_FREQUENCY DEFAULT_VALUE 125000000
set_parameter_property CLK_FREQUENCY DISPLAY_NAME CLK_FREQUENCY
set_parameter_property CLK_FREQUENCY TYPE NATURAL
set_parameter_property CLK_FREQUENCY UNITS None
set_parameter_property CLK_FREQUENCY ALLOWED_RANGES 0:2147483647
set_parameter_property CLK_FREQUENCY HDL_PARAMETER true
add_parameter BYPASS_EXTERNAL_SCLR BOOLEAN false
set_parameter_property BYPASS_EXTERNAL_SCLR DEFAULT_VALUE false
set_parameter_property BYPASS_EXTERNAL_SCLR DISPLAY_NAME BYPASS_EXTERNAL_SCLR
set_parameter_property BYPASS_EXTERNAL_SCLR TYPE BOOLEAN
set_parameter_property BYPASS_EXTERNAL_SCLR UNITS None
set_parameter_property BYPASS_EXTERNAL_SCLR HDL_PARAMETER true
add_parameter DEBUG NATURAL 1
set_parameter_property DEBUG DEFAULT_VALUE 1
set_parameter_property DEBUG DISPLAY_NAME DEBUG
set_parameter_property DEBUG TYPE NATURAL
set_parameter_property DEBUG UNITS None
set_parameter_property DEBUG ALLOWED_RANGES 0:2147483647
set_parameter_property DEBUG HDL_PARAMETER true


# 
# display items
# 


# 
# connection point hit_type0
# 
add_interface hit_type0 avalon_streaming end
set_interface_property hit_type0 associatedClock clock_sink
set_interface_property hit_type0 associatedReset reset_sink
set_interface_property hit_type0 dataBitsPerSymbol 45
set_interface_property hit_type0 errorDescriptor ""
set_interface_property hit_type0 firstSymbolInHighOrderBits true
set_interface_property hit_type0 maxChannel 15
set_interface_property hit_type0 readyLatency 0
set_interface_property hit_type0 ENABLED true
set_interface_property hit_type0 EXPORT_OF ""
set_interface_property hit_type0 PORT_NAME_MAP ""
set_interface_property hit_type0 CMSIS_SVD_VARIABLES ""
set_interface_property hit_type0 SVD_ADDRESS_GROUP ""

add_interface_port hit_type0 asi_hit_type0_channel channel Input st_ch_w
add_interface_port hit_type0 asi_hit_type0_startofpacket startofpacket Input 1
add_interface_port hit_type0 asi_hit_type0_endofpacket endofpacket Input 1
add_interface_port hit_type0 asi_hit_type0_error error Input st_err_w
add_interface_port hit_type0 asi_hit_type0_data data Input st_data_w
add_interface_port hit_type0 asi_hit_type0_valid valid Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink i_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink i_rst reset Input 1


# 
# connection point counter_control_port
# 
add_interface counter_control_port conduit end
set_interface_property counter_control_port associatedClock clock_sink
set_interface_property counter_control_port associatedReset reset_sink
set_interface_property counter_control_port ENABLED true
set_interface_property counter_control_port EXPORT_OF ""
set_interface_property counter_control_port PORT_NAME_MAP ""
set_interface_property counter_control_port CMSIS_SVD_VARIABLES ""
set_interface_property counter_control_port SVD_ADDRESS_GROUP ""

add_interface_port counter_control_port o_counter_en enable Output channel_sel_w
add_interface_port counter_control_port o_counter_sclr sclr Output 1


# 
# connection point avmm_rst_interval
# 
add_interface avmm_rst_interval avalon end
set_interface_property avmm_rst_interval addressUnits WORDS
set_interface_property avmm_rst_interval associatedClock clock_sink
set_interface_property avmm_rst_interval associatedReset reset_sink
set_interface_property avmm_rst_interval bitsPerSymbol 8
set_interface_property avmm_rst_interval burstOnBurstBoundariesOnly false
set_interface_property avmm_rst_interval burstcountUnits WORDS
set_interface_property avmm_rst_interval explicitAddressSpan 0
set_interface_property avmm_rst_interval holdTime 0
set_interface_property avmm_rst_interval linewrapBursts false
set_interface_property avmm_rst_interval maximumPendingReadTransactions 0
set_interface_property avmm_rst_interval maximumPendingWriteTransactions 0
set_interface_property avmm_rst_interval readLatency 0
set_interface_property avmm_rst_interval readWaitTime 1
set_interface_property avmm_rst_interval setupTime 0
set_interface_property avmm_rst_interval timingUnits Cycles
set_interface_property avmm_rst_interval writeWaitTime 0
set_interface_property avmm_rst_interval ENABLED true
set_interface_property avmm_rst_interval EXPORT_OF ""
set_interface_property avmm_rst_interval PORT_NAME_MAP ""
set_interface_property avmm_rst_interval CMSIS_SVD_VARIABLES ""
set_interface_property avmm_rst_interval SVD_ADDRESS_GROUP ""

add_interface_port avmm_rst_interval avs_ctrl_writedata writedata Input 32
add_interface_port avmm_rst_interval avs_ctrl_write write Input 1
add_interface_port avmm_rst_interval avs_ctrl_readdata readdata Output 32
add_interface_port avmm_rst_interval avs_ctrl_read read Input 1
set_interface_assignment avmm_rst_interval embeddedsw.configuration.isFlash 0
set_interface_assignment avmm_rst_interval embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avmm_rst_interval embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avmm_rst_interval embeddedsw.configuration.isPrintableDevice 0


# 
# connection point sclr_counter_req
# 
add_interface sclr_counter_req reset end
set_interface_property sclr_counter_req associatedClock clock_sink
set_interface_property sclr_counter_req synchronousEdges DEASSERT
set_interface_property sclr_counter_req ENABLED true
set_interface_property sclr_counter_req EXPORT_OF ""
set_interface_property sclr_counter_req PORT_NAME_MAP ""
set_interface_property sclr_counter_req CMSIS_SVD_VARIABLES ""
set_interface_property sclr_counter_req SVD_ADDRESS_GROUP ""

add_interface_port sclr_counter_req i_sclr reset Input 1

