<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_dcb_82599.h source code [linux-4.14.y/drivers/net/ethernet/intel/ixgbe/ixgbe_dcb_82599.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/ixgbe/ixgbe_dcb_82599.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>ixgbe</a>/<a href='ixgbe_dcb_82599.h.html'>ixgbe_dcb_82599.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>  Intel 10 Gigabit PCI Express Linux driver</i></td></tr>
<tr><th id="4">4</th><td><i>  Copyright(c) 1999 - 2013 Intel Corporation.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>  This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="7">7</th><td><i>  under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="8">8</th><td><i>  version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>  This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="11">11</th><td><i>  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="12">12</th><td><i>  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="13">13</th><td><i>  more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>  You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="16">16</th><td><i>  this program; if not, write to the Free Software Foundation, Inc.,</i></td></tr>
<tr><th id="17">17</th><td><i>  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</i></td></tr>
<tr><th id="18">18</th><td><i></i></td></tr>
<tr><th id="19">19</th><td><i>  The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="20">20</th><td><i>  the file called "COPYING".</i></td></tr>
<tr><th id="21">21</th><td><i></i></td></tr>
<tr><th id="22">22</th><td><i>  Contact Information:</i></td></tr>
<tr><th id="23">23</th><td><i>  Linux NICS &lt;linux.nics@intel.com&gt;</i></td></tr>
<tr><th id="24">24</th><td><i>  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="25">25</th><td><i>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="26">26</th><td><i></i></td></tr>
<tr><th id="27">27</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_DCB_82599_CONFIG_H_">_DCB_82599_CONFIG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_DCB_82599_CONFIG_H_" data-ref="_M/_DCB_82599_CONFIG_H_">_DCB_82599_CONFIG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* DCB register definitions */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_TDPAC" data-ref="_M/IXGBE_RTTDCS_TDPAC">IXGBE_RTTDCS_TDPAC</dfn>      0x00000001 /* 0 Round Robin,</u></td></tr>
<tr><th id="34">34</th><td><u>					    * 1 WSP - Weighted Strict Priority</u></td></tr>
<tr><th id="35">35</th><td><u>					    */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_VMPAC" data-ref="_M/IXGBE_RTTDCS_VMPAC">IXGBE_RTTDCS_VMPAC</dfn>      0x00000002 /* 0 Round Robin,</u></td></tr>
<tr><th id="37">37</th><td><u>					    * 1 WRR - Weighted Round Robin</u></td></tr>
<tr><th id="38">38</th><td><u>					    */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_TDRM" data-ref="_M/IXGBE_RTTDCS_TDRM">IXGBE_RTTDCS_TDRM</dfn>       0x00000010 /* Transmit Recycle Mode */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_ARBDIS" data-ref="_M/IXGBE_RTTDCS_ARBDIS">IXGBE_RTTDCS_ARBDIS</dfn>     0x00000040 /* DCB arbiter disable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_BDPM" data-ref="_M/IXGBE_RTTDCS_BDPM">IXGBE_RTTDCS_BDPM</dfn>       0x00400000 /* Bypass Data Pipe - must clear! */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_BPBFSM" data-ref="_M/IXGBE_RTTDCS_BPBFSM">IXGBE_RTTDCS_BPBFSM</dfn>     0x00800000 /* Bypass PB Free Space - must</u></td></tr>
<tr><th id="43">43</th><td><u>					     * clear!</u></td></tr>
<tr><th id="44">44</th><td><u>					     */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_SPEED_CHG" data-ref="_M/IXGBE_RTTDCS_SPEED_CHG">IXGBE_RTTDCS_SPEED_CHG</dfn>  0x80000000 /* Link speed change */</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Receive UP2TC mapping */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRUP2TC_UP_SHIFT" data-ref="_M/IXGBE_RTRUP2TC_UP_SHIFT">IXGBE_RTRUP2TC_UP_SHIFT</dfn> 3</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRUP2TC_UP_MASK" data-ref="_M/IXGBE_RTRUP2TC_UP_MASK">IXGBE_RTRUP2TC_UP_MASK</dfn>	7</u></td></tr>
<tr><th id="50">50</th><td><i>/* Transmit UP2TC mapping */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTUP2TC_UP_SHIFT" data-ref="_M/IXGBE_RTTUP2TC_UP_SHIFT">IXGBE_RTTUP2TC_UP_SHIFT</dfn> 3</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_MCL_SHIFT" data-ref="_M/IXGBE_RTRPT4C_MCL_SHIFT">IXGBE_RTRPT4C_MCL_SHIFT</dfn> 12 /* Offset to Max Credit Limit setting */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_BWG_SHIFT" data-ref="_M/IXGBE_RTRPT4C_BWG_SHIFT">IXGBE_RTRPT4C_BWG_SHIFT</dfn> 9  /* Offset to BWG index */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_GSP" data-ref="_M/IXGBE_RTRPT4C_GSP">IXGBE_RTRPT4C_GSP</dfn>       0x40000000 /* GSP enable bit */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_LSP" data-ref="_M/IXGBE_RTRPT4C_LSP">IXGBE_RTRPT4C_LSP</dfn>       0x80000000 /* LSP enable bit */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_MPBEN" data-ref="_M/IXGBE_RDRXCTL_MPBEN">IXGBE_RDRXCTL_MPBEN</dfn>     0x00000010 /* DMA config for multiple packet</u></td></tr>
<tr><th id="59">59</th><td><u>					    * buffers enable</u></td></tr>
<tr><th id="60">60</th><td><u>					    */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_MCEN" data-ref="_M/IXGBE_RDRXCTL_MCEN">IXGBE_RDRXCTL_MCEN</dfn>      0x00000040 /* DMA config for multiple cores</u></td></tr>
<tr><th id="62">62</th><td><u>					    * (RSS) enable</u></td></tr>
<tr><th id="63">63</th><td><u>					    */</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* RTRPCS Bit Masks */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_RRM" data-ref="_M/IXGBE_RTRPCS_RRM">IXGBE_RTRPCS_RRM</dfn>        0x00000002 /* Receive Recycle Mode enable */</u></td></tr>
<tr><th id="67">67</th><td><i>/* Receive Arbitration Control: 0 Round Robin, 1 DFP */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_RAC" data-ref="_M/IXGBE_RTRPCS_RAC">IXGBE_RTRPCS_RAC</dfn>        0x00000004</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_ARBDIS" data-ref="_M/IXGBE_RTRPCS_ARBDIS">IXGBE_RTRPCS_ARBDIS</dfn>     0x00000040 /* Arbitration disable bit */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* RTTDT2C Bit Masks */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_MCL_SHIFT" data-ref="_M/IXGBE_RTTDT2C_MCL_SHIFT">IXGBE_RTTDT2C_MCL_SHIFT</dfn> 12</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_BWG_SHIFT" data-ref="_M/IXGBE_RTTDT2C_BWG_SHIFT">IXGBE_RTTDT2C_BWG_SHIFT</dfn> 9</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_GSP" data-ref="_M/IXGBE_RTTDT2C_GSP">IXGBE_RTTDT2C_GSP</dfn>       0x40000000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_LSP" data-ref="_M/IXGBE_RTTDT2C_LSP">IXGBE_RTTDT2C_LSP</dfn>       0x80000000</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_MCL_SHIFT" data-ref="_M/IXGBE_RTTPT2C_MCL_SHIFT">IXGBE_RTTPT2C_MCL_SHIFT</dfn> 12</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_BWG_SHIFT" data-ref="_M/IXGBE_RTTPT2C_BWG_SHIFT">IXGBE_RTTPT2C_BWG_SHIFT</dfn> 9</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_GSP" data-ref="_M/IXGBE_RTTPT2C_GSP">IXGBE_RTTPT2C_GSP</dfn>       0x40000000</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_LSP" data-ref="_M/IXGBE_RTTPT2C_LSP">IXGBE_RTTPT2C_LSP</dfn>       0x80000000</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* RTTPCS Bit Masks */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_TPPAC" data-ref="_M/IXGBE_RTTPCS_TPPAC">IXGBE_RTTPCS_TPPAC</dfn>      0x00000020 /* 0 Round Robin,</u></td></tr>
<tr><th id="84">84</th><td><u>					    * 1 SP - Strict Priority</u></td></tr>
<tr><th id="85">85</th><td><u>					    */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBDIS" data-ref="_M/IXGBE_RTTPCS_ARBDIS">IXGBE_RTTPCS_ARBDIS</dfn>     0x00000040 /* Arbiter disable */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_TPRM" data-ref="_M/IXGBE_RTTPCS_TPRM">IXGBE_RTTPCS_TPRM</dfn>       0x00000100 /* Transmit Recycle Mode enable */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBD_SHIFT" data-ref="_M/IXGBE_RTTPCS_ARBD_SHIFT">IXGBE_RTTPCS_ARBD_SHIFT</dfn> 22</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBD_DCB" data-ref="_M/IXGBE_RTTPCS_ARBD_DCB">IXGBE_RTTPCS_ARBD_DCB</dfn>   0x4        /* Arbitration delay in DCB mode */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* SECTXMINIFG DCB */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTX_DCB" data-ref="_M/IXGBE_SECTX_DCB">IXGBE_SECTX_DCB</dfn>		0x00001F00 /* DCB TX Buffer IFG */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* DCB hardware-specific driver APIs */</i></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* DCB PFC functions */</i></td></tr>
<tr><th id="98">98</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_pfc_82599" title='ixgbe_dcb_config_pfc_82599' data-ref="ixgbe_dcb_config_pfc_82599">ixgbe_dcb_config_pfc_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="1237hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1237hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="1238pfc_en" title='pfc_en' data-type='u8' data-ref="1238pfc_en">pfc_en</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col9 decl" id="1239prio_tc" title='prio_tc' data-type='u8 *' data-ref="1239prio_tc">prio_tc</dfn>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* DCB hw initialization */</i></td></tr>
<tr><th id="101">101</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_rx_arbiter_82599" title='ixgbe_dcb_config_rx_arbiter_82599' data-ref="ixgbe_dcb_config_rx_arbiter_82599">ixgbe_dcb_config_rx_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col0 decl" id="1240hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1240hw">hw</dfn>,</td></tr>
<tr><th id="102">102</th><td>					<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col1 decl" id="1241refill" title='refill' data-type='u16 *' data-ref="1241refill">refill</dfn>,</td></tr>
<tr><th id="103">103</th><td>					<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col2 decl" id="1242max" title='max' data-type='u16 *' data-ref="1242max">max</dfn>,</td></tr>
<tr><th id="104">104</th><td>					<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col3 decl" id="1243bwg_id" title='bwg_id' data-type='u8 *' data-ref="1243bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="105">105</th><td>					<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col4 decl" id="1244prio_type" title='prio_type' data-type='u8 *' data-ref="1244prio_type">prio_type</dfn>,</td></tr>
<tr><th id="106">106</th><td>					<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="1245prio_tc" title='prio_tc' data-type='u8 *' data-ref="1245prio_tc">prio_tc</dfn>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_tx_desc_arbiter_82599" title='ixgbe_dcb_config_tx_desc_arbiter_82599' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82599">ixgbe_dcb_config_tx_desc_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col6 decl" id="1246hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1246hw">hw</dfn>,</td></tr>
<tr><th id="109">109</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col7 decl" id="1247refill" title='refill' data-type='u16 *' data-ref="1247refill">refill</dfn>,</td></tr>
<tr><th id="110">110</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col8 decl" id="1248max" title='max' data-type='u16 *' data-ref="1248max">max</dfn>,</td></tr>
<tr><th id="111">111</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col9 decl" id="1249bwg_id" title='bwg_id' data-type='u8 *' data-ref="1249bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="112">112</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col0 decl" id="1250prio_type" title='prio_type' data-type='u8 *' data-ref="1250prio_type">prio_type</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_tx_data_arbiter_82599" title='ixgbe_dcb_config_tx_data_arbiter_82599' data-ref="ixgbe_dcb_config_tx_data_arbiter_82599">ixgbe_dcb_config_tx_data_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col1 decl" id="1251hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1251hw">hw</dfn>,</td></tr>
<tr><th id="115">115</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col2 decl" id="1252refill" title='refill' data-type='u16 *' data-ref="1252refill">refill</dfn>,</td></tr>
<tr><th id="116">116</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col3 decl" id="1253max" title='max' data-type='u16 *' data-ref="1253max">max</dfn>,</td></tr>
<tr><th id="117">117</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col4 decl" id="1254bwg_id" title='bwg_id' data-type='u8 *' data-ref="1254bwg_id">bwg_id</dfn>,</td></tr>
<tr><th id="118">118</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="1255prio_type" title='prio_type' data-type='u8 *' data-ref="1255prio_type">prio_type</dfn>,</td></tr>
<tr><th id="119">119</th><td>						<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="1256prio_tc" title='prio_tc' data-type='u8 *' data-ref="1256prio_tc">prio_tc</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_hw_config_82599" title='ixgbe_dcb_hw_config_82599' data-ref="ixgbe_dcb_hw_config_82599">ixgbe_dcb_hw_config_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="1257hw" title='hw' data-type='struct ixgbe_hw *' data-ref="1257hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="1258pfc_en" title='pfc_en' data-type='u8' data-ref="1258pfc_en">pfc_en</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col9 decl" id="1259refill" title='refill' data-type='u16 *' data-ref="1259refill">refill</dfn>,</td></tr>
<tr><th id="122">122</th><td>			      <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col0 decl" id="1260max" title='max' data-type='u16 *' data-ref="1260max">max</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col1 decl" id="1261bwg_id" title='bwg_id' data-type='u8 *' data-ref="1261bwg_id">bwg_id</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col2 decl" id="1262prio_type" title='prio_type' data-type='u8 *' data-ref="1262prio_type">prio_type</dfn>,</td></tr>
<tr><th id="123">123</th><td>			      <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col3 decl" id="1263prio_tc" title='prio_tc' data-type='u8 *' data-ref="1263prio_tc">prio_tc</dfn>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="29">endif</span> /* _DCB_82599_CONFIG_H */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixgbe_main.c.html'>linux-4.14.y/drivers/net/ethernet/intel/ixgbe/ixgbe_main.c</a><br/>Generated on <em>2018-Jul-31</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
