// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FIR_Cascade_v2_FIR_filter (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_28,
        FIR_coe_0_0_val,
        FIR_coe_0_2_val,
        FIR_delays_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] FIR_delays_read;
input  [15:0] FIR_delays_read_28;
input  [12:0] FIR_coe_0_0_val;
input  [12:0] FIR_coe_0_2_val;
input  [15:0] FIR_delays_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

reg  signed [15:0] FIR_delays_write_read_reg_143;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] FIR_delays_write_read_reg_143_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_write_read_reg_143_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_write_read_reg_143_pp0_iter3_reg;
reg   [12:0] FIR_coe_0_2_val_read_reg_148;
reg  signed [12:0] FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_25_reg_153;
reg  signed [15:0] FIR_delays_read_25_reg_153_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_25_reg_153_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_25_reg_153_pp0_iter3_reg;
reg   [15:0] FIR_delays_read_26_reg_159;
reg  signed [15:0] FIR_delays_read_26_reg_159_pp0_iter1_reg;
wire  signed [28:0] mul_ln66_1_fu_83_p2;
wire  signed [15:0] FIR_delays_write_cast_fu_66_p0;
wire    ap_block_pp0_stage0;
wire  signed [28:0] grp_fu_125_p3;
wire  signed [29:0] tmp_1_fu_89_p3;
wire  signed [31:0] grp_fu_134_p3;
wire   [14:0] grp_fu_134_p1;
reg    grp_fu_125_ce;
reg    grp_fu_134_ce;
reg    ap_ce_reg;
reg   [15:0] FIR_delays_read_int_reg;
reg   [15:0] FIR_delays_read_28_int_reg;
reg  signed [12:0] FIR_coe_0_0_val_int_reg;
reg   [12:0] FIR_coe_0_2_val_int_reg;
reg   [15:0] FIR_delays_write_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

FIR_Cascade_v2_mul_16s_13s_29_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_0_U1(
    .din0(FIR_delays_read_26_reg_159_pp0_iter1_reg),
    .din1(FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg),
    .dout(mul_ln66_1_fu_83_p2)
);

FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_13s_29s_29_4_0_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_write_cast_fu_66_p0),
    .din1(FIR_coe_0_0_val_int_reg),
    .din2(mul_ln66_1_fu_83_p2),
    .ce(grp_fu_125_ce),
    .dout(grp_fu_125_p3)
);

FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_15ns_30s_32_4_0_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_25_reg_153),
    .din1(grp_fu_134_p1),
    .din2(tmp_1_fu_89_p3),
    .ce(grp_fu_134_ce),
    .dout(grp_fu_134_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        FIR_coe_0_0_val_int_reg <= FIR_coe_0_0_val;
        FIR_coe_0_2_val_int_reg <= FIR_coe_0_2_val;
        FIR_delays_read_28_int_reg <= FIR_delays_read_28;
        FIR_delays_read_int_reg <= FIR_delays_read;
        FIR_delays_write_int_reg <= FIR_delays_write;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        FIR_coe_0_2_val_read_reg_148 <= FIR_coe_0_2_val_int_reg;
        FIR_coe_0_2_val_read_reg_148_pp0_iter1_reg <= FIR_coe_0_2_val_read_reg_148;
        FIR_delays_read_25_reg_153 <= FIR_delays_read_28_int_reg;
        FIR_delays_read_25_reg_153_pp0_iter1_reg <= FIR_delays_read_25_reg_153;
        FIR_delays_read_25_reg_153_pp0_iter2_reg <= FIR_delays_read_25_reg_153_pp0_iter1_reg;
        FIR_delays_read_25_reg_153_pp0_iter3_reg <= FIR_delays_read_25_reg_153_pp0_iter2_reg;
        FIR_delays_read_26_reg_159 <= FIR_delays_read_int_reg;
        FIR_delays_read_26_reg_159_pp0_iter1_reg <= FIR_delays_read_26_reg_159;
        FIR_delays_write_read_reg_143 <= FIR_delays_write_int_reg;
        FIR_delays_write_read_reg_143_pp0_iter1_reg <= FIR_delays_write_read_reg_143;
        FIR_delays_write_read_reg_143_pp0_iter2_reg <= FIR_delays_write_read_reg_143_pp0_iter1_reg;
        FIR_delays_write_read_reg_143_pp0_iter3_reg <= FIR_delays_write_read_reg_143_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{grp_fu_134_p3[31:16]}};
        ap_return_1_int_reg <= FIR_delays_read_25_reg_153_pp0_iter3_reg;
        ap_return_2_int_reg <= FIR_delays_write_read_reg_143_pp0_iter3_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{grp_fu_134_p3[31:16]}};
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = FIR_delays_read_25_reg_153_pp0_iter3_reg;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = FIR_delays_write_read_reg_143_pp0_iter3_reg;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_125_ce = 1'b1;
    end else begin
        grp_fu_125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_134_ce = 1'b1;
    end else begin
        grp_fu_134_ce = 1'b0;
    end
end

assign FIR_delays_write_cast_fu_66_p0 = FIR_delays_write_int_reg;

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_134_p1 = 32'd30446;

assign tmp_1_fu_89_p3 = {{grp_fu_125_p3}, {1'd0}};

endmodule //FIR_Cascade_v2_FIR_filter
