// Seed: 1880935224
module module_0 ();
  logic id_1;
  wire  id_2;
  assign id_1 = id_2;
  wire id_3;
  ;
  wire id_4;
  ;
  assign module_1.id_15 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    output tri1 id_12,
    output wor id_13,
    input wire id_14,
    input wire id_15,
    output tri id_16,
    output supply1 id_17
);
  logic module_1;
  tri0  id_19;
  and primCall (id_10, id_11, id_14, id_15, id_19, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  assign id_19 = -1 < -1;
  module_0 modCall_1 ();
endmodule
