--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1901 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.524ns.
--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_1 (SLICE_X6Y24.B3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd2 (FF)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.444 - 0.450)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd2 to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.CQ      Tcko                  0.447   tsm/actualState_FSM_FFd2
                                                       tsm/actualState_FSM_FFd2
    SLICE_X8Y22.B4       net (fanout=42)       2.131   tsm/actualState_FSM_FFd2
    SLICE_X8Y22.B        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on_SW0
    SLICE_X8Y22.C4       net (fanout=2)        0.346   N4
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.B3       net (fanout=3)        0.860   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.146ns logic, 3.337ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd3 (FF)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.444 - 0.451)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd3 to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   tsm/actualState_FSM_FFd3
                                                       tsm/actualState_FSM_FFd3
    SLICE_X8Y22.C5       net (fanout=45)       2.526   tsm/actualState_FSM_FFd3
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.B3       net (fanout=3)        0.860   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.941ns logic, 3.386ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd1 (FF)
  Destination:          vgap/text_unit/text_rgb_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.444 - 0.450)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd1 to vgap/text_unit/text_rgb_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   tsm/actualState_FSM_FFd2
                                                       tsm/actualState_FSM_FFd1
    SLICE_X8Y22.B5       net (fanout=12)       1.804   tsm/actualState_FSM_FFd1
    SLICE_X8Y22.B        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on_SW0
    SLICE_X8Y22.C4       net (fanout=2)        0.346   N4
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.B3       net (fanout=3)        0.860   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_1_rstpot1
                                                       vgap/text_unit/text_rgb_1
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.146ns logic, 3.010ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_0 (SLICE_X6Y24.A4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd2 (FF)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.444 - 0.450)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd2 to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.CQ      Tcko                  0.447   tsm/actualState_FSM_FFd2
                                                       tsm/actualState_FSM_FFd2
    SLICE_X8Y22.B4       net (fanout=42)       2.131   tsm/actualState_FSM_FFd2
    SLICE_X8Y22.B        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on_SW0
    SLICE_X8Y22.C4       net (fanout=2)        0.346   N4
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.A4       net (fanout=3)        0.770   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.146ns logic, 3.247ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd3 (FF)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.444 - 0.451)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd3 to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.CQ      Tcko                  0.447   tsm/actualState_FSM_FFd3
                                                       tsm/actualState_FSM_FFd3
    SLICE_X8Y22.C5       net (fanout=45)       2.526   tsm/actualState_FSM_FFd3
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.A4       net (fanout=3)        0.770   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (0.941ns logic, 3.296ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tsm/actualState_FSM_FFd1 (FF)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.444 - 0.450)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tsm/actualState_FSM_FFd1 to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.BQ      Tcko                  0.447   tsm/actualState_FSM_FFd2
                                                       tsm/actualState_FSM_FFd1
    SLICE_X8Y22.B5       net (fanout=12)       1.804   tsm/actualState_FSM_FFd1
    SLICE_X8Y22.B        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on_SW0
    SLICE_X8Y22.C4       net (fanout=2)        0.346   N4
    SLICE_X8Y22.C        Tilo                  0.205   rgb_1_OBUF
                                                       vgap/text_unit/state_on
    SLICE_X6Y24.A4       net (fanout=3)        0.770   txt_on<0>
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.146ns logic, 2.920ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point vgap/text_unit/text_rgb_0 (SLICE_X6Y24.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.267 - 0.292)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA5    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X6Y24.C1       net (fanout=1)        1.151   vgap/font_word<5>
    SLICE_X6Y24.CMUX     Tilo                  0.361   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/Mmux_font_bit_3
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X6Y24.A2       net (fanout=2)        0.630   vgap/text_unit/font_bit
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (2.500ns logic, 1.781ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.267 - 0.292)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA6    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X6Y24.C3       net (fanout=1)        0.974   vgap/font_word<6>
    SLICE_X6Y24.CMUX     Tilo                  0.361   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/Mmux_font_bit_3
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X6Y24.A2       net (fanout=2)        0.630   vgap/text_unit/font_bit
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (2.500ns logic, 1.604ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vgap/font_unit/Mram_data (RAM)
  Destination:          vgap/text_unit/text_rgb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.267 - 0.292)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vgap/font_unit/Mram_data to vgap/text_unit/text_rgb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA2    Trcko_DOA             1.850   vgap/font_unit/Mram_data
                                                       vgap/font_unit/Mram_data
    SLICE_X6Y24.D5       net (fanout=1)        0.863   vgap/font_word<2>
    SLICE_X6Y24.CMUX     Topdc                 0.368   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/Mmux_font_bit_4
                                                       vgap/text_unit/Mmux_font_bit_2_f7
    SLICE_X6Y24.A2       net (fanout=2)        0.630   vgap/text_unit/font_bit
    SLICE_X6Y24.CLK      Tas                   0.289   vgap/text_unit/text_rgb<1>
                                                       vgap/text_unit/text_rgb_0_rstpot
                                                       vgap/text_unit/text_rgb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (2.507ns logic, 1.493ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer4/state_reg_FSM_FFd3 (SLICE_X17Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer4/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer4/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer4/state_reg_FSM_FFd2 to dbounce/debouncer4/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.CQ      Tcko                  0.198   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y53.C5      net (fanout=2)        0.056   dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X17Y53.CLK     Tah         (-Th)    -0.155   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer4/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer2/state_reg_FSM_FFd3 (SLICE_X17Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer2/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer2/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer2/state_reg_FSM_FFd2 to dbounce/debouncer2/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y54.BQ      Tcko                  0.198   dbounce/debouncer2/state_reg_FSM_FFd2
                                                       dbounce/debouncer2/state_reg_FSM_FFd2
    SLICE_X17Y54.B5      net (fanout=2)        0.073   dbounce/debouncer2/state_reg_FSM_FFd2
    SLICE_X17Y54.CLK     Tah         (-Th)    -0.155   dbounce/debouncer2/state_reg_FSM_FFd2
                                                       dbounce/debouncer2/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer2/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X14Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd2 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.BQ      Tcko                  0.234   tsm/actualState_FSM_FFd3
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X14Y46.B5      net (fanout=2)        0.064   dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X14Y46.CLK     Tah         (-Th)    -0.131   tsm/actualState_FSM_FFd3
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgap/font_unit/Mram_data/CLKA
  Logical resource: vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dbounce/debouncer4/q_reg<3>/CLK
  Logical resource: dbounce/debouncer4/q_reg_1/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    4.524|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1901 paths, 0 nets, and 249 connections

Design statistics:
   Minimum period:   4.524ns{1}   (Maximum frequency: 221.043MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 13 09:52:25 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



