{"vcs1":{"timestamp_begin":1731176194.525627662, "rt":3.24, "ut":1.94, "st":0.22}}
{"vcselab":{"timestamp_begin":1731176197.844385385, "rt":1.22, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1731176199.127900860, "rt":0.38, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731176193.938444704}
{"VCS_COMP_START_TIME": 1731176193.938444704}
{"VCS_COMP_END_TIME": 1731176201.221339169}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336696}}
{"stitch_vcselab": {"peak_mem": 231628}}
