FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Marvell EBU SoC common clock handling
 *
 * Copyright (C) 2012 Marvell
 *
 * Gregory CLEMENT <gregory.clement@free-electrons.com>
 * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
/* bench 16531.1.0 b76f0ee0cba7 */
/* bench 16531.1.1 b9382af41e33 */
/* bench 16531.1.2 b2b8a312ca02 */
/* bench 16531.1.3 606100175ef0 */
/* bench 16531.1.4 b612675e64fb */
/* bench 16531.1.5 24bf48f58aba */
/* bench 16531.1.6 0b4bff3e0380 */
/* bench 16531.1.7 1577cbfdb35d */
/* bench 16531.1.8 4f32a971360f */
/* bench 16531.1.9 ebda237efee3 */
 */

#ifndef __CLK_MVEBU_COMMON_H_
#define __CLK_MVEBU_COMMON_H_

#include <linux/kernel.h>

extern spinlock_t ctrl_gating_lock;

struct device_node;

struct coreclk_ratio {
	int id;
/* bench 15402.2.0 631e174ddb22 */
/* bench 15402.2.1 20011df7c685 */
/* bench 15402.2.2 004615bb54fc */
/* bench 15402.2.3 98021ff1ea3a */

struct coreclk_soc_desc {
/* bench 27711.0.0 017be637779b */
/* bench 27711.0.1 56822a8e1595 */
/* bench 27711.0.2 d9e9a559a2a2 */
/* bench 27711.0.3 961ac344b3fb */
/* bench 27711.0.4 b856b051c684 */
/* bench 27711.0.5 caa05258d8f2 */
	void (*get_clk_ratio)(void __iomem *sar, int id, int *mult, int *div);
	u32 (*get_refclk_freq)(void __iomem *sar);
	bool (*is_sscg_enabled)(void __iomem *sar);
	u32 (*fix_sscg_deviation)(u32 system_clk);
	const struct coreclk_ratio *ratios;
	int num_ratios;
};

struct clk_gating_soc_desc {
	const char *name;
	const char *parent;
	int bit_idx;
	unsigned long flags;
};

/* bench 11412.0.0 53b1885d5d84 */
/* bench 11412.0.1 80fc10d540f8 */
/* bench 11412.0.2 b279cffdeb16 */
/* bench 11412.0.3 9e722cfbc157 */
				const struct coreclk_soc_desc *desc);

void __init mvebu_clk_gating_setup(struct device_node *np,
				   const struct clk_gating_soc_desc *desc);

/*
 * This function is shared among the Kirkwood, Armada 370, Armada XP
 * and Armada 375 SoC
 */
u32 kirkwood_fix_sscg_deviation(u32 system_clk);
#endif
