0.6
2018.2
Jun 14 2018
20:41:02
D:/fpga/29_ddr_hdmi/prj/imports/ddr3_model.sv,1534933953,systemVerilog,,,D:/fpga/29_ddr_hdmi/prj/imports/ddr3_model_parameters.vh,ddr3_model,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/imports/ddr3_model_parameters.vh,1534933953,verilog,,,,,,,,,,,,
D:/fpga/29_ddr_hdmi/prj/imports/sim_tb_top.v,1534986017,verilog,,,,sim_tb_top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/imports/wiredly.v,1534933953,verilog,,,,WireDelay,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1534932533,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/ddr.v,,clk_wiz_0,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1534932532,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1534925898,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_0,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v,,mig_7series_v4_1_clk_ibuf,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v,,mig_7series_v4_1_infrastructure,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v,,mig_7series_v4_1_iodelay_ctrl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v,,mig_7series_v4_1_tempmon,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v,,mig_7series_v4_1_arb_mux,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v,,mig_7series_v4_1_arb_row_col,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v,,mig_7series_v4_1_arb_select,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v,,mig_7series_v4_1_bank_cntrl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v,,mig_7series_v4_1_bank_common,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v,,mig_7series_v4_1_bank_compare,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v,,mig_7series_v4_1_bank_mach,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v,,mig_7series_v4_1_bank_queue,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v,,mig_7series_v4_1_bank_state,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v,,mig_7series_v4_1_col_mach,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_mc.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v,,mig_7series_v4_1_mc,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v,,mig_7series_v4_1_rank_cntrl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v,,mig_7series_v4_1_rank_common,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v,,mig_7series_v4_1_rank_mach,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v,,mig_7series_v4_1_round_robin_arb,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v,,mig_7series_v4_1_ecc_buf,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v,,mig_7series_v4_1_ecc_dec_fix,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v,,mig_7series_v4_1_ecc_gen,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v,,mig_7series_v4_1_ecc_merge_enc,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v,,mig_7series_v4_1_fi_xor,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v,,mig_7series_v4_1_mem_intfc,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v,,mig_7series_v4_1_memc_ui_top_std,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,mig_7series_0,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v,,mig_7series_v4_1_ddr_byte_group_io,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v,,mig_7series_v4_1_ddr_byte_lane,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v,,mig_7series_v4_1_ddr_calib_top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v,,mig_7series_v4_1_ddr_if_post_fifo,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v,,mig_7series_v4_1_ddr_mc_phy,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v,,mig_7series_v4_1_ddr_mc_phy_wrapper,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v,,mig_7series_v4_1_ddr_of_pre_fifo,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_1_ddr_phy_4lanes,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v,,mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_1_ddr_phy_dqs_found_cal,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v,,mig_7series_v4_1_ddr_phy_dqs_found_cal_hr,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v,,mig_7series_v4_1_ddr_phy_init,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v,,mig_7series_v4_1_ddr_phy_ocd_cntlr,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v,,mig_7series_v4_1_ddr_phy_ocd_data,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v,,mig_7series_v4_1_ddr_phy_ocd_edge,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v,,mig_7series_v4_1_ddr_phy_ocd_lim,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_1_ddr_phy_ocd_mux,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v,,mig_7series_v4_1_ddr_phy_ocd_po_cntlr,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_1_ddr_phy_ocd_samp,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_1_ddr_phy_oclkdelay_cal,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v,,mig_7series_v4_1_ddr_phy_prbs_rdlvl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v,,mig_7series_v4_1_ddr_phy_rdlvl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v,,mig_7series_v4_1_ddr_phy_tempmon,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v,,mig_7series_v4_1_ddr_phy_top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v,,mig_7series_v4_1_ddr_phy_wrcal,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_1_ddr_phy_wrlvl,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v,,mig_7series_v4_1_ddr_phy_wrlvl_off_delay,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v,,mig_7series_v4_1_ddr_prbs_gen,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v,,mig_7series_v4_1_ddr_skip_calib_tap,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v,,mig_7series_v4_1_poc_cc,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v,,mig_7series_v4_1_poc_edge_store,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v,,mig_7series_v4_1_poc_meta,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v,,mig_7series_v4_1_poc_pd,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v,,mig_7series_v4_1_poc_tap_base,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v,,mig_7series_v4_1_poc_top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v,,mig_7series_v4_1_ui_cmd,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v,,mig_7series_v4_1_ui_rd_data,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v,,mig_7series_v4_1_ui_top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v,1534933953,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_1_ui_wr_data,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/ddr.v,1534937287,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/ddr_app.v,,ddr,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/ddr_app.v,1534986290,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/hdmi.v,,ddr_app,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/hdmi.v,1534987076,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/top.v,,hdmi,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/top.v,1534942562,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/uart_rx_path.v,,top,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/uart_rx_path.v,1534931789,verilog,,D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/vga.v,,uart_rx_path,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/fpga/29_ddr_hdmi/prj/prj.srcs/sources_1/new/vga.v,1534751155,verilog,,D:/fpga/29_ddr_hdmi/prj/imports/wiredly.v,,vga,,,../../../../imports;../../../../prj.srcs/sources_1/ip/clk_wiz_0,,,,,
