
out.elf:     file format elf32-tradlittlemips


Disassembly of section .config_BFC02FF0:

bfc02ff0 <__config_BFC02FF0>:
bfc02ff0:	ff ff fe fa                                         ....

Disassembly of section .config_BFC02FF4:

bfc02ff4 <__config_BFC02FF4>:
bfc02ff4:	d9 79 f8 ff                                         .y..

Disassembly of section .config_BFC02FF8:

bfc02ff8 <__config_BFC02FF8>:
bfc02ff8:	db ce 6c ff                                         ..l.

Disassembly of section .config_BFC02FFC:

bfc02ffc <__config_BFC02FFC>:
bfc02ffc:	ff ff ff 7e                                         ...~

Disassembly of section .reset:

bd001970 <_reset>:
bd001970:	0f40065e 	jal	bd001978 <_startup>
bd001974:	00000000 	nop

bd001978 <_startup>:
bd001978:	401a6000 	mfc0	k0,c0_status
bd00197c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd001980:	13400005 	beqz	k0,bd001998 <_no_nmi>
bd001984:	00000000 	nop
bd001988:	3c1a9d00 	lui	k0,0x9d00
bd00198c:	275a2a70 	addiu	k0,k0,10864
bd001990:	03400008 	jr	k0
bd001994:	00000000 	nop

bd001998 <_no_nmi>:
bd001998:	3c1da002 	lui	sp,0xa002
bd00199c:	27bdfff8 	addiu	sp,sp,-8
bd0019a0:	3c1ca000 	lui	gp,0xa000
bd0019a4:	279c7ff0 	addiu	gp,gp,32752
bd0019a8:	40096002 	mfc0	t1,c0_srsctl
bd0019ac:	01205820 	add	t3,t1,zero
bd0019b0:	7d2a1e80 	ext	t2,t1,0x1a,0x4
bd0019b4:	7d494984 	ins	t1,t2,0x6,0x4
bd0019b8:	40896002 	mtc0	t1,c0_srsctl
bd0019bc:	000000c0 	ehb
bd0019c0:	41dce000 	wrpgpr	gp,gp
bd0019c4:	408b6002 	mtc0	t3,c0_srsctl
bd0019c8:	000000c0 	ehb
bd0019cc:	3c089d00 	lui	t0,0x9d00
bd0019d0:	25082ab0 	addiu	t0,t0,10928
bd0019d4:	0100f809 	jalr	t0
bd0019d8:	00000000 	nop

bd0019dc <_start_bss_init>:
bd0019dc:	3c08a000 	lui	t0,0xa000
bd0019e0:	25080008 	addiu	t0,t0,8
bd0019e4:	3c09a000 	lui	t1,0xa000
bd0019e8:	2529000c 	addiu	t1,t1,12
bd0019ec:	10000003 	b	bd0019fc <_bss_check>
bd0019f0:	00000000 	nop

bd0019f4 <_bss_init>:
bd0019f4:	ad000000 	sw	zero,0(t0)
bd0019f8:	25080004 	addiu	t0,t0,4

bd0019fc <_bss_check>:
bd0019fc:	0109082b 	sltu	at,t0,t1
bd001a00:	1420fffc 	bnez	at,bd0019f4 <_bss_init>
bd001a04:	00000000 	nop
bd001a08:	3c089d00 	lui	t0,0x9d00
bd001a0c:	25082610 	addiu	t0,t0,9744
bd001a10:	0100f809 	jalr	t0
bd001a14:	00000000 	nop
bd001a18:	3c090000 	lui	t1,0x0
bd001a1c:	25290000 	addiu	t1,t1,0
bd001a20:	11200010 	beqz	t1,bd001a64 <_ramfunc_done>
bd001a24:	00000000 	nop
bd001a28:	3c090002 	lui	t1,0x2
bd001a2c:	25290000 	addiu	t1,t1,0
bd001a30:	3c0abf88 	lui	t2,0xbf88
bd001a34:	254a2010 	addiu	t2,t2,8208
bd001a38:	ad490000 	sw	t1,0(t2)
bd001a3c:	3c090002 	lui	t1,0x2
bd001a40:	25290000 	addiu	t1,t1,0
bd001a44:	3c0abf88 	lui	t2,0xbf88
bd001a48:	254a2020 	addiu	t2,t2,8224
bd001a4c:	ad490000 	sw	t1,0(t2)
bd001a50:	3c090002 	lui	t1,0x2
bd001a54:	25290000 	addiu	t1,t1,0
bd001a58:	3c0abf88 	lui	t2,0xbf88
bd001a5c:	254a2030 	addiu	t2,t2,8240
bd001a60:	ad490000 	sw	t1,0(t2)

bd001a64 <_ramfunc_done>:
bd001a64:	40804800 	mtc0	zero,c0_count
bd001a68:	240affff 	li	t2,-1
bd001a6c:	408a5800 	mtc0	t2,c0_compare
bd001a70:	3c080040 	lui	t0,0x40
bd001a74:	400a6000 	mfc0	t2,c0_status
bd001a78:	010a5025 	or	t2,t0,t2
bd001a7c:	408a6000 	mtc0	t2,c0_status
bd001a80:	3c099d00 	lui	t1,0x9d00
bd001a84:	25290000 	addiu	t1,t1,0
bd001a88:	000000c0 	ehb
bd001a8c:	40897801 	mtc0	t1,c0_ebase
bd001a90:	3c090000 	lui	t1,0x0
bd001a94:	25290001 	addiu	t1,t1,1
bd001a98:	240a0000 	li	t2,0
bd001a9c:	7d2a4944 	ins	t2,t1,0x5,0x5
bd001aa0:	408a6001 	mtc0	t2,c0_intctl
bd001aa4:	3c090080 	lui	t1,0x80
bd001aa8:	40896800 	mtc0	t1,c0_cause
bd001aac:	40088000 	mfc0	t0,c0_config
bd001ab0:	7d090580 	ext	t1,t0,0x16,0x1
bd001ab4:	00094c40 	sll	t1,t1,0x11
bd001ab8:	40086000 	mfc0	t0,c0_status
bd001abc:	3c010058 	lui	at,0x58
bd001ac0:	01014024 	and	t0,t0,at
bd001ac4:	01284025 	or	t0,t1,t0
bd001ac8:	40886000 	mtc0	t0,c0_status
bd001acc:	000000c0 	ehb
bd001ad0:	3c089d00 	lui	t0,0x9d00
bd001ad4:	25082ab8 	addiu	t0,t0,10936
bd001ad8:	0100f809 	jalr	t0
bd001adc:	00000000 	nop
bd001ae0:	40086000 	mfc0	t0,c0_status
bd001ae4:	3c01ffbf 	lui	at,0xffbf
bd001ae8:	3421ffff 	ori	at,at,0xffff
bd001aec:	01014024 	and	t0,t0,at
bd001af0:	40886000 	mtc0	t0,c0_status
bd001af4:	30840000 	andi	a0,a0,0x0
bd001af8:	30a50000 	andi	a1,a1,0x0
bd001afc:	3c089d00 	lui	t0,0x9d00
bd001b00:	25082810 	addiu	t0,t0,10256
bd001b04:	01000008 	jr	t0
bd001b08:	00000000 	nop

Disassembly of section .bev_excpt:

bd001cf0 <_bev_exception>:
bd001cf0:	3c1a9d00 	lui	k0,0x9d00
bd001cf4:	275a28b0 	addiu	k0,k0,10416
bd001cf8:	03400008 	jr	k0
bd001cfc:	00000000 	nop

Disassembly of section .app_excpt:

9d000180 <_gen_exception>:
9d000180:	3c1a9d00 	lui	k0,0x9d00
9d000184:	275a23b4 	addiu	k0,k0,9140
9d000188:	03400008 	jr	k0
9d00018c:	00000000 	nop

Disassembly of section .vector_0:

9d000200 <__vector_dispatch_0>:
9d000200:	0b400a50 	j	9d002940 <.LFE0>
9d000204:	00000000 	nop

Disassembly of section .vector_1:

9d000220 <__vector_dispatch_1>:
9d000220:	0b400a50 	j	9d002940 <.LFE0>
9d000224:	00000000 	nop

Disassembly of section .vector_2:

9d000240 <__vector_dispatch_2>:
9d000240:	0b400a50 	j	9d002940 <.LFE0>
9d000244:	00000000 	nop

Disassembly of section .vector_3:

9d000260 <__vector_dispatch_3>:
9d000260:	0b400a50 	j	9d002940 <.LFE0>
9d000264:	00000000 	nop

Disassembly of section .vector_4:

9d000280 <__vector_dispatch_4>:
9d000280:	0b400a50 	j	9d002940 <.LFE0>
9d000284:	00000000 	nop

Disassembly of section .vector_5:

9d0002a0 <__vector_dispatch_5>:
9d0002a0:	0b400a50 	j	9d002940 <.LFE0>
9d0002a4:	00000000 	nop

Disassembly of section .vector_6:

9d0002c0 <__vector_dispatch_6>:
9d0002c0:	0b400a50 	j	9d002940 <.LFE0>
9d0002c4:	00000000 	nop

Disassembly of section .vector_7:

9d0002e0 <__vector_dispatch_7>:
9d0002e0:	0b400a50 	j	9d002940 <.LFE0>
9d0002e4:	00000000 	nop

Disassembly of section .vector_8:

9d000300 <__vector_dispatch_8>:
9d000300:	0b400a50 	j	9d002940 <.LFE0>
9d000304:	00000000 	nop

Disassembly of section .vector_9:

9d000320 <__vector_dispatch_9>:
9d000320:	0b400a50 	j	9d002940 <.LFE0>
9d000324:	00000000 	nop

Disassembly of section .vector_10:

9d000340 <__vector_dispatch_10>:
9d000340:	0b400a50 	j	9d002940 <.LFE0>
9d000344:	00000000 	nop

Disassembly of section .vector_11:

9d000360 <__vector_dispatch_11>:
9d000360:	0b400a50 	j	9d002940 <.LFE0>
9d000364:	00000000 	nop

Disassembly of section .vector_12:

9d000380 <__vector_dispatch_12>:
9d000380:	0b400a50 	j	9d002940 <.LFE0>
9d000384:	00000000 	nop

Disassembly of section .vector_13:

9d0003a0 <__vector_dispatch_13>:
9d0003a0:	0b400a50 	j	9d002940 <.LFE0>
9d0003a4:	00000000 	nop

Disassembly of section .vector_14:

9d0003c0 <__vector_dispatch_14>:
9d0003c0:	0b400a50 	j	9d002940 <.LFE0>
9d0003c4:	00000000 	nop

Disassembly of section .vector_15:

9d0003e0 <__vector_dispatch_15>:
9d0003e0:	0b400a50 	j	9d002940 <.LFE0>
9d0003e4:	00000000 	nop

Disassembly of section .vector_16:

9d000400 <__vector_dispatch_16>:
9d000400:	0b400a50 	j	9d002940 <.LFE0>
9d000404:	00000000 	nop

Disassembly of section .vector_17:

9d000420 <__vector_dispatch_17>:
9d000420:	0b400a50 	j	9d002940 <.LFE0>
9d000424:	00000000 	nop

Disassembly of section .vector_18:

9d000440 <__vector_dispatch_18>:
9d000440:	0b400a50 	j	9d002940 <.LFE0>
9d000444:	00000000 	nop

Disassembly of section .vector_19:

9d000460 <__vector_dispatch_19>:
9d000460:	0b400a50 	j	9d002940 <.LFE0>
9d000464:	00000000 	nop

Disassembly of section .vector_20:

9d000480 <__vector_dispatch_20>:
9d000480:	0b400a50 	j	9d002940 <.LFE0>
9d000484:	00000000 	nop

Disassembly of section .vector_21:

9d0004a0 <__vector_dispatch_21>:
9d0004a0:	0b400a50 	j	9d002940 <.LFE0>
9d0004a4:	00000000 	nop

Disassembly of section .vector_22:

9d0004c0 <__vector_dispatch_22>:
9d0004c0:	0b400a50 	j	9d002940 <.LFE0>
9d0004c4:	00000000 	nop

Disassembly of section .vector_23:

9d0004e0 <__vector_dispatch_23>:
9d0004e0:	0b400a50 	j	9d002940 <.LFE0>
9d0004e4:	00000000 	nop

Disassembly of section .vector_24:

9d000500 <__vector_dispatch_24>:
9d000500:	0b400a50 	j	9d002940 <.LFE0>
9d000504:	00000000 	nop

Disassembly of section .vector_25:

9d000520 <__vector_dispatch_25>:
9d000520:	0b400a50 	j	9d002940 <.LFE0>
9d000524:	00000000 	nop

Disassembly of section .vector_26:

9d000540 <__vector_dispatch_26>:
9d000540:	0b400a50 	j	9d002940 <.LFE0>
9d000544:	00000000 	nop

Disassembly of section .vector_27:

9d000560 <__vector_dispatch_27>:
9d000560:	0b400a50 	j	9d002940 <.LFE0>
9d000564:	00000000 	nop

Disassembly of section .vector_28:

9d000580 <__vector_dispatch_28>:
9d000580:	0b400a50 	j	9d002940 <.LFE0>
9d000584:	00000000 	nop

Disassembly of section .vector_29:

9d0005a0 <__vector_dispatch_29>:
9d0005a0:	0b400a50 	j	9d002940 <.LFE0>
9d0005a4:	00000000 	nop

Disassembly of section .vector_30:

9d0005c0 <__vector_dispatch_30>:
9d0005c0:	0b400a50 	j	9d002940 <.LFE0>
9d0005c4:	00000000 	nop

Disassembly of section .vector_31:

9d0005e0 <__vector_dispatch_31>:
9d0005e0:	0b400a50 	j	9d002940 <.LFE0>
9d0005e4:	00000000 	nop

Disassembly of section .vector_32:

9d000600 <__vector_dispatch_32>:
9d000600:	0b400a50 	j	9d002940 <.LFE0>
9d000604:	00000000 	nop

Disassembly of section .vector_33:

9d000620 <__vector_dispatch_33>:
9d000620:	0b400a50 	j	9d002940 <.LFE0>
9d000624:	00000000 	nop

Disassembly of section .vector_34:

9d000640 <__vector_dispatch_34>:
9d000640:	0b400a50 	j	9d002940 <.LFE0>
9d000644:	00000000 	nop

Disassembly of section .vector_35:

9d000660 <__vector_dispatch_35>:
9d000660:	0b400a50 	j	9d002940 <.LFE0>
9d000664:	00000000 	nop

Disassembly of section .vector_36:

9d000680 <__vector_dispatch_36>:
9d000680:	0b400a50 	j	9d002940 <.LFE0>
9d000684:	00000000 	nop

Disassembly of section .vector_37:

9d0006a0 <__vector_dispatch_37>:
9d0006a0:	0b400a50 	j	9d002940 <.LFE0>
9d0006a4:	00000000 	nop

Disassembly of section .vector_38:

9d0006c0 <__vector_dispatch_38>:
9d0006c0:	0b400a50 	j	9d002940 <.LFE0>
9d0006c4:	00000000 	nop

Disassembly of section .vector_39:

9d0006e0 <__vector_dispatch_39>:
9d0006e0:	0b400a50 	j	9d002940 <.LFE0>
9d0006e4:	00000000 	nop

Disassembly of section .vector_40:

9d000700 <__vector_dispatch_40>:
9d000700:	0b400a50 	j	9d002940 <.LFE0>
9d000704:	00000000 	nop

Disassembly of section .vector_41:

9d000720 <__vector_dispatch_41>:
9d000720:	0b400a50 	j	9d002940 <.LFE0>
9d000724:	00000000 	nop

Disassembly of section .vector_42:

9d000740 <__vector_dispatch_42>:
9d000740:	0b400a50 	j	9d002940 <.LFE0>
9d000744:	00000000 	nop

Disassembly of section .vector_43:

9d000760 <__vector_dispatch_43>:
9d000760:	0b400a50 	j	9d002940 <.LFE0>
9d000764:	00000000 	nop

Disassembly of section .vector_44:

9d000780 <__vector_dispatch_44>:
9d000780:	0b400a50 	j	9d002940 <.LFE0>
9d000784:	00000000 	nop

Disassembly of section .vector_45:

9d0007a0 <__vector_dispatch_45>:
9d0007a0:	0b400a50 	j	9d002940 <.LFE0>
9d0007a4:	00000000 	nop

Disassembly of section .vector_46:

9d0007c0 <__vector_dispatch_46>:
9d0007c0:	0b400a50 	j	9d002940 <.LFE0>
9d0007c4:	00000000 	nop

Disassembly of section .vector_47:

9d0007e0 <__vector_dispatch_47>:
9d0007e0:	0b400a50 	j	9d002940 <.LFE0>
9d0007e4:	00000000 	nop

Disassembly of section .vector_48:

9d000800 <__vector_dispatch_48>:
9d000800:	0b400a50 	j	9d002940 <.LFE0>
9d000804:	00000000 	nop

Disassembly of section .vector_49:

9d000820 <__vector_dispatch_49>:
9d000820:	0b400a50 	j	9d002940 <.LFE0>
9d000824:	00000000 	nop

Disassembly of section .vector_50:

9d000840 <__vector_dispatch_50>:
9d000840:	0b400a50 	j	9d002940 <.LFE0>
9d000844:	00000000 	nop

Disassembly of section .vector_51:

9d000860 <__vector_dispatch_51>:
9d000860:	0b400a50 	j	9d002940 <.LFE0>
9d000864:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b2988 	addiu	k1,k1,10632
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d001e00 <NU32_Startup>:

// Perform startup routines:
//  Make NU32_LED1 and NU32_LED2 pins outputs (NU32_USER is by default an input)
//  Initialize the serial port - UART3 (no interrupt) 
//  Enable interrupts
void NU32_Startup() {
9d001e00:	27bdfff8 	addiu	sp,sp,-8
9d001e04:	afbf0004 	sw	ra,4(sp)
9d001e08:	afbe0000 	sw	s8,0(sp)
9d001e0c:	03a0f021 	move	s8,sp
  // disable interrupts
  __builtin_disable_interrupts();
9d001e10:	41626000 	di	v0
9d001e14:	000000c0 	ehb
9d001e18:	00000000 	nop
  // see Chapter 2 "CPU for Devices with M4K Core" of the PIC32 reference manual
  // most of the other bits have prescribed values
  // microchip does not provide a _CP0_SET_CONFIG macro, so we directly use
  // the compiler built-in command _mtc0
  // to disable cache, use 0xa4210582 
  __builtin_mtc0(_CP0_CONFIG, _CP0_CONFIG_SELECT, 0xa4210583); 
9d001e1c:	3c02a421 	lui	v0,0xa421
9d001e20:	34420583 	ori	v0,v0,0x583
9d001e24:	40828000 	mtc0	v0,c0_config
9d001e28:	000000c0 	ehb
  
  // set the prefectch cache wait state to 2, as per the
  // electrical characteristics data sheet
  CHECONbits.PFMWS = 0x2;   
9d001e2c:	3c03bf88 	lui	v1,0xbf88
9d001e30:	8c624000 	lw	v0,16384(v1)
9d001e34:	24040002 	li	a0,2
9d001e38:	7c821004 	ins	v0,a0,0x0,0x3
9d001e3c:	ac624000 	sw	v0,16384(v1)

  //enable prefetch for cacheable and noncacheable memory
  CHECONbits.PREFEN = 0x3; 
9d001e40:	3c03bf88 	lui	v1,0xbf88
9d001e44:	8c624000 	lw	v0,16384(v1)
9d001e48:	24040003 	li	a0,3
9d001e4c:	7c822904 	ins	v0,a0,0x4,0x2
9d001e50:	ac624000 	sw	v0,16384(v1)

  // 0 data RAM access wait states
  BMXCONbits.BMXWSDRM = 0x0;
9d001e54:	3c03bf88 	lui	v1,0xbf88
9d001e58:	8c622000 	lw	v0,8192(v1)
9d001e5c:	7c023184 	ins	v0,zero,0x6,0x1
9d001e60:	ac622000 	sw	v0,8192(v1)
  
  // enable multi vector interrupts
  INTCONbits.MVEC = 0x1;
9d001e64:	3c03bf88 	lui	v1,0xbf88
9d001e68:	8c621000 	lw	v0,4096(v1)
9d001e6c:	24040001 	li	a0,1
9d001e70:	7c826304 	ins	v0,a0,0xc,0x1
9d001e74:	ac621000 	sw	v0,4096(v1)

  // disable JTAG to get B10, B11, B12 and B13 back
  DDPCONbits.JTAGEN = 0;
9d001e78:	3c03bf81 	lui	v1,0xbf81
9d001e7c:	9062f200 	lbu	v0,-3584(v1)
9d001e80:	7c0218c4 	ins	v0,zero,0x3,0x1
9d001e84:	a062f200 	sb	v0,-3584(v1)

  TRISFCLR = 0x0003;  // Make F0 and F1 outputs (LED1 and LED2)
9d001e88:	3c02bf88 	lui	v0,0xbf88
9d001e8c:	24030003 	li	v1,3
9d001e90:	ac436144 	sw	v1,24900(v0)
  NU32_LED1 = 1;      // LED1 is off
9d001e94:	3c03bf88 	lui	v1,0xbf88
9d001e98:	90626160 	lbu	v0,24928(v1)
9d001e9c:	24040001 	li	a0,1
9d001ea0:	7c820004 	ins	v0,a0,0x0,0x1
9d001ea4:	a0626160 	sb	v0,24928(v1)
  NU32_LED2 = 0;      // LED2 is on
9d001ea8:	3c03bf88 	lui	v1,0xbf88
9d001eac:	90626160 	lbu	v0,24928(v1)
9d001eb0:	7c020844 	ins	v0,zero,0x1,0x1
9d001eb4:	a0626160 	sb	v0,24928(v1)

  // turn on UART3 without an interrupt
  U3MODEbits.BRGH = 0; // set baud to NU32_DESIRED_BAUD
9d001eb8:	3c03bf80 	lui	v1,0xbf80
9d001ebc:	94626400 	lhu	v0,25600(v1)
9d001ec0:	7c0218c4 	ins	v0,zero,0x3,0x1
9d001ec4:	a4626400 	sh	v0,25600(v1)
  U3BRG = ((NU32_SYS_FREQ / NU32_DESIRED_BAUD) / 16) - 1;
9d001ec8:	3c02bf80 	lui	v0,0xbf80
9d001ecc:	24030014 	li	v1,20
9d001ed0:	ac436440 	sw	v1,25664(v0)

  // 8 bit, no parity bit, and 1 stop bit (8N1 setup)
  U3MODEbits.PDSEL = 0;
9d001ed4:	3c03bf80 	lui	v1,0xbf80
9d001ed8:	94626400 	lhu	v0,25600(v1)
9d001edc:	7c021044 	ins	v0,zero,0x1,0x2
9d001ee0:	a4626400 	sh	v0,25600(v1)
  U3MODEbits.STSEL = 0;
9d001ee4:	3c03bf80 	lui	v1,0xbf80
9d001ee8:	94626400 	lhu	v0,25600(v1)
9d001eec:	7c020004 	ins	v0,zero,0x0,0x1
9d001ef0:	a4626400 	sh	v0,25600(v1)

  // configure TX & RX pins as output & input pins
  U3STAbits.UTXEN = 1;
9d001ef4:	3c03bf80 	lui	v1,0xbf80
9d001ef8:	8c626410 	lw	v0,25616(v1)
9d001efc:	24040001 	li	a0,1
9d001f00:	7c825284 	ins	v0,a0,0xa,0x1
9d001f04:	ac626410 	sw	v0,25616(v1)
  U3STAbits.URXEN = 1;
9d001f08:	3c03bf80 	lui	v1,0xbf80
9d001f0c:	8c626410 	lw	v0,25616(v1)
9d001f10:	24040001 	li	a0,1
9d001f14:	7c826304 	ins	v0,a0,0xc,0x1
9d001f18:	ac626410 	sw	v0,25616(v1)
  // configure hardware flow control using RTS and CTS
  U3MODEbits.UEN = 2;
9d001f1c:	3c03bf80 	lui	v1,0xbf80
9d001f20:	94626400 	lhu	v0,25600(v1)
9d001f24:	24040002 	li	a0,2
9d001f28:	7c824a04 	ins	v0,a0,0x8,0x2
9d001f2c:	a4626400 	sh	v0,25600(v1)

  // enable the uart
  U3MODEbits.ON = 1;
9d001f30:	3c03bf80 	lui	v1,0xbf80
9d001f34:	94626400 	lhu	v0,25600(v1)
9d001f38:	24040001 	li	a0,1
9d001f3c:	7c827bc4 	ins	v0,a0,0xf,0x1
9d001f40:	a4626400 	sh	v0,25600(v1)

  __builtin_enable_interrupts();
9d001f44:	41626020 	ei	v0
}
9d001f48:	03c0e821 	move	sp,s8
9d001f4c:	8fbf0004 	lw	ra,4(sp)
9d001f50:	8fbe0000 	lw	s8,0(sp)
9d001f54:	27bd0008 	addiu	sp,sp,8
9d001f58:	03e00008 	jr	ra
9d001f5c:	00000000 	nop

9d001f60 <NU32_ReadUART3>:

// Read from UART3
// block other functions until you get a '\r' or '\n'
// send the pointer to your char array and the number of elements in the array
void NU32_ReadUART3(char * message, int maxLength) {
9d001f60:	27bdffe8 	addiu	sp,sp,-24
9d001f64:	afbe0014 	sw	s8,20(sp)
9d001f68:	03a0f021 	move	s8,sp
9d001f6c:	afc40018 	sw	a0,24(s8)
9d001f70:	afc5001c 	sw	a1,28(s8)
  char data = 0;
9d001f74:	a3c00008 	sb	zero,8(s8)
  int complete = 0, num_bytes = 0;
9d001f78:	afc00000 	sw	zero,0(s8)
9d001f7c:	afc00004 	sw	zero,4(s8)
  // loop until you get a '\r' or '\n'
  while (!complete) {
9d001f80:	0b400804 	j	9d002010 <NU32_ReadUART3+0xb0>
9d001f84:	00000000 	nop
    if (U3STAbits.URXDA) { // if data is available
9d001f88:	3c02bf80 	lui	v0,0xbf80
9d001f8c:	8c426410 	lw	v0,25616(v0)
9d001f90:	30420001 	andi	v0,v0,0x1
9d001f94:	1040001e 	beqz	v0,9d002010 <NU32_ReadUART3+0xb0>
9d001f98:	00000000 	nop
      data = U3RXREG;      // read the data
9d001f9c:	3c02bf80 	lui	v0,0xbf80
9d001fa0:	8c426430 	lw	v0,25648(v0)
9d001fa4:	a3c20008 	sb	v0,8(s8)
      if ((data == '\n') || (data == '\r')) {
9d001fa8:	83c30008 	lb	v1,8(s8)
9d001fac:	2402000a 	li	v0,10
9d001fb0:	10620005 	beq	v1,v0,9d001fc8 <NU32_ReadUART3+0x68>
9d001fb4:	00000000 	nop
9d001fb8:	83c30008 	lb	v1,8(s8)
9d001fbc:	2402000d 	li	v0,13
9d001fc0:	14620005 	bne	v1,v0,9d001fd8 <NU32_ReadUART3+0x78>
9d001fc4:	00000000 	nop
        complete = 1;
9d001fc8:	24020001 	li	v0,1
9d001fcc:	afc20000 	sw	v0,0(s8)
9d001fd0:	0b400804 	j	9d002010 <NU32_ReadUART3+0xb0>
9d001fd4:	00000000 	nop
      } else {
        message[num_bytes] = data;
9d001fd8:	8fc20004 	lw	v0,4(s8)
9d001fdc:	8fc30018 	lw	v1,24(s8)
9d001fe0:	00621021 	addu	v0,v1,v0
9d001fe4:	93c30008 	lbu	v1,8(s8)
9d001fe8:	a0430000 	sb	v1,0(v0)
        ++num_bytes;
9d001fec:	8fc20004 	lw	v0,4(s8)
9d001ff0:	24420001 	addiu	v0,v0,1
9d001ff4:	afc20004 	sw	v0,4(s8)
        // roll over if the array is too small
        if (num_bytes >= maxLength) {
9d001ff8:	8fc30004 	lw	v1,4(s8)
9d001ffc:	8fc2001c 	lw	v0,28(s8)
9d002000:	0062102a 	slt	v0,v1,v0
9d002004:	14400002 	bnez	v0,9d002010 <NU32_ReadUART3+0xb0>
9d002008:	00000000 	nop
          num_bytes = 0;
9d00200c:	afc00004 	sw	zero,4(s8)
// send the pointer to your char array and the number of elements in the array
void NU32_ReadUART3(char * message, int maxLength) {
  char data = 0;
  int complete = 0, num_bytes = 0;
  // loop until you get a '\r' or '\n'
  while (!complete) {
9d002010:	8fc20000 	lw	v0,0(s8)
9d002014:	1040ffdc 	beqz	v0,9d001f88 <NU32_ReadUART3+0x28>
9d002018:	00000000 	nop
        }
      }
    }
  }
  // end the string
  message[num_bytes] = '\0';
9d00201c:	8fc20004 	lw	v0,4(s8)
9d002020:	8fc30018 	lw	v1,24(s8)
9d002024:	00621021 	addu	v0,v1,v0
9d002028:	a0400000 	sb	zero,0(v0)
}
9d00202c:	03c0e821 	move	sp,s8
9d002030:	8fbe0014 	lw	s8,20(sp)
9d002034:	27bd0018 	addiu	sp,sp,24
9d002038:	03e00008 	jr	ra
9d00203c:	00000000 	nop

9d002040 <NU32_WriteUART3>:

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
9d002040:	27bdfff8 	addiu	sp,sp,-8
9d002044:	afbe0004 	sw	s8,4(sp)
9d002048:	03a0f021 	move	s8,sp
9d00204c:	afc40008 	sw	a0,8(s8)
  while (*string != '\0') {
9d002050:	0b400824 	j	9d002090 <NU32_WriteUART3+0x50>
9d002054:	00000000 	nop
    while (U3STAbits.UTXBF) {
9d002058:	00000000 	nop
9d00205c:	3c02bf80 	lui	v0,0xbf80
9d002060:	8c426410 	lw	v0,25616(v0)
9d002064:	30420200 	andi	v0,v0,0x200
9d002068:	1440fffc 	bnez	v0,9d00205c <NU32_WriteUART3+0x1c>
9d00206c:	00000000 	nop
      ; // wait until tx buffer isn't full
    }
    U3TXREG = *string;
9d002070:	8fc20008 	lw	v0,8(s8)
9d002074:	80420000 	lb	v0,0(v0)
9d002078:	00401821 	move	v1,v0
9d00207c:	3c02bf80 	lui	v0,0xbf80
9d002080:	ac436420 	sw	v1,25632(v0)
    ++string;
9d002084:	8fc20008 	lw	v0,8(s8)
9d002088:	24420001 	addiu	v0,v0,1
9d00208c:	afc20008 	sw	v0,8(s8)
  message[num_bytes] = '\0';
}

// Write a character array using UART3
void NU32_WriteUART3(const char * string) {
  while (*string != '\0') {
9d002090:	8fc20008 	lw	v0,8(s8)
9d002094:	80420000 	lb	v0,0(v0)
9d002098:	1440ffef 	bnez	v0,9d002058 <NU32_WriteUART3+0x18>
9d00209c:	00000000 	nop
      ; // wait until tx buffer isn't full
    }
    U3TXREG = *string;
    ++string;
  }
}
9d0020a0:	03c0e821 	move	sp,s8
9d0020a4:	8fbe0004 	lw	s8,4(sp)
9d0020a8:	27bd0008 	addiu	sp,sp,8
9d0020ac:	03e00008 	jr	ra
9d0020b0:	00000000 	nop

Disassembly of section .dinit:

9d0020b4 <.dinit>:
9d0020b4:	a000000c 	sb	zero,12(zero)
9d0020b8:	000000d4 	0xd4
9d0020bc:	00000001 	movf	zero,zero,$fcc0
9d0020c0:	a0000070 	sb	zero,112(zero)
9d0020c4:	a000008c 	sb	zero,140(zero)
9d0020c8:	a00000a8 	sb	zero,168(zero)
9d0020cc:	a000006c 	sb	zero,108(zero)
9d0020d0:	a00000e0 	sb	zero,224(zero)
9d0020d4:	00000001 	movf	zero,zero,$fcc0
	...
9d002124:	ffffffff 	sdc3	$31,-1(ra)
9d002128:	ffffffff 	sdc3	$31,-1(ra)
9d00212c:	00000000 	nop
9d002130:	00000040 	ssnop
9d002134:	00001009 	jalr	v0,zero
9d002138:	00000000 	nop
9d00213c:	9d002a88 	0x9d002a88
9d002140:	ffffffff 	sdc3	$31,-1(ra)
	...
9d002150:	00011002 	srl	v0,at,0x0
9d002154:	00000000 	nop
9d002158:	9d002a88 	0x9d002a88
9d00215c:	ffffffff 	sdc3	$31,-1(ra)
	...
9d00216c:	00020002 	srl	zero,v0,0x0
9d002170:	00000000 	nop
9d002174:	9d002a88 	0x9d002a88
9d002178:	fffffffd 	sdc3	$31,-3(ra)
	...
9d002194:	a00000e0 	sb	zero,224(zero)
9d002198:	00000088 	0x88
9d00219c:	00000000 	nop
9d0021a0:	a0000000 	sb	zero,0(zero)
9d0021a4:	00000004 	sllv	zero,zero,zero
9d0021a8:	00000001 	movf	zero,zero,$fcc0
9d0021ac:	a000000c 	sb	zero,12(zero)
9d0021b0:	a0000008 	sb	zero,8(zero)
9d0021b4:	00000004 	sllv	zero,zero,zero
9d0021b8:	00000000 	nop
9d0021bc:	a0000004 	sb	zero,4(zero)
9d0021c0:	00000004 	sllv	zero,zero,zero
9d0021c4:	00000001 	movf	zero,zero,$fcc0
9d0021c8:	00000002 	srl	zero,zero,0x0
9d0021cc:	00000000 	nop
9d0021d0:	22222222 	addi	v0,s1,8738

Disassembly of section .text._flsbuf_simple:

9d0021d4 <_flsbuf_simple>:
9d0021d4:	27bdffd8 	addiu	sp,sp,-40
9d0021d8:	afbf0024 	sw	ra,36(sp)
9d0021dc:	afb10020 	sw	s1,32(sp)
9d0021e0:	afb0001c 	sw	s0,28(sp)
9d0021e4:	00a08021 	move	s0,a1
9d0021e8:	8ca2000c 	lw	v0,12(a1)
9d0021ec:	1040002d 	beqz	v0,9d0022a4 <_flsbuf_simple+0xd0>
9d0021f0:	00808821 	move	s1,a0
9d0021f4:	8ca20000 	lw	v0,0(a1)
9d0021f8:	24420001 	addiu	v0,v0,1
9d0021fc:	2403ffff 	li	v1,-1
9d002200:	1043001e 	beq	v0,v1,9d00227c <_flsbuf_simple+0xa8>
9d002204:	aca20000 	sw	v0,0(a1)
9d002208:	0f4009a5 	jal	9d002694 <_fflush_simple>
9d00220c:	02002021 	move	a0,s0
9d002210:	8e040000 	lw	a0,0(s0)
9d002214:	8e020004 	lw	v0,4(s0)
9d002218:	2484ffff 	addiu	a0,a0,-1
9d00221c:	24430001 	addiu	v1,v0,1
9d002220:	ae040000 	sw	a0,0(s0)
9d002224:	ae030004 	sw	v1,4(s0)
9d002228:	a0510000 	sb	s1,0(v0)
9d00222c:	2402000a 	li	v0,10
9d002230:	52220007 	beql	s1,v0,9d002250 <_flsbuf_simple+0x7c>
9d002234:	96020010 	lhu	v0,16(s0)
9d002238:	02201021 	move	v0,s1
9d00223c:	8fbf0024 	lw	ra,36(sp)
9d002240:	8fb10020 	lw	s1,32(sp)
9d002244:	8fb0001c 	lw	s0,28(sp)
9d002248:	03e00008 	jr	ra
9d00224c:	27bd0028 	addiu	sp,sp,40
9d002250:	30420008 	andi	v0,v0,0x8
9d002254:	1040fff9 	beqz	v0,9d00223c <_flsbuf_simple+0x68>
9d002258:	02201021 	move	v0,s1
9d00225c:	0f4009a5 	jal	9d002694 <_fflush_simple>
9d002260:	02002021 	move	a0,s0
9d002264:	02201021 	move	v0,s1
9d002268:	8fbf0024 	lw	ra,36(sp)
9d00226c:	8fb10020 	lw	s1,32(sp)
9d002270:	8fb0001c 	lw	s0,28(sp)
9d002274:	03e00008 	jr	ra
9d002278:	27bd0028 	addiu	sp,sp,40
9d00227c:	8ca20008 	lw	v0,8(a1)
9d002280:	1440ffe1 	bnez	v0,9d002208 <_flsbuf_simple+0x34>
9d002284:	00000000 	nop
9d002288:	94a20010 	lhu	v0,16(a1)
9d00228c:	aca00004 	sw	zero,4(a1)
9d002290:	aca0000c 	sw	zero,12(a1)
9d002294:	34420010 	ori	v0,v0,0x10
9d002298:	aca00000 	sw	zero,0(a1)
9d00229c:	0b400882 	j	9d002208 <_flsbuf_simple+0x34>
9d0022a0:	a4a20010 	sh	v0,16(a1)
9d0022a4:	27a40010 	addiu	a0,sp,16
9d0022a8:	24050001 	li	a1,1
9d0022ac:	0f400a19 	jal	9d002864 <_mon_write>
9d0022b0:	a3b10010 	sb	s1,16(sp)
9d0022b4:	ae000000 	sw	zero,0(s0)
9d0022b8:	02201021 	move	v0,s1
9d0022bc:	8fbf0024 	lw	ra,36(sp)
9d0022c0:	8fb10020 	lw	s1,32(sp)
9d0022c4:	8fb0001c 	lw	s0,28(sp)
9d0022c8:	03e00008 	jr	ra
9d0022cc:	27bd0028 	addiu	sp,sp,40

Disassembly of section .text._mon_getc:

9d0022d0 <_mon_getc>:
9d0022d0:	27bdffe8 	addiu	sp,sp,-24

9d0022d4 <.LCFI0>:
9d0022d4:	afbf0014 	sw	ra,20(sp)
9d0022d8:	3c02a000 	lui	v0,0xa000
9d0022dc:	8c420004 	lw	v0,4(v0)
9d0022e0:	1440000a 	bnez	v0,9d00230c <.LCFI0+0x38>
9d0022e4:	24030002 	li	v1,2
9d0022e8:	3c020000 	lui	v0,0x0
9d0022ec:	24420000 	addiu	v0,v0,0
9d0022f0:	10400029 	beqz	v0,9d002398 <.LCFI0+0xc4>
9d0022f4:	3c020000 	lui	v0,0x0
9d0022f8:	0c000000 	jal	90000000 <_bmxdudba_address+0x8ffe0000>
9d0022fc:	00000000 	nop
9d002300:	8fbf0014 	lw	ra,20(sp)
9d002304:	03e00008 	jr	ra
9d002308:	27bd0018 	addiu	sp,sp,24
9d00230c:	1043001c 	beq	v0,v1,9d002380 <.LCFI0+0xac>
9d002310:	3c02bf80 	lui	v0,0xbf80
9d002314:	3c02bf80 	lui	v0,0xbf80
9d002318:	8c426000 	lw	v0,24576(v0)
9d00231c:	3c05bf80 	lui	a1,0xbf80
9d002320:	24a56030 	addiu	a1,a1,24624
9d002324:	3c04bf80 	lui	a0,0xbf80
9d002328:	24846010 	addiu	a0,a0,24592
9d00232c:	30428000 	andi	v0,v0,0x8000
9d002330:	14400003 	bnez	v0,9d002340 <.LCFI0+0x6c>
9d002334:	34038000 	li	v1,0x8000
9d002338:	3c02bf80 	lui	v0,0xbf80
9d00233c:	ac436008 	sw	v1,24584(v0)
9d002340:	8c820000 	lw	v0,0(a0)
9d002344:	30420001 	andi	v0,v0,0x1
9d002348:	14400009 	bnez	v0,9d002370 <.LCFI0+0x9c>
9d00234c:	240200a0 	li	v0,160
9d002350:	0b4008d8 	j	9d002360 <.LCFI0+0x8c>
9d002354:	00000000 	nop
9d002358:	10400005 	beqz	v0,9d002370 <.LCFI0+0x9c>
9d00235c:	00000000 	nop
9d002360:	8c830000 	lw	v1,0(a0)
9d002364:	30630001 	andi	v1,v1,0x1
9d002368:	1060fffb 	beqz	v1,9d002358 <.LCFI0+0x84>
9d00236c:	2442ffff 	addiu	v0,v0,-1
9d002370:	8ca20000 	lw	v0,0(a1)
9d002374:	8fbf0014 	lw	ra,20(sp)
9d002378:	03e00008 	jr	ra
9d00237c:	27bd0018 	addiu	sp,sp,24
9d002380:	8c426800 	lw	v0,26624(v0)
9d002384:	3c05bf80 	lui	a1,0xbf80
9d002388:	24a56830 	addiu	a1,a1,26672
9d00238c:	3c04bf80 	lui	a0,0xbf80
9d002390:	0b4008cb 	j	9d00232c <.LCFI0+0x58>
9d002394:	24846810 	addiu	a0,a0,26640
9d002398:	24420000 	addiu	v0,v0,0
9d00239c:	5040ffde 	beqzl	v0,9d002318 <.LCFI0+0x44>
9d0023a0:	3c02bf80 	lui	v0,0xbf80
9d0023a4:	0c000000 	jal	90000000 <_bmxdudba_address+0x8ffe0000>
9d0023a8:	00000000 	nop
9d0023ac:	0b4008c1 	j	9d002304 <.LCFI0+0x30>
9d0023b0:	8fbf0014 	lw	ra,20(sp)

Disassembly of section .text.general_exception:

9d0023b4 <_general_exception_context>:
9d0023b4:	27bdffa8 	addiu	sp,sp,-88
9d0023b8:	afa10004 	sw	at,4(sp)
9d0023bc:	afa20008 	sw	v0,8(sp)
9d0023c0:	afa3000c 	sw	v1,12(sp)
9d0023c4:	afa40010 	sw	a0,16(sp)
9d0023c8:	afa50014 	sw	a1,20(sp)
9d0023cc:	afa60018 	sw	a2,24(sp)
9d0023d0:	afa7001c 	sw	a3,28(sp)
9d0023d4:	afa80020 	sw	t0,32(sp)
9d0023d8:	afa90024 	sw	t1,36(sp)
9d0023dc:	afaa0028 	sw	t2,40(sp)
9d0023e0:	afab002c 	sw	t3,44(sp)
9d0023e4:	afac0030 	sw	t4,48(sp)
9d0023e8:	afad0034 	sw	t5,52(sp)
9d0023ec:	afae0038 	sw	t6,56(sp)
9d0023f0:	afaf003c 	sw	t7,60(sp)
9d0023f4:	afb80040 	sw	t8,64(sp)
9d0023f8:	afb90044 	sw	t9,68(sp)
9d0023fc:	afbf0048 	sw	ra,72(sp)
9d002400:	00004012 	mflo	t0
9d002404:	afa8004c 	sw	t0,76(sp)
9d002408:	00004010 	mfhi	t0
9d00240c:	afa80050 	sw	t0,80(sp)
9d002410:	3c1a9d00 	lui	k0,0x9d00
9d002414:	275a28f8 	addiu	k0,k0,10488
9d002418:	00000000 	nop
9d00241c:	40046800 	mfc0	a0,c0_cause
9d002420:	40056000 	mfc0	a1,c0_status
9d002424:	0340f809 	jalr	k0
9d002428:	00000000 	nop
9d00242c:	8fa80050 	lw	t0,80(sp)
9d002430:	01000011 	mthi	t0
9d002434:	8fa8004c 	lw	t0,76(sp)
9d002438:	01000013 	mtlo	t0
9d00243c:	8fa10004 	lw	at,4(sp)
9d002440:	8fa20008 	lw	v0,8(sp)
9d002444:	8fa3000c 	lw	v1,12(sp)
9d002448:	8fa40010 	lw	a0,16(sp)
9d00244c:	8fa50014 	lw	a1,20(sp)
9d002450:	8fa60018 	lw	a2,24(sp)
9d002454:	8fa7001c 	lw	a3,28(sp)
9d002458:	8fa80020 	lw	t0,32(sp)
9d00245c:	8fa90024 	lw	t1,36(sp)
9d002460:	8faa0028 	lw	t2,40(sp)
9d002464:	8fab002c 	lw	t3,44(sp)
9d002468:	8fac0030 	lw	t4,48(sp)
9d00246c:	8fad0034 	lw	t5,52(sp)
9d002470:	8fae0038 	lw	t6,56(sp)
9d002474:	8faf003c 	lw	t7,60(sp)
9d002478:	8fb80040 	lw	t8,64(sp)
9d00247c:	8fb90044 	lw	t9,68(sp)
9d002480:	8fbf0048 	lw	ra,72(sp)
9d002484:	27bd0058 	addiu	sp,sp,88
9d002488:	000000c0 	ehb
9d00248c:	42000018 	eret

Disassembly of section .text._mon_putc:

9d002490 <_mon_putc>:
9d002490:	27bdffe8 	addiu	sp,sp,-24

9d002494 <.LCFI0>:
9d002494:	afbf0014 	sw	ra,20(sp)
9d002498:	3c02a000 	lui	v0,0xa000
9d00249c:	8c420004 	lw	v0,4(v0)
9d0024a0:	1440000a 	bnez	v0,9d0024cc <.LCFI0+0x38>
9d0024a4:	00802821 	move	a1,a0
9d0024a8:	3c020000 	lui	v0,0x0
9d0024ac:	24420000 	addiu	v0,v0,0
9d0024b0:	10400025 	beqz	v0,9d002548 <.LCFI0+0xb4>
9d0024b4:	3c020000 	lui	v0,0x0
9d0024b8:	0c000000 	jal	90000000 <_bmxdudba_address+0x8ffe0000>
9d0024bc:	00000000 	nop
9d0024c0:	8fbf0014 	lw	ra,20(sp)
9d0024c4:	03e00008 	jr	ra
9d0024c8:	27bd0018 	addiu	sp,sp,24
9d0024cc:	24030001 	li	v1,1
9d0024d0:	10430015 	beq	v0,v1,9d002528 <.LCFI0+0x94>
9d0024d4:	3c04bf80 	lui	a0,0xbf80
9d0024d8:	3c04bf80 	lui	a0,0xbf80
9d0024dc:	24846820 	addiu	a0,a0,26656
9d0024e0:	3c02bf80 	lui	v0,0xbf80
9d0024e4:	24426818 	addiu	v0,v0,26648
9d0024e8:	3c06bf80 	lui	a2,0xbf80
9d0024ec:	24c66808 	addiu	a2,a2,26632
9d0024f0:	3c03bf80 	lui	v1,0xbf80
9d0024f4:	24636810 	addiu	v1,v1,26640
9d0024f8:	34078000 	li	a3,0x8000
9d0024fc:	acc70000 	sw	a3,0(a2)
9d002500:	24060400 	li	a2,1024
9d002504:	ac460000 	sw	a2,0(v0)
9d002508:	8c620000 	lw	v0,0(v1)
9d00250c:	30420100 	andi	v0,v0,0x100
9d002510:	1040fffd 	beqz	v0,9d002508 <.LCFI0+0x74>
9d002514:	00000000 	nop
9d002518:	ac850000 	sw	a1,0(a0)
9d00251c:	8fbf0014 	lw	ra,20(sp)
9d002520:	03e00008 	jr	ra
9d002524:	27bd0018 	addiu	sp,sp,24
9d002528:	24846020 	addiu	a0,a0,24608
9d00252c:	3c02bf80 	lui	v0,0xbf80
9d002530:	24426018 	addiu	v0,v0,24600
9d002534:	3c06bf80 	lui	a2,0xbf80
9d002538:	24c66008 	addiu	a2,a2,24584
9d00253c:	3c03bf80 	lui	v1,0xbf80
9d002540:	0b40093e 	j	9d0024f8 <.LCFI0+0x64>
9d002544:	24636010 	addiu	v1,v1,24592
9d002548:	24420000 	addiu	v0,v0,0
9d00254c:	5040ffe3 	beqzl	v0,9d0024dc <.LCFI0+0x48>
9d002550:	3c04bf80 	lui	a0,0xbf80
9d002554:	0c000000 	jal	90000000 <_bmxdudba_address+0x8ffe0000>
9d002558:	00000000 	nop
9d00255c:	0b400931 	j	9d0024c4 <.LCFI0+0x30>
9d002560:	8fbf0014 	lw	ra,20(sp)

Disassembly of section .text.fputc:

9d002564 <fputc>:
9d002564:	27bdffe0 	addiu	sp,sp,-32
9d002568:	afbf001c 	sw	ra,28(sp)
9d00256c:	afb10018 	sw	s1,24(sp)
9d002570:	afb00014 	sw	s0,20(sp)
9d002574:	00a08021 	move	s0,a1
9d002578:	8ca20018 	lw	v0,24(a1)
9d00257c:	00808821 	move	s1,a0
9d002580:	24050001 	li	a1,1
9d002584:	8c420010 	lw	v0,16(v0)
9d002588:	0040f809 	jalr	v0
9d00258c:	02002021 	move	a0,s0
9d002590:	1040000e 	beqz	v0,9d0025cc <fputc+0x68>
9d002594:	2402ffff 	li	v0,-1
9d002598:	8e020000 	lw	v0,0(s0)
9d00259c:	2442ffff 	addiu	v0,v0,-1
9d0025a0:	04400011 	bltz	v0,9d0025e8 <fputc+0x84>
9d0025a4:	ae020000 	sw	v0,0(s0)
9d0025a8:	96020010 	lhu	v0,16(s0)
9d0025ac:	30420008 	andi	v0,v0,0x8
9d0025b0:	1440000b 	bnez	v0,9d0025e0 <fputc+0x7c>
9d0025b4:	2402000a 	li	v0,10
9d0025b8:	8e030004 	lw	v1,4(s0)
9d0025bc:	02201021 	move	v0,s1
9d0025c0:	24640001 	addiu	a0,v1,1
9d0025c4:	ae040004 	sw	a0,4(s0)
9d0025c8:	a0710000 	sb	s1,0(v1)
9d0025cc:	8fbf001c 	lw	ra,28(sp)
9d0025d0:	8fb10018 	lw	s1,24(sp)
9d0025d4:	8fb00014 	lw	s0,20(sp)
9d0025d8:	03e00008 	jr	ra
9d0025dc:	27bd0020 	addiu	sp,sp,32
9d0025e0:	5622fff6 	bnel	s1,v0,9d0025bc <fputc+0x58>
9d0025e4:	8e030004 	lw	v1,4(s0)
9d0025e8:	8e020018 	lw	v0,24(s0)
9d0025ec:	02202021 	move	a0,s1
9d0025f0:	8c420004 	lw	v0,4(v0)
9d0025f4:	0040f809 	jalr	v0
9d0025f8:	02002821 	move	a1,s0
9d0025fc:	8fbf001c 	lw	ra,28(sp)
9d002600:	8fb10018 	lw	s1,24(sp)
9d002604:	8fb00014 	lw	s0,20(sp)
9d002608:	03e00008 	jr	ra
9d00260c:	27bd0020 	addiu	sp,sp,32

Disassembly of section .text:

9d002610 <__pic32_data_init>:
9d002610:	03e01821 	move	v1,ra

9d002614 <_dinit_init>:
9d002614:	3c089d00 	lui	t0,0x9d00
9d002618:	250820b4 	addiu	t0,t0,8372
9d00261c:	8d090000 	lw	t1,0(t0)
9d002620:	11200018 	beqz	t1,9d002684 <_dinit_end+0x18>
9d002624:	25080004 	addiu	t0,t0,4
9d002628:	8d0a0000 	lw	t2,0(t0)
9d00262c:	25080004 	addiu	t0,t0,4
9d002630:	8d0b0000 	lw	t3,0(t0)
9d002634:	11600009 	beqz	t3,9d00265c <_dinit_clear>
9d002638:	25080004 	addiu	t0,t0,4

9d00263c <_dinit_copy>:
9d00263c:	910c0000 	lbu	t4,0(t0)
9d002640:	254affff 	addiu	t2,t2,-1
9d002644:	25080001 	addiu	t0,t0,1
9d002648:	a12c0000 	sb	t4,0(t1)
9d00264c:	1540fffb 	bnez	t2,9d00263c <_dinit_copy>
9d002650:	25290001 	addiu	t1,t1,1
9d002654:	10000005 	b	9d00266c <_dinit_end>
9d002658:	00000000 	nop

9d00265c <_dinit_clear>:
9d00265c:	a1200000 	sb	zero,0(t1)
9d002660:	254affff 	addiu	t2,t2,-1
9d002664:	1540fffd 	bnez	t2,9d00265c <_dinit_clear>
9d002668:	25290001 	addiu	t1,t1,1

9d00266c <_dinit_end>:
9d00266c:	25080003 	addiu	t0,t0,3
9d002670:	240afffc 	li	t2,-4
9d002674:	01484024 	and	t0,t2,t0
9d002678:	8d090000 	lw	t1,0(t0)
9d00267c:	1520ffe7 	bnez	t1,9d00261c <_dinit_init+0x8>
9d002680:	00000000 	nop
9d002684:	0060f821 	move	ra,v1
9d002688:	03e00008 	jr	ra
9d00268c:	00000000 	nop
9d002690:	00000000 	nop

Disassembly of section .text._fflush_simple:

9d002694 <_fflush_simple>:
9d002694:	27bdffe8 	addiu	sp,sp,-24
9d002698:	afbf0014 	sw	ra,20(sp)
9d00269c:	afb00010 	sw	s0,16(sp)
9d0026a0:	94820010 	lhu	v0,16(a0)
9d0026a4:	30420002 	andi	v0,v0,0x2
9d0026a8:	10400013 	beqz	v0,9d0026f8 <_fflush_simple+0x64>
9d0026ac:	00808021 	move	s0,a0
9d0026b0:	8c850000 	lw	a1,0(a0)
9d0026b4:	04a0000c 	bltz	a1,9d0026e8 <_fflush_simple+0x54>
9d0026b8:	00001021 	move	v0,zero
9d0026bc:	8c82000c 	lw	v0,12(a0)
9d0026c0:	50a20006 	beql	a1,v0,9d0026dc <_fflush_simple+0x48>
9d0026c4:	8e030008 	lw	v1,8(s0)
9d0026c8:	8c840008 	lw	a0,8(a0)
9d0026cc:	0f400a19 	jal	9d002864 <_mon_write>
9d0026d0:	00452823 	subu	a1,v0,a1
9d0026d4:	8e02000c 	lw	v0,12(s0)
9d0026d8:	8e030008 	lw	v1,8(s0)
9d0026dc:	ae020000 	sw	v0,0(s0)
9d0026e0:	ae030004 	sw	v1,4(s0)
9d0026e4:	00001021 	move	v0,zero
9d0026e8:	8fbf0014 	lw	ra,20(sp)
9d0026ec:	8fb00010 	lw	s0,16(sp)
9d0026f0:	03e00008 	jr	ra
9d0026f4:	27bd0018 	addiu	sp,sp,24
9d0026f8:	2402ffff 	li	v0,-1
9d0026fc:	ac820004 	sw	v0,4(a0)
9d002700:	00001021 	move	v0,zero
9d002704:	8fbf0014 	lw	ra,20(sp)
9d002708:	8fb00010 	lw	s0,16(sp)
9d00270c:	03e00008 	jr	ra
9d002710:	27bd0018 	addiu	sp,sp,24

Disassembly of section .text._fwrite_simple:

9d002714 <_fwrite_simple>:
9d002714:	27bdffd8 	addiu	sp,sp,-40
9d002718:	afbf0024 	sw	ra,36(sp)
9d00271c:	afb10020 	sw	s1,32(sp)
9d002720:	afb0001c 	sw	s0,28(sp)
9d002724:	70c58002 	mul	s0,a2,a1
9d002728:	12000007 	beqz	s0,9d002748 <_fwrite_simple+0x34>
9d00272c:	00001021 	move	v0,zero
9d002730:	94e30010 	lhu	v1,16(a3)
9d002734:	30630001 	andi	v1,v1,0x1
9d002738:	10600008 	beqz	v1,9d00275c <_fwrite_simple+0x48>
9d00273c:	3c03a000 	lui	v1,0xa000
9d002740:	24040009 	li	a0,9
9d002744:	ac640008 	sw	a0,8(v1)
9d002748:	8fbf0024 	lw	ra,36(sp)
9d00274c:	8fb10020 	lw	s1,32(sp)
9d002750:	8fb0001c 	lw	s0,28(sp)
9d002754:	03e00008 	jr	ra
9d002758:	27bd0028 	addiu	sp,sp,40
9d00275c:	00808821 	move	s1,a0
9d002760:	00e02021 	move	a0,a3
9d002764:	0f4009a5 	jal	9d002694 <_fflush_simple>
9d002768:	afa60010 	sw	a2,16(sp)
9d00276c:	02202021 	move	a0,s1
9d002770:	0f400a19 	jal	9d002864 <_mon_write>
9d002774:	02002821 	move	a1,s0
9d002778:	8fa60010 	lw	a2,16(sp)
9d00277c:	00c01021 	move	v0,a2
9d002780:	8fbf0024 	lw	ra,36(sp)
9d002784:	8fb10020 	lw	s1,32(sp)
9d002788:	8fb0001c 	lw	s0,28(sp)
9d00278c:	03e00008 	jr	ra
9d002790:	27bd0028 	addiu	sp,sp,40

Disassembly of section .text:

9d002794 <main>:
#include <stdio.h>


void main(void){
9d002794:	27bdffd8 	addiu	sp,sp,-40
9d002798:	afbf0024 	sw	ra,36(sp)
9d00279c:	afbe0020 	sw	s8,32(sp)
9d0027a0:	03a0f021 	move	s8,sp

  printf("\n");
9d0027a4:	2404000a 	li	a0,10
9d0027a8:	0f400a8c 	jal	9d002a30 <putchar>
9d0027ac:	00000000 	nop

  unsigned int u1=33, u2=17, u3;
9d0027b0:	24020021 	li	v0,33
9d0027b4:	afc20010 	sw	v0,16(s8)
9d0027b8:	24020011 	li	v0,17
9d0027bc:	afc20014 	sw	v0,20(s8)

  u3 = u1 & u2;
9d0027c0:	8fc30010 	lw	v1,16(s8)
9d0027c4:	8fc20014 	lw	v0,20(s8)
9d0027c8:	00621024 	and	v0,v1,v0
9d0027cc:	afc20018 	sw	v0,24(s8)
  u3 = u1 | u2;
9d0027d0:	8fc30010 	lw	v1,16(s8)
9d0027d4:	8fc20014 	lw	v0,20(s8)
9d0027d8:	00621025 	or	v0,v1,v0
9d0027dc:	afc20018 	sw	v0,24(s8)
  u3 = u2 << 4;
9d0027e0:	8fc20014 	lw	v0,20(s8)
9d0027e4:	00021100 	sll	v0,v0,0x4
9d0027e8:	afc20018 	sw	v0,24(s8)
  u3 = u1 >> 3;
9d0027ec:	8fc20010 	lw	v0,16(s8)
9d0027f0:	000210c2 	srl	v0,v0,0x3
9d0027f4:	afc20018 	sw	v0,24(s8)

}
9d0027f8:	03c0e821 	move	sp,s8
9d0027fc:	8fbf0024 	lw	ra,36(sp)
9d002800:	8fbe0020 	lw	s8,32(sp)
9d002804:	27bd0028 	addiu	sp,sp,40
9d002808:	03e00008 	jr	ra
9d00280c:	00000000 	nop

Disassembly of section .text.main_entry:

9d002810 <_main_entry>:
9d002810:	3c040000 	lui	a0,0x0
9d002814:	27bdffe8 	addiu	sp,sp,-24
9d002818:	24840000 	addiu	a0,a0,0
9d00281c:	10800003 	beqz	a0,9d00282c <_main_entry+0x1c>
9d002820:	afbf0014 	sw	ra,20(sp)
9d002824:	0080f809 	jalr	a0
9d002828:	00000000 	nop
9d00282c:	30840000 	andi	a0,a0,0x0
9d002830:	30a50000 	andi	a1,a1,0x0
9d002834:	3c089d00 	lui	t0,0x9d00
9d002838:	25082794 	addiu	t0,t0,10132
9d00283c:	0100f809 	jalr	t0
9d002840:	00000000 	nop

9d002844 <__crt0_exit>:
9d002844:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d002854:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._mon_write:

9d002864 <_mon_write>:
9d002864:	27bdffe0 	addiu	sp,sp,-32

9d002868 <.LCFI0>:
9d002868:	afbf001c 	sw	ra,28(sp)
9d00286c:	afb10018 	sw	s1,24(sp)
9d002870:	afb00014 	sw	s0,20(sp)
9d002874:	10800009 	beqz	a0,9d00289c <.LCFI0+0x34>
9d002878:	00808021 	move	s0,a0
9d00287c:	10a00007 	beqz	a1,9d00289c <.LCFI0+0x34>
9d002880:	00a08821 	move	s1,a1
9d002884:	82040000 	lb	a0,0(s0)
9d002888:	2631ffff 	addiu	s1,s1,-1
9d00288c:	0f400924 	jal	9d002490 <_mon_putc>
9d002890:	26100001 	addiu	s0,s0,1
9d002894:	5620fffc 	bnezl	s1,9d002888 <.LCFI0+0x20>
9d002898:	82040000 	lb	a0,0(s0)
9d00289c:	8fbf001c 	lw	ra,28(sp)
9d0028a0:	8fb10018 	lw	s1,24(sp)
9d0028a4:	8fb00014 	lw	s0,20(sp)
9d0028a8:	03e00008 	jr	ra
9d0028ac:	27bd0020 	addiu	sp,sp,32

Disassembly of section .text._bootstrap_exception_handler:

9d0028b0 <_bootstrap_exception_handler>:
9d0028b0:	3c020000 	lui	v0,0x0
9d0028b4:	24420000 	addiu	v0,v0,0
9d0028b8:	10400005 	beqz	v0,9d0028d0 <_bootstrap_exception_handler+0x20>
9d0028bc:	3c020000 	lui	v0,0x0
9d0028c0:	24420000 	addiu	v0,v0,0
9d0028c4:	10400003 	beqz	v0,9d0028d4 <_bootstrap_exception_handler+0x24>
9d0028c8:	3c029d00 	lui	v0,0x9d00
9d0028cc:	7000003f 	sdbbp
9d0028d0:	3c029d00 	lui	v0,0x9d00
9d0028d4:	24422988 	addiu	v0,v0,10632
9d0028d8:	10400005 	beqz	v0,9d0028f0 <.LCFI2>
9d0028dc:	00000000 	nop
9d0028e0:	27bdffe8 	addiu	sp,sp,-24

9d0028e4 <.LCFI0>:
9d0028e4:	afbf0014 	sw	ra,20(sp)
9d0028e8:	0040f809 	jalr	v0
9d0028ec:	00000000 	nop

9d0028f0 <.LCFI2>:
9d0028f0:	0b400a3c 	j	9d0028f0 <.LCFI2>
9d0028f4:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d0028f8 <_general_exception_handler>:
9d0028f8:	3c020000 	lui	v0,0x0
9d0028fc:	24420000 	addiu	v0,v0,0
9d002900:	10400005 	beqz	v0,9d002918 <_general_exception_handler+0x20>
9d002904:	3c020000 	lui	v0,0x0
9d002908:	24420000 	addiu	v0,v0,0
9d00290c:	10400003 	beqz	v0,9d00291c <_general_exception_handler+0x24>
9d002910:	3c029d00 	lui	v0,0x9d00
9d002914:	7000003f 	sdbbp
9d002918:	3c029d00 	lui	v0,0x9d00
9d00291c:	24422988 	addiu	v0,v0,10632
9d002920:	10400005 	beqz	v0,9d002938 <.LCFI2>
9d002924:	00000000 	nop
9d002928:	27bdffe8 	addiu	sp,sp,-24

9d00292c <.LCFI0>:
9d00292c:	afbf0014 	sw	ra,20(sp)
9d002930:	0040f809 	jalr	v0
9d002934:	00000000 	nop

9d002938 <.LCFI2>:
9d002938:	0b400a4e 	j	9d002938 <.LCFI2>
9d00293c:	00000000 	nop

Disassembly of section .vector_default:

9d002940 <_DefaultInterrupt>:
9d002940:	3c020000 	lui	v0,0x0
9d002944:	24420000 	addiu	v0,v0,0
9d002948:	10400007 	beqz	v0,9d002968 <_DefaultInterrupt+0x28>
9d00294c:	3c020000 	lui	v0,0x0
9d002950:	24420000 	addiu	v0,v0,0
9d002954:	50400005 	beqzl	v0,9d00296c <_DefaultInterrupt+0x2c>
9d002958:	3c029d00 	lui	v0,0x9d00
9d00295c:	7000003f 	sdbbp
9d002960:	03e00008 	jr	ra
9d002964:	00000000 	nop
9d002968:	3c029d00 	lui	v0,0x9d00
9d00296c:	24422988 	addiu	v0,v0,10632
9d002970:	10400003 	beqz	v0,9d002980 <_DefaultInterrupt+0x40>
9d002974:	00000000 	nop
9d002978:	0040f809 	jalr	v0
9d00297c:	00000000 	nop
9d002980:	03e00008 	jr	ra
9d002984:	00000000 	nop

Disassembly of section .text:

9d002988 <__pic32_software_reset>:
9d002988:	41606000 	di
9d00298c:	000000c0 	ehb
9d002990:	3c03aa99 	lui	v1,0xaa99
9d002994:	3c02bf81 	lui	v0,0xbf81
9d002998:	24636655 	addiu	v1,v1,26197
9d00299c:	ac40f230 	sw	zero,-3536(v0)
9d0029a0:	ac43f230 	sw	v1,-3536(v0)
9d0029a4:	3c035566 	lui	v1,0x5566
9d0029a8:	346399aa 	ori	v1,v1,0x99aa
9d0029ac:	ac43f230 	sw	v1,-3536(v0)
9d0029b0:	3c02bf81 	lui	v0,0xbf81
9d0029b4:	24030001 	li	v1,1
9d0029b8:	ac43f618 	sw	v1,-2536(v0)
9d0029bc:	3c02bf81 	lui	v0,0xbf81
9d0029c0:	8c42f610 	lw	v0,-2544(v0)
9d0029c4:	0b400a64 	j	9d002990 <__pic32_software_reset+0x8>
9d0029c8:	00000000 	nop

Disassembly of section .text._filbuf_simple:

9d0029cc <_filbuf_simple>:
9d0029cc:	8c820004 	lw	v0,4(a0)
9d0029d0:	2403ffff 	li	v1,-1
9d0029d4:	10430003 	beq	v0,v1,9d0029e4 <_filbuf_simple+0x18>
9d0029d8:	ac800000 	sw	zero,0(a0)
9d0029dc:	03e00008 	jr	ra
9d0029e0:	ac830004 	sw	v1,4(a0)
9d0029e4:	27bdffe8 	addiu	sp,sp,-24
9d0029e8:	afbf0014 	sw	ra,20(sp)
9d0029ec:	0f4008b4 	jal	9d0022d0 <_mon_getc>
9d0029f0:	24040001 	li	a0,1
9d0029f4:	8fbf0014 	lw	ra,20(sp)
9d0029f8:	03e00008 	jr	ra
9d0029fc:	27bd0018 	addiu	sp,sp,24

Disassembly of section .text._fsync_simple:

9d002a00 <_fsync_simple>:
9d002a00:	94830010 	lhu	v1,16(a0)
9d002a04:	00a32824 	and	a1,a1,v1
9d002a08:	10a00007 	beqz	a1,9d002a28 <_fsync_simple+0x28>
9d002a0c:	24020001 	li	v0,1
9d002a10:	34630040 	ori	v1,v1,0x40
9d002a14:	a4830010 	sh	v1,16(a0)
9d002a18:	24030009 	li	v1,9
9d002a1c:	3c02a000 	lui	v0,0xa000
9d002a20:	ac430008 	sw	v1,8(v0)
9d002a24:	00001021 	move	v0,zero
9d002a28:	03e00008 	jr	ra
9d002a2c:	00000000 	nop

Disassembly of section .text.putchar:

9d002a30 <putchar>:
9d002a30:	27bdffe8 	addiu	sp,sp,-24
9d002a34:	afbf0014 	sw	ra,20(sp)
9d002a38:	3c02a000 	lui	v0,0xa000
9d002a3c:	8c420000 	lw	v0,0(v0)
9d002a40:	0f400959 	jal	9d002564 <.LFE0>
9d002a44:	8c450004 	lw	a1,4(v0)
9d002a48:	8fbf0014 	lw	ra,20(sp)
9d002a4c:	03e00008 	jr	ra
9d002a50:	27bd0018 	addiu	sp,sp,24

Disassembly of section .text.putc:

9d002a54 <putc>:
9d002a54:	27bdffe8 	addiu	sp,sp,-24
9d002a58:	afbf0014 	sw	ra,20(sp)
9d002a5c:	0f400959 	jal	9d002564 <.LFE0>
9d002a60:	00000000 	nop
9d002a64:	8fbf0014 	lw	ra,20(sp)
9d002a68:	03e00008 	jr	ra
9d002a6c:	27bd0018 	addiu	sp,sp,24

Disassembly of section .text:

9d002a70 <_nmi_handler>:
9d002a70:	401a6000 	mfc0	k0,c0_status
9d002a74:	3c1bffbf 	lui	k1,0xffbf
9d002a78:	377bffff 	ori	k1,k1,0xffff
9d002a7c:	035bd024 	and	k0,k0,k1
9d002a80:	409a6000 	mtc0	k0,c0_status
9d002a84:	42000018 	eret

Disassembly of section .rodata:

9d002a88 <_io_funcs>:
9d002a88:	9d0029cc 9d0021d4 9d002694 9d002714     .)...!...&...'..
9d002a98:	9d002a00                                .*..

Disassembly of section .text._io_exit:

9d002a9c <_io_exit>:
9d002a9c:	3c02a000 	lui	v0,0xa000
9d002aa0:	8c420000 	lw	v0,0(v0)
9d002aa4:	24030001 	li	v1,1
9d002aa8:	03e00008 	jr	ra
9d002aac:	ac430038 	sw	v1,56(v0)

Disassembly of section .text._on_reset:

9d002ab0 <_on_reset>:
9d002ab0:	03e00008 	jr	ra
9d002ab4:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d002ab8 <_on_bootstrap>:
9d002ab8:	03e00008 	jr	ra
9d002abc:	00000000 	nop
