<stg><name>dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %DCT_Inner_Loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
DCT_Inner_Loop.i:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
DCT_Inner_Loop.i:1 %indvar_flatten_load = load i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
DCT_Inner_Loop.i:2 %trunc_ln22 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
DCT_Inner_Loop.i:3 %tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln22, i3 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
DCT_Inner_Loop.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
DCT_Inner_Loop.i:5 %icmp_ln42 = icmp_eq  i7 %indvar_flatten_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
DCT_Inner_Loop.i:6 %add_ln42_1 = add i7 %indvar_flatten_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DCT_Inner_Loop.i:7 %br_ln42 = br i1 %icmp_ln42, void %_Z6dct_1dPsS_.exit, void %for.inc18.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:1 %add_ln42 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:2 %trunc_ln37 = trunc i4 %add_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:5 %icmp_ln18 = icmp_eq  i4 %k_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:6 %select_ln42 = select i1 %icmp_ln18, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:7 %tmp_8_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln37, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:8 %select_ln42_1 = select i1 %icmp_ln18, i4 %add_ln42, i4 %i_1

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:9 %trunc_ln24 = trunc i4 %select_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:10 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln24, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:11 %select_ln42_2 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:12 %zext_ln42 = zext i6 %select_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:13 %in_block_addr = getelementptr i16 %in_block, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="in_block_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:14 %in_block_load = load i6 %in_block_addr

]]></Node>
<StgValue><ssdm name="in_block_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:16 %select_ln42_10 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:17 %or_ln42 = or i6 %select_ln42_10, i6 1

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:18 %zext_ln22 = zext i6 %or_ln42

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:19 %in_block_addr_1 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="in_block_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:20 %in_block_load_1 = load i6 %in_block_addr_1

]]></Node>
<StgValue><ssdm name="in_block_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:22 %select_ln42_11 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:23 %or_ln42_1 = or i6 %select_ln42_11, i6 2

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:24 %zext_ln22_1 = zext i6 %or_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:25 %in_block_addr_2 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="in_block_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:26 %in_block_load_2 = load i6 %in_block_addr_2

]]></Node>
<StgValue><ssdm name="in_block_load_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:28 %select_ln42_12 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:29 %or_ln42_2 = or i6 %select_ln42_12, i6 3

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:30 %zext_ln22_2 = zext i6 %or_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:31 %in_block_addr_3 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="in_block_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:32 %in_block_load_3 = load i6 %in_block_addr_3

]]></Node>
<StgValue><ssdm name="in_block_load_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:34 %select_ln42_13 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:35 %or_ln42_3 = or i6 %select_ln42_13, i6 4

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:36 %zext_ln22_3 = zext i6 %or_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:37 %in_block_addr_4 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="in_block_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:38 %in_block_load_4 = load i6 %in_block_addr_4

]]></Node>
<StgValue><ssdm name="in_block_load_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:40 %select_ln42_14 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:41 %or_ln42_4 = or i6 %select_ln42_14, i6 5

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:42 %zext_ln22_4 = zext i6 %or_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:43 %in_block_addr_5 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="in_block_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:44 %in_block_load_5 = load i6 %in_block_addr_5

]]></Node>
<StgValue><ssdm name="in_block_load_5"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:46 %select_ln42_15 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:47 %or_ln42_5 = or i6 %select_ln42_15, i6 6

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:48 %zext_ln22_5 = zext i6 %or_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:49 %in_block_addr_6 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_5

]]></Node>
<StgValue><ssdm name="in_block_addr_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:50 %in_block_load_6 = load i6 %in_block_addr_6

]]></Node>
<StgValue><ssdm name="in_block_load_6"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:52 %select_ln42_16 = select i1 %icmp_ln18, i6 %tmp_8_cast, i6 %tmp_cast

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:53 %or_ln42_6 = or i6 %select_ln42_16, i6 7

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:54 %zext_ln22_6 = zext i6 %or_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln22_6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:55 %in_block_addr_7 = getelementptr i16 %in_block, i64 0, i64 %zext_ln22_6

]]></Node>
<StgValue><ssdm name="in_block_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:56 %in_block_load_7 = load i6 %in_block_addr_7

]]></Node>
<StgValue><ssdm name="in_block_load_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:59 %k_cast = zext i4 %select_ln42

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:60 %zext_ln24 = zext i4 %select_ln42

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:61 %add_ln24_1 = add i6 %tmp_s, i6 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:65 %dct_coeff_table_0_addr = getelementptr i14 %dct_coeff_table_0, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:66 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:69 %dct_coeff_table_1_addr = getelementptr i15 %dct_coeff_table_1, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:70 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:73 %dct_coeff_table_2_addr = getelementptr i15 %dct_coeff_table_2, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:74 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:77 %dct_coeff_table_3_addr = getelementptr i15 %dct_coeff_table_3, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:78 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:81 %dct_coeff_table_4_addr = getelementptr i15 %dct_coeff_table_4, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:82 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:85 %dct_coeff_table_5_addr = getelementptr i15 %dct_coeff_table_5, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:86 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:89 %dct_coeff_table_6_addr = getelementptr i15 %dct_coeff_table_6, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:90 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:93 %dct_coeff_table_7_addr = getelementptr i15 %dct_coeff_table_7, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:94 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z6dct_1dPsS_.exit:107 %add_ln18 = add i4 %select_ln42, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:108 %store_ln18 = store i7 %add_ln42_1, i7 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:109 %store_ln18 = store i4 %select_ln42_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:110 %store_ln18 = store i4 %add_ln18, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:14 %in_block_load = load i6 %in_block_addr

]]></Node>
<StgValue><ssdm name="in_block_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:20 %in_block_load_1 = load i6 %in_block_addr_1

]]></Node>
<StgValue><ssdm name="in_block_load_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:21 %sext_ln42_1 = sext i16 %in_block_load_1

]]></Node>
<StgValue><ssdm name="sext_ln42_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:26 %in_block_load_2 = load i6 %in_block_addr_2

]]></Node>
<StgValue><ssdm name="in_block_load_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:27 %sext_ln42_2 = sext i16 %in_block_load_2

]]></Node>
<StgValue><ssdm name="sext_ln42_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:32 %in_block_load_3 = load i6 %in_block_addr_3

]]></Node>
<StgValue><ssdm name="in_block_load_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:38 %in_block_load_4 = load i6 %in_block_addr_4

]]></Node>
<StgValue><ssdm name="in_block_load_4"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:39 %sext_ln42_4 = sext i16 %in_block_load_4

]]></Node>
<StgValue><ssdm name="sext_ln42_4"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:44 %in_block_load_5 = load i6 %in_block_addr_5

]]></Node>
<StgValue><ssdm name="in_block_load_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:50 %in_block_load_6 = load i6 %in_block_addr_6

]]></Node>
<StgValue><ssdm name="in_block_load_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:56 %in_block_load_7 = load i6 %in_block_addr_7

]]></Node>
<StgValue><ssdm name="in_block_load_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:57 %sext_ln42_7 = sext i16 %in_block_load_7

]]></Node>
<StgValue><ssdm name="sext_ln42_7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:66 %dct_coeff_table_0_load = load i3 %dct_coeff_table_0_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:70 %dct_coeff_table_1_load = load i3 %dct_coeff_table_1_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:71 %sext_ln21 = sext i15 %dct_coeff_table_1_load

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:72 %mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:74 %dct_coeff_table_2_load = load i3 %dct_coeff_table_2_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:75 %sext_ln21_1 = sext i15 %dct_coeff_table_2_load

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:76 %mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:78 %dct_coeff_table_3_load = load i3 %dct_coeff_table_3_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:82 %dct_coeff_table_4_load = load i3 %dct_coeff_table_4_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:83 %sext_ln21_3 = sext i15 %dct_coeff_table_4_load

]]></Node>
<StgValue><ssdm name="sext_ln21_3"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:84 %mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3

]]></Node>
<StgValue><ssdm name="mul_ln21_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:86 %dct_coeff_table_5_load = load i3 %dct_coeff_table_5_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:90 %dct_coeff_table_6_load = load i3 %dct_coeff_table_6_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="15" op_0_bw="3">
<![CDATA[
_Z6dct_1dPsS_.exit:94 %dct_coeff_table_7_load = load i3 %dct_coeff_table_7_addr

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:95 %sext_ln24 = sext i15 %dct_coeff_table_7_load

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:96 %mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:15 %sext_ln42 = sext i16 %in_block_load

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:33 %sext_ln42_3 = sext i16 %in_block_load_3

]]></Node>
<StgValue><ssdm name="sext_ln42_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:45 %sext_ln42_5 = sext i16 %in_block_load_5

]]></Node>
<StgValue><ssdm name="sext_ln42_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="16">
<![CDATA[
_Z6dct_1dPsS_.exit:51 %sext_ln42_6 = sext i16 %in_block_load_6

]]></Node>
<StgValue><ssdm name="sext_ln42_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="29" op_0_bw="14">
<![CDATA[
_Z6dct_1dPsS_.exit:67 %zext_ln21 = zext i14 %dct_coeff_table_0_load

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:68 %mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:72 %mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:76 %mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:79 %sext_ln21_2 = sext i15 %dct_coeff_table_3_load

]]></Node>
<StgValue><ssdm name="sext_ln21_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:80 %mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2

]]></Node>
<StgValue><ssdm name="mul_ln21_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:84 %mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3

]]></Node>
<StgValue><ssdm name="mul_ln21_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:87 %sext_ln21_4 = sext i15 %dct_coeff_table_5_load

]]></Node>
<StgValue><ssdm name="sext_ln21_4"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:88 %mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4

]]></Node>
<StgValue><ssdm name="mul_ln21_5"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="15">
<![CDATA[
_Z6dct_1dPsS_.exit:91 %sext_ln21_5 = sext i15 %dct_coeff_table_6_load

]]></Node>
<StgValue><ssdm name="sext_ln21_5"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:92 %mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5

]]></Node>
<StgValue><ssdm name="mul_ln21_6"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:96 %mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="141" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:68 %mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:72 %mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:76 %mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:80 %mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2

]]></Node>
<StgValue><ssdm name="mul_ln21_3"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:84 %mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3

]]></Node>
<StgValue><ssdm name="mul_ln21_4"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:88 %mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4

]]></Node>
<StgValue><ssdm name="mul_ln21_5"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:92 %mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5

]]></Node>
<StgValue><ssdm name="mul_ln21_6"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:96 %mul_ln24 = mul i29 %sext_ln42_7, i29 %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:101 %add_ln24_6 = add i29 %mul_ln24, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="150" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:68 %mul_ln21 = mul i29 %sext_ln42, i29 %zext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:72 %mul_ln21_1 = mul i29 %sext_ln42_1, i29 %sext_ln21

]]></Node>
<StgValue><ssdm name="mul_ln21_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:76 %mul_ln21_2 = mul i29 %sext_ln42_2, i29 %sext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:80 %mul_ln21_3 = mul i29 %sext_ln42_3, i29 %sext_ln21_2

]]></Node>
<StgValue><ssdm name="mul_ln21_3"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:84 %mul_ln21_4 = mul i29 %sext_ln42_4, i29 %sext_ln21_3

]]></Node>
<StgValue><ssdm name="mul_ln21_4"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:88 %mul_ln21_5 = mul i29 %sext_ln42_5, i29 %sext_ln21_4

]]></Node>
<StgValue><ssdm name="mul_ln21_5"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:92 %mul_ln21_6 = mul i29 %sext_ln42_6, i29 %sext_ln21_5

]]></Node>
<StgValue><ssdm name="mul_ln21_6"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:97 %add_ln24_2 = add i29 %mul_ln21_1, i29 %mul_ln21

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:98 %add_ln24_3 = add i29 %mul_ln21_2, i29 %mul_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:100 %add_ln24_5 = add i29 %mul_ln21_4, i29 %mul_ln21_5

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:101 %add_ln24_6 = add i29 %mul_ln24, i29 4096

]]></Node>
<StgValue><ssdm name="add_ln24_6"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:102 %add_ln24_7 = add i29 %add_ln24_6, i29 %mul_ln21_6

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="162" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:97 %add_ln24_2 = add i29 %mul_ln21_1, i29 %mul_ln21

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:98 %add_ln24_3 = add i29 %mul_ln21_2, i29 %mul_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:100 %add_ln24_5 = add i29 %mul_ln21_4, i29 %mul_ln21_5

]]></Node>
<StgValue><ssdm name="add_ln24_5"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:102 %add_ln24_7 = add i29 %add_ln24_6, i29 %mul_ln21_6

]]></Node>
<StgValue><ssdm name="add_ln24_7"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:103 %add_ln24_8 = add i29 %add_ln24_7, i29 %add_ln24_5

]]></Node>
<StgValue><ssdm name="add_ln24_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="167" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:99 %add_ln24_4 = add i29 %add_ln24_3, i29 %add_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln24_4"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_Z6dct_1dPsS_.exit:104 %add_ln24 = add i29 %add_ln24_8, i29 %add_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z6dct_1dPsS_.exit:105 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln24, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
for.inc18.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_DCT_Loop_DCT_Outer_Loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:58 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:62 %zext_ln24_1 = zext i6 %add_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z6dct_1dPsS_.exit:63 %row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="row_outbuf_addr"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:64 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
_Z6dct_1dPsS_.exit:106 %store_ln24 = store i16 %trunc_ln, i6 %row_outbuf_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
_Z6dct_1dPsS_.exit:111 %br_ln18 = br void %DCT_Inner_Loop.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
