
---------- Begin Simulation Statistics ----------
final_tick                               921817187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702996                       # Number of bytes of host memory used
host_op_rate                                    62586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17724.31                       # Real time elapsed on the host
host_tick_rate                               52008627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105661273                       # Number of instructions simulated
sim_ops                                    1109286631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.921817                       # Number of seconds simulated
sim_ticks                                921817187500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.299597                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139617834                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159929528                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11843771                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        221878121                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18855638                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19081944                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          226306                       # Number of indirect misses.
system.cpu0.branchPred.lookups              282378712                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859203                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811471                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8132427                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260651811                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28039292                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441368                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       60847292                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050613037                       # Number of instructions committed
system.cpu0.commit.committedOps            1052427023                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1697693834                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.619916                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376493                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1189195261     70.05%     70.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    303374509     17.87%     87.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70424755      4.15%     92.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68840065      4.05%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23017959      1.36%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7242441      0.43%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3832432      0.23%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3727120      0.22%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28039292      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1697693834                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855179                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015810604                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326196332                       # Number of loads committed
system.cpu0.commit.membars                    3625343                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625349      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583817529     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328007795     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127133658     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052427023                       # Class of committed instruction
system.cpu0.commit.refs                     455141481                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050613037                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052427023                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.752462                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.752462                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            296082615                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3719628                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137943244                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1134926075                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               628464818                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                774018632                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8140224                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12970971                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4371043                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  282378712                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                187305410                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1085035610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4281362                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1159837786                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23703140                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153370                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         614190015                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158473472                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.629950                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1711077332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.679470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.936285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               906208537     52.96%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               589457554     34.45%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               110967775      6.49%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79565969      4.65%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18710627      1.09%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3160334      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1080731      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     685      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1925120      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1711077332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      130082569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8278093                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               268108783                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.596558                       # Inst execution rate
system.cpu0.iew.exec_refs                   482382690                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133151658                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              259830241                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            351307477                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2212620                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4598991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134924884                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1113260554                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349231032                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6797102                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098358852                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1705117                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2033738                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8140224                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5403236                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        63428                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16574767                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46102                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7862                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4310949                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25111145                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5979735                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7862                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1568703                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6709390                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                496098069                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088930310                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839691                       # average fanout of values written-back
system.cpu0.iew.wb_producers                416569173                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.591437                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088998808                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1343210585                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695574109                       # number of integer regfile writes
system.cpu0.ipc                              0.570626                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.570626                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626820      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            606273390     54.86%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140568      0.74%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811527      0.16%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353564258     31.99%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131739337     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1105155954                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1970752                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001783                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 295697     15.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1516438     76.95%     91.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               158607      8.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103499828                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3923457337                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088930256                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1174101130                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1106500822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1105155954                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6759732                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       60833528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            97457                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1318364                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23507214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1711077332                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.645883                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858119                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          941708405     55.04%     55.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          515432399     30.12%     85.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          184658468     10.79%     95.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59208366      3.46%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8709323      0.51%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             572093      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             539914      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             142632      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             105732      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1711077332                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600250                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19332353                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3996900                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           351307477                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134924884                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1500                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1841159901                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2474546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              275986552                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670530095                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9240883                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               636557085                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5211806                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29116                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1381041169                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1128791650                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          724381304                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                769406270                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6230266                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8140224                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20866022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53851205                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1381041119                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        121179                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4664                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19905104                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4654                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2782909877                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2239944060                       # The number of ROB writes
system.cpu0.timesIdled                       19840284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1465                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.697254                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9419908                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9947393                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1974368                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18318113                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            324671                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         488597                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          163926                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19999879                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4487                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1149352                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12196774                       # Number of branches committed
system.cpu1.commit.bw_lim_events               924434                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20285520                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55048236                       # Number of instructions committed
system.cpu1.commit.committedOps              56859608                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    310884535                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.812437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    286070308     92.02%     92.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12578431      4.05%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4321336      1.39%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3907360      1.26%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906173      0.29%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       334472      0.11%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1670246      0.54%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       171775      0.06%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       924434      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    310884535                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501562                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52946029                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16121367                       # Number of loads committed
system.cpu1.commit.membars                    3622517                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622517      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31992093     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17932563     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3312294      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56859608                       # Class of committed instruction
system.cpu1.commit.refs                      21244869                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55048236                       # Number of Instructions Simulated
system.cpu1.committedOps                     56859608                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.724331                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.724331                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            263841220                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               831686                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8340015                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84214960                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14438256                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30565758                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1149729                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1193313                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4235668                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19999879                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14307486                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    296365148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               128415                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      97253473                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3949490                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063469                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15890737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9744579                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308629                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         314230631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.809906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               255223237     81.22%     81.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33915129     10.79%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14807906      4.71%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6061374      1.93%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2698015      0.86%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  662483      0.21%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  858750      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      20      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3717      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           314230631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         883691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1190830                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14515536                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.200131                       # Inst execution rate
system.cpu1.iew.exec_refs                    22203127                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5205056                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              229727833                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22080100                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2711461                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2276333                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7077870                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77136460                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16998071                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           785103                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63064159                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1703165                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1618521                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1149729                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5015123                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        11758                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          247330                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8293                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1198                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5958733                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1954368                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           368                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       189974                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1000856                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35552221                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62757594                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852877                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30321684                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199158                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62770136                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78822285                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41508718                       # number of integer regfile writes
system.cpu1.ipc                              0.174693                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174693                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622613      5.67%      5.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37923905     59.40%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18895534     29.59%     94.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3407066      5.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63849262                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1748242                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027381                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 207110     11.85%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     11.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1416665     81.03%     92.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               124463      7.12%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              61974875                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         443754565                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62757582                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97413602                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69003127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63849262                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8133333                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20276851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77196                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2699082                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14088469                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    314230631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203192                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633711                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          272651564     86.77%     86.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29011688      9.23%     96.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6807414      2.17%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2923181      0.93%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2221642      0.71%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             237053      0.08%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             297636      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              48070      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32383      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      314230631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202623                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16041782                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1941142                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22080100                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7077870                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       315114322                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1528503716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              247400691                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37976909                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10766015                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16745804                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1900404                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10346                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            100435177                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              81563174                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           54996991                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30528800                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4323798                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1149729                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18373573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17020082                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       100435165                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32034                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               657                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21460104                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           657                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   387105047                       # The number of ROB reads
system.cpu1.rob.rob_writes                  157639191                       # The number of ROB writes
system.cpu1.timesIdled                          23316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5075446                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               752438                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6016487                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                552                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                264341                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7094522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14118709                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       341354                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       101544                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44283689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3367111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88549066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3468655                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4902082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776159                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4247894                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              325                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            246                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2191887                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2191884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4902082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21212674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21212674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    631688000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               631688000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7094655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7094655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7094655                       # Request fanout histogram
system.membus.respLayer1.occupancy        36950590513                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27212130018                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   921817187500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   921817187500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    176753785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   369379348.116862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    989852000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   920579911000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1237276500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    162656660                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       162656660                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    162656660                       # number of overall hits
system.cpu0.icache.overall_hits::total      162656660                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24648750                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24648750                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24648750                       # number of overall misses
system.cpu0.icache.overall_misses::total     24648750                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 321002934494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 321002934494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 321002934494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 321002934494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    187305410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    187305410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    187305410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    187305410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.131597                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.131597                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.131597                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.131597                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13023.091820                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13023.091820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13023.091820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13023.091820                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2068                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.549020                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22834817                       # number of writebacks
system.cpu0.icache.writebacks::total         22834817                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1813898                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1813898                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1813898                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1813898                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22834852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22834852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22834852                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22834852                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 281467653494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 281467653494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 281467653494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 281467653494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.121912                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.121912                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.121912                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.121912                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12326.230689                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12326.230689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12326.230689                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12326.230689                       # average overall mshr miss latency
system.cpu0.icache.replacements              22834817                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    162656660                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      162656660                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24648750                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24648750                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 321002934494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 321002934494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    187305410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    187305410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.131597                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.131597                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13023.091820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13023.091820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1813898                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1813898                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22834852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22834852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 281467653494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 281467653494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.121912                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.121912                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12326.230689                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12326.230689                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999948                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          185490042                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22834819                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.123123                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        397445671                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       397445671                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    429109167                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       429109167                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    429109167                       # number of overall hits
system.cpu0.dcache.overall_hits::total      429109167                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26125591                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26125591                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26125591                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26125591                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 654306746892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 654306746892                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 654306746892                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 654306746892                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455234758                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455234758                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455234758                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455234758                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057389                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057389                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057389                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057389                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25044.667770                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25044.667770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25044.667770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25044.667770                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2962920                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       181674                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73758                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1981                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.170829                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.708228                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19688546                       # number of writebacks
system.cpu0.dcache.writebacks::total         19688546                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7188245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7188245                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7188245                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7188245                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18937346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18937346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18937346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18937346                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 356489449351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 356489449351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 356489449351                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 356489449351                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041599                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041599                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041599                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041599                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18824.678461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18824.678461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18824.678461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18824.678461                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19688546                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    307812103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      307812103                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20292061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20292061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 452162560500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 452162560500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328104164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328104164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22282.732173                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22282.732173                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3641968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3641968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16650093                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16650093                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 274163258500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 274163258500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16466.169799                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16466.169799                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121297064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121297064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5833530                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5833530                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 202144186392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 202144186392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127130594                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127130594                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045886                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34652.120824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34652.120824                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3546277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3546277                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2287253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2287253                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82326190851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82326190851                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017991                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017991                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35993.478138                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35993.478138                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5736000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225262                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225262                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8101.694915                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8101.694915                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          697                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          697                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003500                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003500                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4486.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4486.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       503000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046723                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3493.055556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3493.055556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050959                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760512                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760512                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64345949000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64345949000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419831                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419831                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84608.722808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84608.722808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760512                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760512                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  63585437000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  63585437000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419831                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419831                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83608.722808                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83608.722808                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986803                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          449863455                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19697634                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.838451                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986803                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933802574                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933802574                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22778471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17997950                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23581                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              446391                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41246393                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22778471                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17997950                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23581                       # number of overall hits
system.l2.overall_hits::.cpu1.data             446391                       # number of overall hits
system.l2.overall_hits::total                41246393                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1689405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1266787                       # number of demand (read+write) misses
system.l2.demand_misses::total                3017521                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56376                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1689405                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4953                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1266787                       # number of overall misses
system.l2.overall_misses::total               3017521                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5209363977                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 164542679260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    502951990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 128893694936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299148690163                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5209363977                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 164542679260                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    502951990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 128893694936                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299148690163                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22834847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19687355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28534                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1713178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44263914                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22834847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19687355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28534                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1713178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44263914                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.173582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.739437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068171                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.173582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.739437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068171                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92403.930343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97396.822704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 101544.920250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101748.514104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99137.235553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92403.930343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97396.822704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 101544.920250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101748.514104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99137.235553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              70046                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1746                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.117984                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3192446                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2776160                       # number of writebacks
system.l2.writebacks::total                   2776160                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         120542                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51966                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              173316                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        120542                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51966                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             173316                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1568863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1214821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2844205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1568863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1214821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4317215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7161420                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4619904480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 140589726782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    434324991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 112662801939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 258306758192                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4619904480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 140589726782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    434324991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 112662801939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 363459053850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 621765812042                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.160791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.709104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064256                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.160791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.709104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161789                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82597.115835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89612.494387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94665.429599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92740.248925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90818.614759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82597.115835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89612.494387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94665.429599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92740.248925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84188.314423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86821.581759                       # average overall mshr miss latency
system.l2.replacements                       10414499                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4525458                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4525458                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4525458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4525458                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39577277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39577277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39577277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39577277                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4317215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4317215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 363459053850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 363459053850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84188.314423                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84188.314423                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       299500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       512000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.921569                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11519.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10119.047619                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10893.617021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       522000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       411000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       933000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.896552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.921569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20076.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19571.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19851.063830                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        44000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1801255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           180911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1982166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1236457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1035201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2271658                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 120949386414                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104080767993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  225030154407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3037712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1216112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4253824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.407036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.851238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.534027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97819.322802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100541.603025                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99059.873628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56287                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25443                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            81730                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1180170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1009758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2189928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 104701256926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91712554495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 196413811421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.388506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.830317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88717.097474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90826.271735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89689.620582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22778471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23581                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22802052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61329                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5209363977                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    502951990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5712315967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22834847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22863381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.173582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92403.930343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 101544.920250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93142.167115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          365                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           808                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4619904480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    434324991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5054229471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.160791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82597.115835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94665.429599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83511.995357                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16196695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16462175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       452948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       231586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          684534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43593292846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24812926943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68406219789                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16649643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       497066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17146709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.465906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96243.482356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107143.466976                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99931.076892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        64255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26523                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        90778                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       205063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       593756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35888469856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20950247444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56838717300                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.412547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92331.145289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102164.931967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95727.398628                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          222                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               230                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          158                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             166                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2567999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       326000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2893999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          380                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           396                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.415789                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.419192                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16253.158228                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        40750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17433.728916                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          110                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          114                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2202993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2279993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.289474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.287879                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20027.209091                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19999.938596                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999911                       # Cycle average of tags in use
system.l2.tags.total_refs                    92443240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10414780                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.876159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.967559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.745431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.662003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.454179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.154955                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.074147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            52                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 717351676                       # Number of tag accesses
system.l2.tags.data_accesses                717351676                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3579712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     100536576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      77795328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    271808576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          454013824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3579712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       293632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3873344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177674176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177674176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1570884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1215552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4247009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7093966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3883321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        109063464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           318536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84393445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    294861692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             492520459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3883321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       318536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4201857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192743397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192743397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192743397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3883321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       109063464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          318536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84393445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    294861692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            685263856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2769057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1547164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1194946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4236678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007449294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169514                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14158914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2607964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7093966                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776159                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7093966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  54657                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7102                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            360409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            351977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            385695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            484775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            446440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            510008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            517431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            496802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            517720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            491593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           555474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           367664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           447433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           394569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           331503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           379816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            179639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            219138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            226442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            213191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           197279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           184297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           160411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148610                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 238247495439                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35196545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            370234539189                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33845.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52595.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5203166                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1627513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7093966                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1619599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1811454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1159635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  757213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  322926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  264355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  223565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  193983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  162670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 107875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 116046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  66543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  24495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  62437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 119624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 154583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 178155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 187123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 189355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 196403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 187007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 184446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 180335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2977653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.814173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.664028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.498007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1037121     34.83%     34.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1161943     39.02%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292568      9.83%     83.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156947      5.27%     88.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107701      3.62%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55705      1.87%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30376      1.02%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20197      0.68%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115095      3.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2977653                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.526172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.053317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169510    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145677     85.94%     85.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3786      2.23%     88.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12397      7.31%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4660      2.75%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1815      1.07%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              632      0.37%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              270      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              138      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               73      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169514                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              450515776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3498048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177218048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               454013824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177674176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       488.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       192.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    492.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  921817164500                       # Total gap between requests
system.mem_ctrls.avgGap                      93394.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3579712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     99018496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       293632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     76476544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    271147392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177218048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3883320.954025930725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107416630.263253808022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 318536.043785796734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 82962809.803326651454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 294144430.888038754463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 192248582.911131709814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1570884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1215552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4247009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2294108043                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75519466941                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    240592627                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62240293911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 229940077667                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21975934994594                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41015.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48074.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52439.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51203.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54141.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7915949.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10819184880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5750521755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24888412080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7344106740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     72767229600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     150092628000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227584008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       499246091055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.589046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 590099354177                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30781400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 300936433323                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10441321800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5549671380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25372254180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7110214200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     72767229600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     234440408910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     156554297760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       512235397830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.680025                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 404508233862                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30781400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 486527553638                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9316592640.243902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41911389874.143768                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     95.12%     95.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       244000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 304841853000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   157856591000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 763960596500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14276187                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14276187                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14276187                       # number of overall hits
system.cpu1.icache.overall_hits::total       14276187                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        31299                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         31299                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        31299                       # number of overall misses
system.cpu1.icache.overall_misses::total        31299                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    927176000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    927176000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    927176000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    927176000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14307486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14307486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14307486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14307486                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002188                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002188                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002188                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002188                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29623.182849                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29623.182849                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29623.182849                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29623.182849                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28502                       # number of writebacks
system.cpu1.icache.writebacks::total            28502                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2765                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2765                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2765                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2765                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28534                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28534                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28534                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28534                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    821048500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    821048500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    821048500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    821048500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001994                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001994                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001994                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001994                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28774.391953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28774.391953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28774.391953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28774.391953                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28502                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14276187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14276187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        31299                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        31299                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    927176000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    927176000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14307486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14307486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29623.182849                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29623.182849                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2765                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2765                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28534                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28534                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    821048500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    821048500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001994                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001994                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28774.391953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28774.391953                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.209685                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14191068                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28502                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           497.897270                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        299485000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.209685                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975303                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975303                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28643506                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28643506                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16471970                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16471970                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16471970                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16471970                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3548520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3548520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3548520                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3548520                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 233969605342                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 233969605342                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 233969605342                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 233969605342                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20020490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20020490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20020490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20020490                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177244                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177244                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177244                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177244                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65934.419234                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65934.419234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65934.419234                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65934.419234                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       653361                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       164528                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13194                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1292                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.519554                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.343653                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1712388                       # number of writebacks
system.cpu1.dcache.writebacks::total          1712388                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2534623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2534623                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2534623                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2534623                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1013897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1013897                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1013897                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1013897                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75436138928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75436138928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75436138928                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75436138928                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050643                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050643                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050643                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050643                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74402.171944                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74402.171944                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74402.171944                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74402.171944                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1712388                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14723588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14723588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1985038                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1985038                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 121318255500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 121318255500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16708626                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16708626                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.118803                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.118803                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61116.339083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61116.339083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1487760                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1487760                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       497278                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       497278                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28689328000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28689328000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 57692.735251                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57692.735251                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1748382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1748382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1563482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1563482                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 112651349842                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 112651349842                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3311864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3311864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.472085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.472085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72051.580921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72051.580921                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1046863                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1046863                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516619                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46746810928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46746810928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 90486.046638                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 90486.046638                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          175                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.363825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.363825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43271.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43271.428571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          129                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2935000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2935000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095634                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63804.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63804.347826                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       515500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       515500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239180                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239180                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4909.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4909.523810                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       410500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       410500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239180                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239180                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3909.523810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3909.523810                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102691                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102691                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62287772500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62287772500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391181                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87914.372517                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87914.372517                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61579267500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61579267500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391181                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86914.372517                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86914.372517                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.959079                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19293558                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1722296                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.202231                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        299496500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.959079                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936221                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936221                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45387536                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45387536                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 921817187500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40010800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7301618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39738786                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7638339                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6434024                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             328                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           248                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            576                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4272178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4272178                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22863386                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17147415                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          396                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          396                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68504515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59074322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5148158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132812565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2922858432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2520057408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3650304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    219236032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5665802176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16868109                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178894592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61132946                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57303980     93.74%     93.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3727399      6.10%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 101556      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61132946                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88539199652                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29548472100                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34290798301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2584872396                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          43083932                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               988593696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 524857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708412                       # Number of bytes of host memory used
host_op_rate                                   526578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2331.24                       # Real time elapsed on the host
host_tick_rate                               28644251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223564991                       # Number of instructions simulated
sim_ops                                    1227577539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.066777                       # Number of seconds simulated
sim_ticks                                 66776508500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.684735                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12713664                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13570689                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2400947                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22772645                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32309                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48922                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16613                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24714482                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10034                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5120                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1724798                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12688002                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3039377                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         514218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33313159                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60499529                       # Number of instructions committed
system.cpu0.commit.committedOps              60752303                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    117689747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.516207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.543427                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     95409708     81.07%     81.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12480495     10.60%     91.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2455962      2.09%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1928618      1.64%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       686421      0.58%     95.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       412239      0.35%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       486354      0.41%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       790573      0.67%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3039377      2.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    117689747                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65900                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59493906                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14241158                       # Number of loads committed
system.cpu0.commit.membars                     380148                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380787      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43807990     72.11%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6547      0.01%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14245734     23.45%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2306400      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60752303                       # Class of committed instruction
system.cpu0.commit.refs                      16552972                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60499529                       # Number of Instructions Simulated
system.cpu0.committedOps                     60752303                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.170170                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.170170                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             54309713                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               679550                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11196761                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             101916322                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12213584                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53733879                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1726560                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2026147                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1733757                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24714482                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7868557                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    110274056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               105953                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          581                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     114873945                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          618                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4805624                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.188237                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11039165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12745973                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.874935                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         123717493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.940695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.081334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                52663329     42.57%     42.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                40438756     32.69%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                20524530     16.59%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7976718      6.45%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  725464      0.59%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  682472      0.55%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  483861      0.39%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33831      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  188532      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           123717493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2649                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1957                       # number of floating regfile writes
system.cpu0.idleCycles                        7576782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1889513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17298982                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.640710                       # Inst execution rate
system.cpu0.iew.exec_refs                    23617945                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2409636                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21183563                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22204936                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            237498                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           984093                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2591656                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94025971                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21208309                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1963759                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             84121523                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                239398                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4056491                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1726560                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4463729                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       258731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           48137                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      7963778                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       279842                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           345                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       495194                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1394319                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 62085512                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81381705                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.813852                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50528421                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.619842                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      81565355                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               108729112                       # number of integer regfile reads
system.cpu0.int_regfile_writes               61654764                       # number of integer regfile writes
system.cpu0.ipc                              0.460793                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.460793                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           382395      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             61428185     71.36%     71.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7370      0.01%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1822      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1286      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21853243     25.39%     97.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2409086      2.80%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            634      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              86085282                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3200                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6387                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3122                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3311                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     620839                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007212                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 401337     64.64%     64.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   138      0.02%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     38      0.01%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     64.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     64.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                201215     32.41%     97.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18092      2.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86320526                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         296694791                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81378583                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        127296657                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  93279320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 86085282                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             746651                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33273670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           192282                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        232433                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14201470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    123717493                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.695821                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186544                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           77748665     62.84%     62.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24812984     20.06%     82.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11101327      8.97%     91.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4712931      3.81%     95.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3515900      2.84%     98.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             705382      0.57%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             594254      0.48%     99.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             433583      0.35%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              92467      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      123717493                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.655667                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           472110                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           26023                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22204936                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2591656                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4802                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       131294275                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2258748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31149698                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45538950                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                981326                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14691124                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8148776                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               257204                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            127305643                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              98430398                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           74753551                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52442761                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                523213                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1726560                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10372651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29214605                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2712                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       127302931                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      13334699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            233630                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5198110                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        233610                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   208699205                       # The number of ROB reads
system.cpu0.rob.rob_writes                  194180475                       # The number of ROB writes
system.cpu0.timesIdled                         102391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.153830                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11984228                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12335312                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2303098                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20937747                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12458                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15916                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3458                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22786912                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1381                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4317                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1678250                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11997515                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2830548                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275273                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       33567837                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57404189                       # Number of instructions committed
system.cpu1.commit.committedOps              57538605                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    105989652                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.542870                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.575014                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     84805353     80.01%     80.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11965564     11.29%     91.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2236190      2.11%     93.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1786753      1.69%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       712193      0.67%     95.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       416893      0.39%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       490325      0.46%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       745833      0.70%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2830548      2.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    105989652                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               21663                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56472119                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13490136                       # Number of loads committed
system.cpu1.commit.membars                     202743                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       202743      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41910115     72.84%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13494453     23.45%     96.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1930711      3.36%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57538605                       # Class of committed instruction
system.cpu1.commit.refs                      15425164                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57404189                       # Number of Instructions Simulated
system.cpu1.committedOps                     57538605                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.980150                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.980150                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             45764086                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               627648                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10959838                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              98915913                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10078275                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52815450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1679024                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1966796                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1669639                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22786912                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7282520                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    101044727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                78175                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     109475016                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4607744                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.200467                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8657855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11996686                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.963104                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112006474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.979488                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.013446                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                43072784     38.46%     38.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39822058     35.55%     74.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19897086     17.76%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7782701      6.95%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  684688      0.61%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  629256      0.56%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   31834      0.03%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19858      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   66209      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112006474                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1662457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1847313                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                16685858                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.713548                       # Inst execution rate
system.cpu1.iew.exec_refs                    22396443                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2064386                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21360970                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21395403                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             86135                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1000954                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2235225                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           91073640                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20332057                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2013828                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             81108189                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                236572                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2943936                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1679024                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3352469                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       225045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           34447                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7905267                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       300197                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            87                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       506476                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1340837                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60174375                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78494691                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812951                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48918838                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.690555                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78704858                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               104826621                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59845395                       # number of integer regfile writes
system.cpu1.ipc                              0.505012                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.505012                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203453      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             59872141     72.03%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 281      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20981563     25.24%     97.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2064261      2.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83122017                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     558692                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006721                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 384661     68.85%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     68.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                172387     30.86%     99.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1644      0.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83477256                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         279003581                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78494691                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124608760                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90762437                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 83122017                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             311203                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       33535035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           194381                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         35930                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14374622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112006474                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.742118                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.210943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67969490     60.68%     60.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23191657     20.71%     81.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11095921      9.91%     91.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4586389      4.09%     95.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3452522      3.08%     98.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             661587      0.59%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             558378      0.50%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             413180      0.37%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              77350      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112006474                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.731264                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           357638                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           28264                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21395403                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2235225                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    710                       # number of misc regfile reads
system.cpu1.numCycles                       113668931                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19811008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30115481                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43487627                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                932320                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12513925                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7603060                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               255622                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            123795987                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              95615426                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           73065552                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51496228                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                144361                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1679024                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9346633                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                29577925                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       123795987                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6855183                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             81261                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4753034                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         81307                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   194261334                       # The number of ROB reads
system.cpu1.rob.rob_writes                  188250099                       # The number of ROB writes
system.cpu1.timesIdled                          19060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2843754                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               394682                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3362973                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 79                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                117005                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3668100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7082312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       501890                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       220778                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3176553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1981759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6356254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2202537                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3563780                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       348777                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3065748                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            43733                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8602                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3563782                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10697374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10697374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    253685696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               253685696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            45114                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3667787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3667787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3667787                       # Request fanout histogram
system.membus.respLayer1.occupancy        18668541264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9142715348                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    66776508500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    66776508500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                400                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean         5647370                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10978141.426787                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          200    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41631000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    65647034500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1129474000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7761618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7761618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7761618                       # number of overall hits
system.cpu0.icache.overall_hits::total        7761618                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106938                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106938                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106938                       # number of overall misses
system.cpu0.icache.overall_misses::total       106938                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6164801994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6164801994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6164801994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6164801994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7868556                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7868556                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7868556                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7868556                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013591                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013591                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013591                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013591                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 57648.375638                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57648.375638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 57648.375638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57648.375638                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14358                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              273                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.593407                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99721                       # number of writebacks
system.cpu0.icache.writebacks::total            99721                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7192                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99746                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99746                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99746                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5704435996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5704435996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5704435996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5704435996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012677                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012677                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012677                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012677                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 57189.621599                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57189.621599                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 57189.621599                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57189.621599                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99721                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7761618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7761618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6164801994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6164801994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7868556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7868556                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013591                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 57648.375638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57648.375638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99746                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5704435996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5704435996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012677                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012677                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 57189.621599                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57189.621599                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988704                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7862832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99777                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            78.804053                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988704                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999647                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15836857                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15836857                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16514123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16514123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16514123                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16514123                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5572157                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5572157                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5572157                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5572157                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 291889694078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 291889694078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 291889694078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 291889694078                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22086280                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22086280                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22086280                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22086280                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.252290                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.252290                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.252290                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.252290                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52383.609090                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52383.609090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52383.609090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52383.609090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10841629                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        24951                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           284664                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            354                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.085705                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.483051                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1568950                       # number of writebacks
system.cpu0.dcache.writebacks::total          1568950                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3944858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3944858                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3944858                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3944858                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1627299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1627299                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1627299                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1627299                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91299215018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91299215018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91299215018                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91299215018                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073679                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073679                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073679                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073679                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 56104.757035                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56104.757035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 56104.757035                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56104.757035                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1568884                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14873973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14873973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5032443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5032443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 266290122500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 266290122500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19906416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19906416                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.252805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.252805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 52914.682292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52914.682292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3527777                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3527777                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1504666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1504666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86402251500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86402251500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075587                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 57422.877569                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57422.877569                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1640150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1640150                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       539714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       539714                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25599571578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25599571578                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2179864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2179864                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.247591                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.247591                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47431.735286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47431.735286                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       417081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       417081                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122633                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122633                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4896963518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4896963518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056257                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39931.857803                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39931.857803                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126217                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39743000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39743000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010179                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30618.644068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30618.644068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          927                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          927                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          371                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3919500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002909                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10564.690027                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10564.690027                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121824                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4911                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     29135000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     29135000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126735                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126735                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038750                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038750                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5932.600285                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5932.600285                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4850                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4850                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     24325000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24325000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5015.463918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5015.463918                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       619000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       619000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       579000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       579000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2111                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3009                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     48837500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     48837500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5120                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5120                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.587695                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.587695                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16230.475241                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16230.475241                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3009                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     45828500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     45828500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.587695                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.587695                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15230.475241                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15230.475241                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.853293                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18406892                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1608021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.446923                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.853293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995415                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46299289                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46299289                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               40642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              679544                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              643781                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1371015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              40642                       # number of overall hits
system.l2.overall_hits::.cpu0.data             679544                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7048                       # number of overall hits
system.l2.overall_hits::.cpu1.data             643781                       # number of overall hits
system.l2.overall_hits::total                 1371015                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            886722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            778045                       # number of demand (read+write) misses
system.l2.demand_misses::total                1736105                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59081                       # number of overall misses
system.l2.overall_misses::.cpu0.data           886722                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12257                       # number of overall misses
system.l2.overall_misses::.cpu1.data           778045                       # number of overall misses
system.l2.overall_misses::total               1736105                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5106828500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79825705230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1121610498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  70504999236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     156559143464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5106828500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79825705230                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1121610498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  70504999236                       # number of overall miss cycles
system.l2.overall_miss_latency::total    156559143464                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1566266                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1421826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3107120                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1566266                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1421826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3107120                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.592451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.566138                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.634913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.547215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.592451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.566138                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.634913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.547215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86437.746484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 90023.372861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91507.750510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90618.150924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90178.384063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86437.746484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 90023.372861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91507.750510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90618.150924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90178.384063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              73320                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2969                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.695184                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1384720                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              348776                       # number of writebacks
system.l2.writebacks::total                    348776                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         116713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          97551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              216200                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        116713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         97551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             216200                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       770009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       680494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1519905                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       770009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       680494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2230871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3750776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4432129003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  66180444766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    980559501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  58851490268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 130444623538                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4432129003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  66180444766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    980559501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  58851490268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 161926211431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 292370834969                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.577329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.491621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.478606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.489168                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.577329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.491621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.478606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.207155                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76982.769753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85947.624984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82894.538930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86483.481512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85824.195287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76982.769753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85947.624984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82894.538930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86483.481512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72584.300675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77949.425657                       # average overall mshr miss latency
system.l2.replacements                        5458031                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       464355                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           464355                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       464355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       464355                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2220869                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2220869                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2220869                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2220869                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2230871                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2230871                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 161926211431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 161926211431                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72584.300675                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72584.300675                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2585                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2664                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5249                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3569                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6960                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4736999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8856499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5976                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         6233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.567436                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.572597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.570071                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1396.932763                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1154.244887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1272.485489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3391                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3569                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6960                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     68101982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     71526483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    139628465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.567436                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.572597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.570071                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.156001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.043149                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20061.561063                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           342                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                533                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              373                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4451000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1208500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5659500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          567                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            906                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.396825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.436578                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.411700                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 19782.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8165.540541                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15172.922252                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          225                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          148                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4526500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2950000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7476500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.396825                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.436578                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.411700                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20117.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19932.432432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20044.235925                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            44065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            35540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 79605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3883260996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2129279497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6012540493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.511030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.398768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84321.564198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90330.879730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86356.057350                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14662                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4139                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            18801                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        31391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2743033502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1701406498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4444440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.348332                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.328749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.340575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87382.800866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87552.436474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87447.662522                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         40642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            71338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5106828500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1121610498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6228438998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.592451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.634913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.599338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86437.746484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91507.750510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87308.853598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1508                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          428                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1936                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        69402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4432129003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    980559501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5412688504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.577329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.583073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76982.769753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82894.538930                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77990.382179                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       635479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       608241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1243720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       840669                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       754473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1595142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  75942444234                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68375719739                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144318163973                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1476148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1362714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2838862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.569502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.553655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90335.725754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90627.126138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90473.552808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       102051                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        93412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       195463                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       738618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       661061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1399679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63437411264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57150083770                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 120587495034                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.500369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.485106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.493042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85886.630523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86452.057783                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86153.678832                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          665                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               702                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          621                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             658                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     22232000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       257000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     22489000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.482893                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.483824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 35800.322061                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6945.945946                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 34177.811550                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          419                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          425                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          202                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4189981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       616999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4806980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.157076                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.418919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.171324                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20742.480198                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19903.193548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20630.815451                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998731                       # Cycle average of tags in use
system.l2.tags.total_refs                     7678407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5459202                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.406507                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.747918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.114353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.814139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.214189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.009981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.098153                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.308561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.109531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.423409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999980                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51914826                       # Number of tag accesses
system.l2.tags.data_accesses                 51914826                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49390656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        757120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43623680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    133907776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          231363968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3684736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       757120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4441856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22321728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22321728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         771729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         681620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2092309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3615062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       348777                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             348777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55180124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        739641187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11338119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        653278840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2005312632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3464750901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55180124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11338119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66518243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      334275159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            334275159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      334275159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55180124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       739641187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11338119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       653278840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2005312632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3799026060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    342107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    762282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    674447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2084727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000438962500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20714                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6389748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             322932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3615064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     348777                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3615064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   348777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6670                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            133093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            144395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            148784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            205938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            210319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            199910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            171870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            157492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           242380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           157373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           148545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           254580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           591115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           504924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25202                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96541966663                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17954300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            163870591663                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26885.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45635.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3163217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307098                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3615064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               348777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  554805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  651589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  526424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  432182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  332235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  253674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  147343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   88555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  86719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  55877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  31117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  21697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       462644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.063911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   378.749596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.720507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        44784      9.68%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102136     22.08%     31.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55874     12.08%     43.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37176      8.04%     51.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29754      6.43%     58.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18689      4.04%     62.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14881      3.22%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12270      2.65%     68.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147080     31.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       462644                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     173.347929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.205894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    260.380846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16340     78.88%     78.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2758     13.31%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1226      5.92%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          267      1.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           53      0.26%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           17      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           20      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20714                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.515231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.163640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16519     79.74%     79.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              547      2.64%     82.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2023      9.77%     92.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              948      4.58%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              392      1.89%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              157      0.76%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.30%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               39      0.19%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              229815040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1549056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21894656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               231364096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22321728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3441.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3464.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    334.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   66776485000                       # Total gap between requests
system.mem_ctrls.avgGap                      16846.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3684736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48786048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       757120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     43164608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    133422528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21894656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55180123.710720814764                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 730586984.792713522911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11338119.003331838176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 646404086.850392937660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1998045884.654181957245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 327879616.527120471001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       771729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       681620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2092310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       348777                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2048592128                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34211323683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    488773897                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30591356358                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  96530545597                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1645324924624                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35581.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44330.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41316.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44880.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46135.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4717412.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2068293780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1099312830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15909912060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          904119660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5271152640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29604296340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        712245600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55569332910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        832.168889                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1571051722                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2229760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  62975696778                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1235020080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            656421150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9728828340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881689320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5271152640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27112521960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2810581920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47696215410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        714.266386                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7005340392                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2229760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57541408108                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                772                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25690532.299742                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   72980428.867832                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          387    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    724790500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56834272500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9942236000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7262182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7262182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7262182                       # number of overall hits
system.cpu1.icache.overall_hits::total        7262182                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20338                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20338                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20338                       # number of overall misses
system.cpu1.icache.overall_misses::total        20338                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1317269500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1317269500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1317269500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1317269500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7282520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7282520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7282520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7282520                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002793                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002793                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002793                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002793                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64768.880913                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64768.880913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64768.880913                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64768.880913                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.375000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           18                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19305                       # number of writebacks
system.cpu1.icache.writebacks::total            19305                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1033                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1033                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19305                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19305                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1230393500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1230393500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1230393500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1230393500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002651                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002651                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002651                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002651                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63734.447034                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63734.447034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63734.447034                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63734.447034                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19305                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7262182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7262182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20338                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20338                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1317269500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1317269500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7282520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7282520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002793                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64768.880913                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64768.880913                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1230393500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1230393500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63734.447034                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63734.447034                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7395140                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19337                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           382.434711                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14584345                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14584345                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15923154                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15923154                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15923154                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15923154                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5199105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5199105                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5199105                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5199105                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 271468802926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 271468802926                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 271468802926                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 271468802926                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21122259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21122259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21122259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21122259                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.246143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.246143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.246143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.246143                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 52214.525947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52214.525947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 52214.525947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52214.525947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8870594                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        25577                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           244110                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            320                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.338511                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.928125                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1420703                       # number of writebacks
system.cpu1.dcache.writebacks::total          1420703                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3718835                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3718835                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3718835                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3718835                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1480270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1480270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1480270                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1480270                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81242434859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81242434859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81242434859                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81242434859                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070081                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 54883.524532                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54883.524532                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 54883.524532                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54883.524532                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1420652                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14426820                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14426820                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4832231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4832231                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 254580365000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 254580365000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19259051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19259051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.250907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.250907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 52683.815198                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52683.815198                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3442287                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3442287                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1389944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1389944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78300393500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78300393500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56333.487896                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56333.487896                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1496334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1496334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       366874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       366874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16888437926                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16888437926                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1863208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1863208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.196904                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.196904                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46033.346397                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46033.346397                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       276548                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       276548                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        90326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90326                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2942041359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2942041359                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048479                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048479                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32571.367701                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32571.367701                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        66984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        66984                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37266500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010635                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51759.027778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51759.027778                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          180                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22744500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22744500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007976                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42119.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42119.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        62991                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62991                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4413                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4413                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23465000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23465000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67404                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67404                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.065471                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065471                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5317.244505                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5317.244505                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19140000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19140000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.064714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.064714                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4387.895461                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4387.895461                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       528500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       528500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1395                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1395                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2922                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2922                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     55333000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     55333000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4317                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4317                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.676859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.676859                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18936.687201                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18936.687201                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2922                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2922                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     52411000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     52411000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.676859                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.676859                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17936.687201                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17936.687201                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.127015                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17553770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1461179                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.013429                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.127015                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43984519                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43984519                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66776508500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3016173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       813131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2644260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5109255                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3366477                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           48959                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9135                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58094                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170697                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119050                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2897123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       299189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4780404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        57915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4339105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9476613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12764416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    200652416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2471040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    181919296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              397807168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8949316                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27430720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12071624                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.247879                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9301219     77.05%     77.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2548932     21.12%     98.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 221046      1.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    427      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12071624                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6291103260                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2432207781                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         150087558                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2212938261                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29180054                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
