Reading timing models for corner min_tt_025C_5v00…
Reading cell library for the 'min_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_tt_025C_5v00' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/53-openroad-rcx/min/tiny_tonegen.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158    0.555684 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.010928    0.165486    0.731289    1.286972 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.165486    0.000075    1.287048 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007228    0.296124    0.230458    1.517506 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.296124    0.000157    1.517663 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003305    0.151819    0.138109    1.655772 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.151819    0.000031    1.655803 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.655803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158    0.555684 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655684   clock uncertainty
                                  0.000000    0.655684   clock reconvergence pessimism
                                  0.126131    0.781815   library hold time
                                              0.781815   data required time
---------------------------------------------------------------------------------------------
                                              0.781815   data required time
                                             -1.655803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873988   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501    0.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015754    0.205433    0.763698    1.318725 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.205433    0.000308    1.319034 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004540    0.254205    0.196249    1.515283 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.254205    0.000086    1.515369 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004107    0.183771    0.181539    1.696908 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.183771    0.000043    1.696950 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.696950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501    0.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655027   clock uncertainty
                                  0.000000    0.655027   clock reconvergence pessimism
                                  0.119587    0.774614   library hold time
                                              0.774614   data required time
---------------------------------------------------------------------------------------------
                                              0.774614   data required time
                                             -1.696950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.922336   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000788    0.555314 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.015963    0.207173    0.765098    1.320412 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.207173    0.000293    1.320705 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005410    0.262941    0.215438    1.536143 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.262941    0.000110    1.536253 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003791    0.179747    0.179701    1.715954 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.179747    0.000071    1.716024 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.716024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000788    0.555314 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655314   clock uncertainty
                                  0.000000    0.655314   clock reconvergence pessimism
                                  0.120411    0.775725   library hold time
                                              0.775725   data required time
---------------------------------------------------------------------------------------------
                                              0.775725   data required time
                                             -1.716024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940299   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029    0.555555 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025425    0.478420    1.081196    1.636750 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.478420    0.000428    1.637179 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.176521    0.116695    1.753874 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.176521    0.000031    1.753905 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.753905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029    0.555555 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655555   clock uncertainty
                                  0.000000    0.655555   clock reconvergence pessimism
                                  0.121072    0.776627   library hold time
                                              0.776627   data required time
---------------------------------------------------------------------------------------------
                                              0.776627   data required time
                                             -1.753905   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977278   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001146    0.555672 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018961    0.232562    0.785318    1.340991 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.232563    0.000289    1.341280 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005949    0.296696    0.280434    1.621714 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.296696    0.000118    1.621832 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003854    0.158461    0.144214    1.766046 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.158461    0.000041    1.766087 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.766087   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001146    0.555672 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655672   clock uncertainty
                                  0.000000    0.655672   clock reconvergence pessimism
                                  0.124771    0.780443   library hold time
                                              0.780443   data required time
---------------------------------------------------------------------------------------------
                                              0.780443   data required time
                                             -1.766087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.985643   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162    0.555688 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.023269    0.270327    0.811769    1.367456 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.270327    0.000295    1.367751 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006268    0.300859    0.297458    1.665209 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.300859    0.000130    1.665339 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003625    0.155696    0.142286    1.807625 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.155696    0.000067    1.807691 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.807691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162    0.555688 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655688   clock uncertainty
                                  0.000000    0.655688   clock reconvergence pessimism
                                  0.125337    0.781025   library hold time
                                              0.781025   data required time
---------------------------------------------------------------------------------------------
                                              0.781025   data required time
                                             -1.807691   data arrival time
---------------------------------------------------------------------------------------------
                                              1.026666   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000464    0.552084 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006248    0.192835    0.892065    1.444149 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.192835    0.000077    1.444227 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012321    0.216851    0.183349    1.627575 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.216851    0.000187    1.627762 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016021    0.346164    0.273673    1.901434 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.346164    0.000239    1.901673 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003915    0.153642    0.116890    2.018563 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.153642    0.000073    2.018636 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.018636   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000221    0.554747 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.654747   clock uncertainty
                                  0.000000    0.654747   clock reconvergence pessimism
                                  0.125758    0.780504   library hold time
                                              0.780504   data required time
---------------------------------------------------------------------------------------------
                                              0.780504   data required time
                                             -2.018636   data arrival time
---------------------------------------------------------------------------------------------
                                              1.238132   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586241    0.002404    5.209804 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000788    0.555314 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655314   clock uncertainty
                                  0.000000    0.655314   clock reconvergence pessimism
                                  0.383692    1.039006   library removal time
                                              1.039006   data required time
---------------------------------------------------------------------------------------------
                                              1.039006   data required time
                                             -5.209804   data arrival time
---------------------------------------------------------------------------------------------
                                              4.170798   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586240    0.002357    5.209757 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501    0.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655027   clock uncertainty
                                  0.000000    0.655027   clock reconvergence pessimism
                                  0.383692    1.038719   library removal time
                                              1.038719   data required time
---------------------------------------------------------------------------------------------
                                              1.038719   data required time
                                             -5.209757   data arrival time
---------------------------------------------------------------------------------------------
                                              4.171039   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586245    0.002561    5.209961 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000221    0.554747 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.654747   clock uncertainty
                                  0.000000    0.654747   clock reconvergence pessimism
                                  0.383692    1.038439   library removal time
                                              1.038439   data required time
---------------------------------------------------------------------------------------------
                                              1.038439   data required time
                                             -5.209961   data arrival time
---------------------------------------------------------------------------------------------
                                              4.171523   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586246    0.002565    5.209966 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000348    0.551968 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.651968   clock uncertainty
                                  0.000000    0.651968   clock reconvergence pessimism
                                  0.383125    1.035093   library removal time
                                              1.035093   data required time
---------------------------------------------------------------------------------------------
                                              1.035093   data required time
                                             -5.209966   data arrival time
---------------------------------------------------------------------------------------------
                                              4.174873   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378013    0.000437    5.198593 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.198593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029    0.555555 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655555   clock uncertainty
                                  0.000000    0.655555   clock reconvergence pessimism
                                  0.366690    1.022244   library removal time
                                              1.022244   data required time
---------------------------------------------------------------------------------------------
                                              1.022244   data required time
                                             -5.198593   data arrival time
---------------------------------------------------------------------------------------------
                                              4.176348   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378021    0.001003    5.199159 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199159   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162    0.555688 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655688   clock uncertainty
                                  0.000000    0.655688   clock reconvergence pessimism
                                  0.366690    1.022378   library removal time
                                              1.022378   data required time
---------------------------------------------------------------------------------------------
                                              1.022378   data required time
                                             -5.199159   data arrival time
---------------------------------------------------------------------------------------------
                                              4.176781   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378028    0.001432    5.199587 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001146    0.555672 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655672   clock uncertainty
                                  0.000000    0.655672   clock reconvergence pessimism
                                  0.366691    1.022363   library removal time
                                              1.022363   data required time
---------------------------------------------------------------------------------------------
                                              1.022363   data required time
                                             -5.199587   data arrival time
---------------------------------------------------------------------------------------------
                                              4.177224   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378031    0.001570    5.199726 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922    0.316827 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237699    0.554526 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158    0.555684 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.655684   clock uncertainty
                                  0.000000    0.655684   clock reconvergence pessimism
                                  0.366691    1.022375   library removal time
                                              1.022375   data required time
---------------------------------------------------------------------------------------------
                                              1.022375   data required time
                                             -5.199726   data arrival time
---------------------------------------------------------------------------------------------
                                              4.177351   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378048    0.002306    5.200461 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000464    0.552084 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652084   clock uncertainty
                                  0.000000    0.652084   clock reconvergence pessimism
                                  0.366096    1.018180   library removal time
                                              1.018180   data required time
---------------------------------------------------------------------------------------------
                                              1.018180   data required time
                                             -5.200461   data arrival time
---------------------------------------------------------------------------------------------
                                              4.182281   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378049    0.002357    5.200512 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000455    0.552075 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652075   clock uncertainty
                                  0.000000    0.652075   clock reconvergence pessimism
                                  0.366096    1.018170   library removal time
                                              1.018170   data required time
---------------------------------------------------------------------------------------------
                                              1.018170   data required time
                                             -5.200512   data arrival time
---------------------------------------------------------------------------------------------
                                              4.182342   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378050    0.002407    5.200562 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000446    0.552066 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652066   clock uncertainty
                                  0.000000    0.652066   clock reconvergence pessimism
                                  0.366096    1.018162   library removal time
                                              1.018162   data required time
---------------------------------------------------------------------------------------------
                                              1.018162   data required time
                                             -5.200562   data arrival time
---------------------------------------------------------------------------------------------
                                              4.182401   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002729    5.200884 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000478    0.552098 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652098   clock uncertainty
                                  0.000000    0.652098   clock reconvergence pessimism
                                  0.366097    1.018195   library removal time
                                              1.018195   data required time
---------------------------------------------------------------------------------------------
                                              1.018195   data required time
                                             -5.200884   data arrival time
---------------------------------------------------------------------------------------------
                                              4.182690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002748    5.200903 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025818    0.138936    0.064563    0.064563 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000    0.064563 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342    0.315905 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000907    0.316813 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234807    0.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000489    0.552109 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.652109   clock uncertainty
                                  0.000000    0.652109   clock reconvergence pessimism
                                  0.366097    1.018205   library removal time
                                              1.018205   data required time
---------------------------------------------------------------------------------------------
                                              1.018205   data required time
                                             -5.200903   data arrival time
---------------------------------------------------------------------------------------------
                                              4.182697   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000252    4.639997 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004107    0.400369    0.284858    4.924855 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400369    0.000043    4.924898 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.924898   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501   20.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455027   clock uncertainty
                                  0.000000   20.455027   clock reconvergence pessimism
                                 -0.352637   20.102390   library setup time
                                             20.102390   data required time
---------------------------------------------------------------------------------------------
                                             20.102390   data required time
                                             -4.924898   data arrival time
---------------------------------------------------------------------------------------------
                                             15.177492   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000353    4.640098 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003791    0.382993    0.277590    4.917688 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.382993    0.000071    4.917758 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.917758   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000789   20.555315 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455315   clock uncertainty
                                  0.000000   20.455315   clock reconvergence pessimism
                                 -0.349973   20.105343   library setup time
                                             20.105343   data required time
---------------------------------------------------------------------------------------------
                                             20.105343   data required time
                                             -4.917758   data arrival time
---------------------------------------------------------------------------------------------
                                             15.187583   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326869    0.000740    4.640485 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003854    0.252537    0.220919    4.861404 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.252537    0.000041    4.861445 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.861445   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001148   20.555674 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455673   clock uncertainty
                                  0.000000   20.455673   clock reconvergence pessimism
                                 -0.327067   20.128605   library setup time
                                             20.128605   data required time
---------------------------------------------------------------------------------------------
                                             20.128605   data required time
                                             -4.861445   data arrival time
---------------------------------------------------------------------------------------------
                                             15.267160   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000684    4.640429 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003625    0.244099    0.216902    4.857330 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.244099    0.000067    4.857397 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.857397   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162   20.555687 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455687   clock uncertainty
                                  0.000000   20.455687   clock reconvergence pessimism
                                 -0.325449   20.130239   library setup time
                                             20.130239   data required time
---------------------------------------------------------------------------------------------
                                             20.130239   data required time
                                             -4.857397   data arrival time
---------------------------------------------------------------------------------------------
                                             15.272843   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326869    0.000747    4.640491 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003305    0.238302    0.211319    4.851810 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.238302    0.000032    4.851842 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.851842   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158   20.555683 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455685   clock uncertainty
                                  0.000000   20.455685   clock reconvergence pessimism
                                 -0.324337   20.131346   library setup time
                                             20.131346   data required time
---------------------------------------------------------------------------------------------
                                             20.131346   data required time
                                             -4.851842   data arrival time
---------------------------------------------------------------------------------------------
                                             15.279505   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000654    4.640399 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.242545    0.206512    4.846910 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.242545    0.000032    4.846942 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.846942   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029   20.555553 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455555   clock uncertainty
                                  0.000000   20.455555   clock reconvergence pessimism
                                 -0.325151   20.130404   library setup time
                                             20.130404   data required time
---------------------------------------------------------------------------------------------
                                             20.130404   data required time
                                             -4.846942   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283461   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000388    4.379204 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004890    0.240706    0.183511    4.562716 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.240706    0.000093    4.562809 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003915    0.321124    0.267287    4.830096 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.321124    0.000073    4.830169 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.830169   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000222   20.554749 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454748   clock uncertainty
                                  0.000000   20.454748   clock reconvergence pessimism
                                 -0.340223   20.114525   library setup time
                                             20.114525   data required time
---------------------------------------------------------------------------------------------
                                             20.114525   data required time
                                             -4.830169   data arrival time
---------------------------------------------------------------------------------------------
                                             15.284355   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586246    0.002565    5.209966 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000348   20.551968 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451967   clock uncertainty
                                  0.000000   20.451967   clock reconvergence pessimism
                                  0.170323   20.622290   library recovery time
                                             20.622290   data required time
---------------------------------------------------------------------------------------------
                                             20.622290   data required time
                                             -5.209966   data arrival time
---------------------------------------------------------------------------------------------
                                             15.412324   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586245    0.002561    5.209961 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209961   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000222   20.554749 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.454748   clock uncertainty
                                  0.000000   20.454748   clock reconvergence pessimism
                                  0.170777   20.625525   library recovery time
                                             20.625525   data required time
---------------------------------------------------------------------------------------------
                                             20.625525   data required time
                                             -5.209961   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415563   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586240    0.002357    5.209757 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209757   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501   20.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455027   clock uncertainty
                                  0.000000   20.455027   clock reconvergence pessimism
                                  0.170778   20.625805   library recovery time
                                             20.625805   data required time
---------------------------------------------------------------------------------------------
                                             20.625805   data required time
                                             -5.209757   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416049   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586241    0.002404    5.209804 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209804   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102793    0.000789   20.555315 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455315   clock uncertainty
                                  0.000000   20.455315   clock reconvergence pessimism
                                  0.170778   20.626093   library recovery time
                                             20.626093   data required time
---------------------------------------------------------------------------------------------
                                             20.626093   data required time
                                             -5.209804   data arrival time
---------------------------------------------------------------------------------------------
                                             15.416289   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002729    5.200884 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200884   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000480   20.552099 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452099   clock uncertainty
                                  0.000000   20.452099   clock reconvergence pessimism
                                  0.202687   20.654785   library recovery time
                                             20.654785   data required time
---------------------------------------------------------------------------------------------
                                             20.654785   data required time
                                             -5.200884   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453900   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378059    0.002748    5.200903 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200903   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000490   20.552111 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452110   clock uncertainty
                                  0.000000   20.452110   clock reconvergence pessimism
                                  0.202687   20.654797   library recovery time
                                             20.654797   data required time
---------------------------------------------------------------------------------------------
                                             20.654797   data required time
                                             -5.200903   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453893   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378050    0.002407    5.200562 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200562   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000446   20.552065 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452066   clock uncertainty
                                  0.000000   20.452066   clock reconvergence pessimism
                                  0.202688   20.654753   library recovery time
                                             20.654753   data required time
---------------------------------------------------------------------------------------------
                                             20.654753   data required time
                                             -5.200562   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378049    0.002357    5.200512 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200512   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000455   20.552074 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452074   clock uncertainty
                                  0.000000   20.452074   clock reconvergence pessimism
                                  0.202688   20.654762   library recovery time
                                             20.654762   data required time
---------------------------------------------------------------------------------------------
                                             20.654762   data required time
                                             -5.200512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454250   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378048    0.002306    5.200461 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.200461   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000465   20.552086 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.452085   clock uncertainty
                                  0.000000   20.452085   clock reconvergence pessimism
                                  0.202688   20.654772   library recovery time
                                             20.654772   data required time
---------------------------------------------------------------------------------------------
                                             20.654772   data required time
                                             -5.200461   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454312   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378031    0.001570    5.199726 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199726   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001158   20.555683 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455685   clock uncertainty
                                  0.000000   20.455685   clock reconvergence pessimism
                                  0.203234   20.658916   library recovery time
                                             20.658916   data required time
---------------------------------------------------------------------------------------------
                                             20.658916   data required time
                                             -5.199726   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459191   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378028    0.001432    5.199587 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199587   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001148   20.555674 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455673   clock uncertainty
                                  0.000000   20.455673   clock reconvergence pessimism
                                  0.203234   20.658909   library recovery time
                                             20.658909   data required time
---------------------------------------------------------------------------------------------
                                             20.658909   data required time
                                             -5.199587   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378021    0.001003    5.199159 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.199159   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102795    0.001162   20.555687 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455687   clock uncertainty
                                  0.000000   20.455687   clock reconvergence pessimism
                                  0.203235   20.658922   library recovery time
                                             20.658922   data required time
---------------------------------------------------------------------------------------------
                                             20.658922   data required time
                                             -5.199159   data arrival time
---------------------------------------------------------------------------------------------
                                             15.459764   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497835    0.002175    4.696131 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084420    0.378010    0.502025    5.198155 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.378013    0.000437    5.198593 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.198593   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102794    0.001029   20.555553 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455555   clock uncertainty
                                  0.000000   20.455555   clock reconvergence pessimism
                                  0.203236   20.658791   library recovery time
                                             20.658791   data required time
---------------------------------------------------------------------------------------------
                                             20.658791   data required time
                                             -5.198593   data arrival time
---------------------------------------------------------------------------------------------
                                             15.460199   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004278    0.118162    0.042471    4.042471 ^ rst_n (in)
                                                         rst_n (net)
                      0.118162    0.000000    4.042471 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006630    0.158690    0.226303    4.268775 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.158690    0.000080    4.268854 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.057664    0.497805    0.425102    4.693956 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.497825    0.001795    4.695751 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.068783    0.586209    0.511650    5.207400 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.586246    0.002565    5.209966 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.209966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000908   20.316814 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031268    0.098912    0.234806   20.551620 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098913    0.000348   20.551968 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.451967   clock uncertainty
                                  0.000000   20.451967   clock reconvergence pessimism
                                  0.170323   20.622290   library recovery time
                                             20.622290   data required time
---------------------------------------------------------------------------------------------
                                             20.622290   data required time
                                             -5.209966   data arrival time
---------------------------------------------------------------------------------------------
                                             15.412324   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004264    0.117927    0.042330    4.042330 ^ ena (in)
                                                         ena (net)
                      0.117927    0.000000    4.042330 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018448    0.341702    0.336486    4.378816 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.341702    0.000423    4.379239 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035719    0.326868    0.260506    4.639745 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.326868    0.000252    4.639997 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004107    0.400369    0.284858    4.924855 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.400369    0.000043    4.924898 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.924898   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025818    0.138936    0.064563   20.064564 ^ clk (in)
                                                         clk (net)
                      0.138937    0.000000   20.064564 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048845    0.114036    0.251342   20.315907 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114038    0.000922   20.316828 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035766    0.102792    0.237698   20.554525 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102792    0.000501   20.555027 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.455027   clock uncertainty
                                  0.000000   20.455027   clock reconvergence pessimism
                                 -0.352637   20.102390   library setup time
                                             20.102390   data required time
---------------------------------------------------------------------------------------------
                                             20.102390   data required time
                                             -4.924898   data arrival time
---------------------------------------------------------------------------------------------
                                             15.177492   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_5v00 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_tt_025C_5v00 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_tt_025C_5v00 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.962165e-04 9.663347e-05 1.382280e-08 5.928637e-04  43.6%
Combinational        5.313329e-05 5.037948e-05 1.517233e-08 1.035279e-04   7.6%
Clock                5.193623e-04 1.448494e-04 2.688322e-08 6.642386e-04  48.8%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.068712e-03 2.918623e-04 5.587833e-08 1.360630e-03 100.0%
                            78.5%        21.5%         0.0%
%OL_METRIC_F power__internal__total 0.0010687119793146849
%OL_METRIC_F power__switching__total 0.00029186232131905854
%OL_METRIC_F power__leakage__total 5.5878331295389216e-8
%OL_METRIC_F power__total 0.0013606301508843899

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_tt_025C_5v00 -0.10371985508480494
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.551968 source latency _231_/CLK ^
-0.555688 target latency _223_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.103720 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_tt_025C_5v00 0.10094107779788145
======================= min_tt_025C_5v00 Corner ===================================

Clock clk
0.555688 source latency _223_/CLK ^
-0.554747 target latency _253_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.100941 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_tt_025C_5v00 0.8739879622954928
min_tt_025C_5v00: 0.8739879622954928
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_tt_025C_5v00 15.17749169303354
min_tt_025C_5v00: 15.17749169303354
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_tt_025C_5v00 0
min_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_tt_025C_5v00 0.0
min_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_tt_025C_5v00 0.873988
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:min_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.551968         network latency _231_/CLK
        2.523015 network latency _235_/CLK
---------------
0.551968 2.523015 latency
        1.971047 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.375817         network latency _242_/CLK
        2.215575 network latency _235_/CLK
---------------
1.375817 2.215575 latency
        0.839759 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.509836         network latency _231_/CLK
        0.513814 network latency _223_/CLK
---------------
0.509836 0.513814 latency
        0.003978 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.86 fmax = 349.05
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_tt_025C_5v00 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/54-openroad-stapostpnr/min_tt_025C_5v00/tiny_tonegen__min_tt_025C_5v00.lib…
