{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.743606",
   "Default View_TopLeft":"-226,-74",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr4_sdram_c0 -pg 1 -lvl 4 -x 1230 -y 480 -defaultsOSRD
preplace port default_300mhz_clk0 -pg 1 -lvl 0 -x -20 -y 510 -defaultsOSRD
preplace port C0_DDR4_S_AXI_CTRL_0 -pg 1 -lvl 0 -x -20 -y 530 -defaultsOSRD
preplace port S01_AXI_0 -pg 1 -lvl 0 -x -20 -y 80 -defaultsOSRD
preplace port S00_AXI_0 -pg 1 -lvl 0 -x -20 -y 60 -defaultsOSRD
preplace port resetn -pg 1 -lvl 0 -x -20 -y 630 -defaultsOSRD
preplace port S00_ACLK_0 -pg 1 -lvl 0 -x -20 -y 170 -defaultsOSRD
preplace port S01_ACLK_0 -pg 1 -lvl 0 -x -20 -y 400 -defaultsOSRD
preplace port S00_ARESETN_0 -pg 1 -lvl 0 -x -20 -y 190 -defaultsOSRD
preplace port S01_ARESETN_0 -pg 1 -lvl 0 -x -20 -y 420 -defaultsOSRD
preplace port c0_ddr4_interrupt_0 -pg 1 -lvl 4 -x 1230 -y 600 -defaultsOSRD
preplace port dbg_clk_0 -pg 1 -lvl 4 -x 1230 -y 520 -defaultsOSRD
preplace port c0_init_calib_complete_0 -pg 1 -lvl 4 -x 1230 -y 500 -defaultsOSRD
preplace port addn_ui_clkout1_0 -pg 1 -lvl 4 -x 1230 -y 620 -defaultsOSRD
preplace portBus dbg_bus_0 -pg 1 -lvl 4 -x 1230 -y 540 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 610 -y 190 -defaultsOSRD -resize 304 354
preplace inst ddr4_0 -pg 1 -lvl 3 -x 1000 -y 550 -defaultsOSRD
preplace inst resetn_inv_0 -pg 1 -lvl 2 -x 610 -y 630 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 1 -x 210 -y 300 -defaultsOSRD
preplace netloc resetn_inv_0_Res 1 2 1 800J 590n
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 4 30 160 410 520 790J 680 1200
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 4 30 400 NJ 400 NJ 400 1210
preplace netloc rst_ddr4_0_300M_peripheral_aresetn 1 1 2 420 570 NJ
preplace netloc S00_ACLK_0_1 1 0 2 NJ 170 NJ
preplace netloc S01_ACLK_0_1 1 0 2 10J 190 400J
preplace netloc S00_ARESETN_0_1 1 0 2 0J 180 430J
preplace netloc S01_ARESETN_0_1 1 0 2 20J 200 390J
preplace netloc resetn_1 1 0 2 NJ 630 NJ
preplace netloc ddr4_0_c0_ddr4_interrupt 1 3 1 NJ 600
preplace netloc ddr4_0_dbg_bus 1 3 1 NJ 540
preplace netloc ddr4_0_dbg_clk 1 3 1 NJ 520
preplace netloc ddr4_0_c0_init_calib_complete 1 3 1 N 500
preplace netloc ddr4_0_addn_ui_clkout1 1 3 1 NJ 620
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 800 190n
preplace netloc S01_AXI_0_1 1 0 2 NJ 80 NJ
preplace netloc ddr4_0_C0_DDR4 1 3 1 N 480
preplace netloc default_300mhz_clk0_1 1 0 3 NJ 510 NJ 510 NJ
preplace netloc C0_DDR4_S_AXI_CTRL_0_1 1 0 3 NJ 530 NJ 530 NJ
preplace netloc S00_AXI_0_1 1 0 2 NJ 60 NJ
levelinfo -pg 1 -20 210 610 1000 1230
pagesize -pg 1 -db -bbox -sgen -250 0 1460 690
"
}
{
   "da_board_cnt":"3",
   "da_clkrst_cnt":"2"
}
