# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/86fe/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../edt_zc702.ip_user_files/bd/system/ipshared/db34/hdl/Blink_slave_lite_v1_0_S00_AXI.v" \
"../../../../edt_zc702.ip_user_files/bd/system/ipshared/db34/hdl/Blink.v" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_Blink_0_0/sim/system_Blink_0_0.v" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv xil_defaultlib  --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/86fe/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_s00mmu_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_s00tr_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_s00sic_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_s00a2s_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_sarn_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_srn_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_sawn_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_swn_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/sim/bd_44e3_sbn_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/sim/bd_44e3_m00s2a_0.sv" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/sim/bd_44e3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/86fe/hdl" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../edt_zc702.gen/sources_1/bd/system/ipshared/0127/hdl/verilog" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \
"../../../../edt_zc702.ip_user_files/bd/system/ip/system_axi_smc_0/sim/system_axi_smc_0.v" \
"../../../../edt_zc702.ip_user_files/bd/system/sim/system.v" \
"../../../../edt_zc702.gen/sources_1/bd/system/hdl/system_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
