Compilation report for LightCycles
Thu Jul 24 19:05:00 2008
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow Log
  7. Analysis & Synthesis Summary
  8. Analysis & Synthesis Settings
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+------------------------------------+-----------------------------------------+
; Flow Status                        ; Flow Failed - Thu Jul 24 19:05:00 2008  ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Web Edition ;
; Revision Name                      ; LightCycles                             ;
; Top-level Entity Name              ; LightCycles                             ;
; Family                             ; Cyclone II                              ;
; Device                             ; EP2C35F672C6                            ;
; Timing Models                      ; Final                                   ;
; Met timing requirements            ; N/A                                     ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/24/2008 19:04:58 ;
; Main task         ; Compilation         ;
; Revision Name     ; LightCycles         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                            ;
+------------------------------------+-----------------------------+---------------+-------------+------------+
; Assignment Name                    ; Value                       ; Default Value ; Entity Name ; Section Id ;
+------------------------------------+-----------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID              ; 81651320858.121694429802692 ; --            ; --          ; --         ;
; PARTITION_COLOR                    ; 2147039                     ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE             ; SOURCE                      ; --            ; --          ; Top        ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                         ; --            ; --          ; eda_palace ;
+------------------------------------+-----------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:03     ; 1.0                     ; 179 MB              ; 00:00:03                           ;
; Total                ; 00:00:03     ; --                      ; --                  ; 00:00:03                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off LightCycles -c LightCycles



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jul 24 19:05:00 2008       ;
; Quartus II Version                 ; 8.0 Build 215 05/29/2008 SJ Web Edition ;
; Revision Name                      ; LightCycles                             ;
; Top-level Entity Name              ; LightCycles                             ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; N/A until Partition Merge               ;
;     Total combinational functions  ; N/A until Partition Merge               ;
;     Dedicated logic registers      ; N/A until Partition Merge               ;
; Total registers                    ; N/A until Partition Merge               ;
; Total pins                         ; N/A until Partition Merge               ;
; Total virtual pins                 ; N/A until Partition Merge               ;
; Total memory bits                  ; N/A until Partition Merge               ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge               ;
; Total PLLs                         ; N/A until Partition Merge               ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; LightCycles        ; LightCycles        ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Thu Jul 24 19:04:57 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LightCycles -c LightCycles
Info: Found 2 design units, including 1 entities, in source file AI.vhd
    Info: Found design unit 1: AI-Behavioral
    Info: Found entity 1: AI
Info: Found 2 design units, including 1 entities, in source file colo_map.vhd
    Info: Found design unit 1: colo_map-Behavioral
    Info: Found entity 1: colo_map
Info: Found 2 design units, including 1 entities, in source file color_accel.vhd
    Info: Found design unit 1: color_accel-Behavioral
    Info: Found entity 1: color_accel
Info: Found 2 design units, including 1 entities, in source file color_map_dummy.vhd
    Info: Found design unit 1: color_map_dummy-Behavioral
    Info: Found entity 1: color_map_dummy
Info: Found 2 design units, including 1 entities, in source file crash_detect.vhd
    Info: Found design unit 1: crash_detect-Behavioral
    Info: Found entity 1: crash_detect
Info: Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info: Found design unit 1: d_ff-Behavioral
    Info: Found entity 1: d_ff
Info: Found 2 design units, including 1 entities, in source file hex_driver.vhd
    Info: Found design unit 1: HexDriver-Behavioral
    Info: Found entity 1: HexDriver
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-Behavioral
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file reg_2.vhd
    Info: Found design unit 1: reg_2-Behavioral
    Info: Found entity 1: reg_2
Info: Found 2 design units, including 1 entities, in source file reg_10.vhd
    Info: Found design unit 1: reg_10-Behavioral
    Info: Found entity 1: reg_10
Info: Found 2 design units, including 1 entities, in source file wall_detect.vhd
    Info: Found design unit 1: wall_detect-Behavioral
    Info: Found entity 1: wall_detect
Info: Found 2 design units, including 1 entities, in source file direction.vhd
    Info: Found design unit 1: direction-Behavioral
    Info: Found entity 1: direction
Info: Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info: Found design unit 1: edge_detector-Behavioral
    Info: Found entity 1: edge_detector
Info: Found 2 design units, including 1 entities, in source file front_wall.vhd
    Info: Found design unit 1: front_wall-Behavioral
    Info: Found entity 1: front_wall
Info: Found 2 design units, including 1 entities, in source file game_control.vhd
    Info: Found design unit 1: game_control-Behavioral
    Info: Found entity 1: game_control
Info: Found 2 design units, including 1 entities, in source file key_processor.vhd
    Info: Found design unit 1: key_processor-Behavioral
    Info: Found entity 1: key_processor
Info: Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info: Found design unit 1: keyboard-Behavioral
    Info: Found entity 1: keyboard
Info: Found 2 design units, including 1 entities, in source file LightCycles.vhd
    Info: Found design unit 1: LightCycles-Behavioral
    Info: Found entity 1: LightCycles
Info: Found 2 design units, including 1 entities, in source file next_wall.vhd
    Info: Found design unit 1: next_wall-Behavioral
    Info: Found entity 1: next_wall
Info: Found 2 design units, including 1 entities, in source file player_velocity_control.vhd
    Info: Found design unit 1: player_velocity_control-Behavioral
    Info: Found entity 1: player_velocity_control
Info: Found 2 design units, including 1 entities, in source file reg_8.vhd
    Info: Found design unit 1: reg_8-Behavioral
    Info: Found entity 1: reg_8
Info: Found 2 design units, including 1 entities, in source file reg_11.vhd
    Info: Found design unit 1: reg_11-Behavioral
    Info: Found entity 1: reg_11
Info: Found 2 design units, including 1 entities, in source file speed.vhd
    Info: Found design unit 1: speed-Behavioral
    Info: Found entity 1: speed
Info: Found 2 design units, including 1 entities, in source file VGA_controller.vhd
    Info: Found design unit 1: vga_controller-Behavioral
    Info: Found entity 1: vga_controller
Error (10349): VHDL Association List error at LightCycles.vhd(360): formal "speed_out" does not exist File: C:/altera/80/projects/fp/LightCycles.vhd Line: 360
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 196 megabytes
    Error: Processing ended: Thu Jul 24 19:05:01 2008
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


