
Slider_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e60  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004ff8  08004ff8  00014ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005030  08005030  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08005030  08005030  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005030  08005030  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005030  08005030  00015030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005034  08005034  00015034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08005038  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  200001e0  08005218  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000049c  08005218  0002049c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c0b  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f8c  00000000  00000000  00034e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e50  00000000  00000000  00037da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cc8  00000000  00000000  00038bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f60b  00000000  00000000  000398c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e6d2  00000000  00000000  00058ecb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b12fe  00000000  00000000  0006759d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011889b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cb8  00000000  00000000  00118918  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001e0 	.word	0x200001e0
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004fe0 	.word	0x08004fe0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001e4 	.word	0x200001e4
 80001d4:	08004fe0 	.word	0x08004fe0

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <get_amount_of_times>:

#include "FIFO.h"
#include <stdio.h>
#include <stdlib.h>

uint8_t get_amount_of_times(Fifo_data *data) {
 8000b14:	b480      	push	{r7}
 8000b16:	b085      	sub	sp, #20
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	uint8_t size = 1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	73fb      	strb	r3, [r7, #15]
	if (!data) {
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d107      	bne.n	8000b36 <get_amount_of_times+0x22>
		return 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	e00a      	b.n	8000b40 <get_amount_of_times+0x2c>
	}
	while (data->next) {
		size++;
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	73fb      	strb	r3, [r7, #15]
		data = data->next;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	607b      	str	r3, [r7, #4]
	while (data->next) {
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d1f5      	bne.n	8000b2a <get_amount_of_times+0x16>
	}
	return size;
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <read_data>:

uint16_t read_data(Fifo_data **data) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	uint16_t retVal;
	if (*data == NULL) {
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d102      	bne.n	8000b62 <read_data+0x16>
		return -1;
 8000b5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b60:	e012      	b.n	8000b88 <read_data+0x3c>
	} else {
		Fifo_data *new = NULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
		retVal = (*data)->time;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	889b      	ldrh	r3, [r3, #4]
 8000b6c:	817b      	strh	r3, [r7, #10]
		new = (*data)->next;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	60fb      	str	r3, [r7, #12]
		free(*data);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f004 f8d8 	bl	8004d30 <free>
		(*data) = new;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	601a      	str	r2, [r3, #0]
		return retVal;
 8000b86:	897b      	ldrh	r3, [r7, #10]
	}
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <getLast>:

// Temporary function
Fifo_data *getLast(Fifo_data *data)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	if(data)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d007      	beq.n	8000bae <getLast+0x1e>
	{
		while(data->next)
 8000b9e:	e002      	b.n	8000ba6 <getLast+0x16>
			data=data->next;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	607b      	str	r3, [r7, #4]
		while(data->next)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d1f8      	bne.n	8000ba0 <getLast+0x10>
	}
	return data;
 8000bae:	687b      	ldr	r3, [r7, #4]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <write_data_to_FIFO>:
void write_data_to_FIFO(Fifo_data **data, uint16_t val)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
	if(*data)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d015      	beq.n	8000bfc <write_data_to_FIFO+0x40>
	{
		Fifo_data * current =getLast(*data);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ffdb 	bl	8000b90 <getLast>
 8000bda:	60f8      	str	r0, [r7, #12]
		current->next=(Fifo_data *)malloc(sizeof(Fifo_data));
 8000bdc:	2008      	movs	r0, #8
 8000bde:	f004 f89f 	bl	8004d20 <malloc>
 8000be2:	4603      	mov	r3, r0
 8000be4:	461a      	mov	r2, r3
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	601a      	str	r2, [r3, #0]
		current->next->next = NULL;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
		current->next->time= val;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	887a      	ldrh	r2, [r7, #2]
 8000bf8:	809a      	strh	r2, [r3, #4]
	{
		(*data)=(Fifo_data*)malloc(sizeof(Fifo_data));
		(*data)->next=NULL;
		(*data)->time=val;
	}
}
 8000bfa:	e00e      	b.n	8000c1a <write_data_to_FIFO+0x5e>
		(*data)=(Fifo_data*)malloc(sizeof(Fifo_data));
 8000bfc:	2008      	movs	r0, #8
 8000bfe:	f004 f88f 	bl	8004d20 <malloc>
 8000c02:	4603      	mov	r3, r0
 8000c04:	461a      	mov	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	601a      	str	r2, [r3, #0]
		(*data)->next=NULL;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
		(*data)->time=val;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	809a      	strh	r2, [r3, #4]
}
 8000c1a:	bf00      	nop
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <read_time>:
int read_time(Fifo_data *data)
{
 8000c22:	b480      	push	{r7}
 8000c24:	b085      	sub	sp, #20
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
	int time = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	60fb      	str	r3, [r7, #12]
	if(!data)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d10a      	bne.n	8000c4a <read_time+0x28>
	{
		return 0;
 8000c34:	2300      	movs	r3, #0
 8000c36:	e00c      	b.n	8000c52 <read_time+0x30>
	}
	else{
		while(data)
		{
			time+=data->time;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	889b      	ldrh	r3, [r3, #4]
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4413      	add	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
			data=data->next;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	607b      	str	r3, [r7, #4]
		while(data)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1f3      	bne.n	8000c38 <read_time+0x16>
		}
	}
	return time;
 8000c50:	68fb      	ldr	r3, [r7, #12]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3714      	adds	r7, #20
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
	...

08000c60 <HAL_TIM_PeriodElapsedCallback>:
#include "self_timer.h"
#include "main.h"

MotorErr retval = MOTOR_OK;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6) {
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a3b      	ldr	r2, [pc, #236]	; (8000d5c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d160      	bne.n	8000d34 <HAL_TIM_PeriodElapsedCallback+0xd4>
		if(MOTOR_OK == retval)
 8000c72:	4b3b      	ldr	r3, [pc, #236]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d117      	bne.n	8000caa <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			for(int i=0;i<MOTORS_NUM;i++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	e010      	b.n	8000ca2 <HAL_TIM_PeriodElapsedCallback+0x42>
			{
				retval = motorRun(&Motor_set[i]);
 8000c80:	697a      	ldr	r2, [r7, #20]
 8000c82:	4613      	mov	r3, r2
 8000c84:	011b      	lsls	r3, r3, #4
 8000c86:	1a9b      	subs	r3, r3, r2
 8000c88:	00db      	lsls	r3, r3, #3
 8000c8a:	4a36      	ldr	r2, [pc, #216]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 fb8e 	bl	80013b0 <motorRun>
 8000c94:	4603      	mov	r3, r0
 8000c96:	461a      	mov	r2, r3
 8000c98:	4b31      	ldr	r3, [pc, #196]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000c9a:	701a      	strb	r2, [r3, #0]
			for(int i=0;i<MOTORS_NUM;i++)
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	ddeb      	ble.n	8000c80 <HAL_TIM_PeriodElapsedCallback+0x20>
			state = run_trigger(&timer_T);
		else {
			// Do nothing
		}
	}
}
 8000ca8:	e054      	b.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0xf4>
		else if(MOTOR_INTERRUPT_ERROR == retval)
 8000caa:	4b2d      	ldr	r3, [pc, #180]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d12c      	bne.n	8000d0c <HAL_TIM_PeriodElapsedCallback+0xac>
			for(int i=0;i<MOTORS_NUM;i++)
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	613b      	str	r3, [r7, #16]
 8000cb6:	e025      	b.n	8000d04 <HAL_TIM_PeriodElapsedCallback+0xa4>
				if(i==0)
 8000cb8:	693b      	ldr	r3, [r7, #16]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d107      	bne.n	8000cce <HAL_TIM_PeriodElapsedCallback+0x6e>
					retval = set(Motor_set);
 8000cbe:	4829      	ldr	r0, [pc, #164]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000cc0:	f000 fd80 	bl	80017c4 <set>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	4b25      	ldr	r3, [pc, #148]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000cca:	701a      	strb	r2, [r3, #0]
 8000ccc:	e00d      	b.n	8000cea <HAL_TIM_PeriodElapsedCallback+0x8a>
					retval = set_for_angle(&Motor_set[i]);
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	011b      	lsls	r3, r3, #4
 8000cd4:	1a9b      	subs	r3, r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4a22      	ldr	r2, [pc, #136]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000cda:	4413      	add	r3, r2
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f000 fdd9 	bl	8001894 <set_for_angle>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4b1e      	ldr	r3, [pc, #120]	; (8000d60 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000ce8:	701a      	strb	r2, [r3, #0]
				motorStartMove(&Motor_set[i]);
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4613      	mov	r3, r2
 8000cee:	011b      	lsls	r3, r3, #4
 8000cf0:	1a9b      	subs	r3, r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	4a1b      	ldr	r2, [pc, #108]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000cf6:	4413      	add	r3, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f000 fbf2 	bl	80014e2 <motorStartMove>
			for(int i=0;i<MOTORS_NUM;i++)
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	3301      	adds	r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	ddd6      	ble.n	8000cb8 <HAL_TIM_PeriodElapsedCallback+0x58>
}
 8000d0a:	e023      	b.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0xf4>
			for(int i=0;i<MOTORS_NUM;i++)
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	e00c      	b.n	8000d2c <HAL_TIM_PeriodElapsedCallback+0xcc>
				motorStop(&Motor_set[i]);
 8000d12:	68fa      	ldr	r2, [r7, #12]
 8000d14:	4613      	mov	r3, r2
 8000d16:	011b      	lsls	r3, r3, #4
 8000d18:	1a9b      	subs	r3, r3, r2
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	4a11      	ldr	r2, [pc, #68]	; (8000d64 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000d1e:	4413      	add	r3, r2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f000 fb18 	bl	8001356 <motorStop>
			for(int i=0;i<MOTORS_NUM;i++)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	ddef      	ble.n	8000d12 <HAL_TIM_PeriodElapsedCallback+0xb2>
}
 8000d32:	e00f      	b.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0xf4>
	} else if (htim->Instance == TIM7) {
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a0b      	ldr	r2, [pc, #44]	; (8000d68 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d10a      	bne.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0xf4>
		if (1 == state)
 8000d3e:	4b0b      	ldr	r3, [pc, #44]	; (8000d6c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d106      	bne.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0xf4>
			state = run_trigger(&timer_T);
 8000d46:	480a      	ldr	r0, [pc, #40]	; (8000d70 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d48:	f000 fcbc 	bl	80016c4 <run_trigger>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	461a      	mov	r2, r3
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d52:	701a      	strb	r2, [r3, #0]
}
 8000d54:	bf00      	nop
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40001000 	.word	0x40001000
 8000d60:	200001fc 	.word	0x200001fc
 8000d64:	20000228 	.word	0x20000228
 8000d68:	40001400 	.word	0x40001400
 8000d6c:	20000000 	.word	0x20000000
 8000d70:	20000210 	.word	0x20000210

08000d74 <add_motors>:
				},
};


void add_motors(Motor_T *sett)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	sett[0]=motor1;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a0e      	ldr	r2, [pc, #56]	; (8000db8 <add_motors+0x44>)
 8000d80:	4618      	mov	r0, r3
 8000d82:	4611      	mov	r1, r2
 8000d84:	2378      	movs	r3, #120	; 0x78
 8000d86:	461a      	mov	r2, r3
 8000d88:	f003 ffda 	bl	8004d40 <memcpy>
	sett[1]=motor2;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3378      	adds	r3, #120	; 0x78
 8000d90:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <add_motors+0x48>)
 8000d92:	4618      	mov	r0, r3
 8000d94:	4611      	mov	r1, r2
 8000d96:	2378      	movs	r3, #120	; 0x78
 8000d98:	461a      	mov	r2, r3
 8000d9a:	f003 ffd1 	bl	8004d40 <memcpy>
	sett[2]=motor3;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	33f0      	adds	r3, #240	; 0xf0
 8000da2:	4a07      	ldr	r2, [pc, #28]	; (8000dc0 <add_motors+0x4c>)
 8000da4:	4618      	mov	r0, r3
 8000da6:	4611      	mov	r1, r2
 8000da8:	2378      	movs	r3, #120	; 0x78
 8000daa:	461a      	mov	r2, r3
 8000dac:	f003 ffc8 	bl	8004d40 <memcpy>
}
 8000db0:	bf00      	nop
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000008 	.word	0x20000008
 8000dbc:	20000080 	.word	0x20000080
 8000dc0:	200000f8 	.word	0x200000f8

08000dc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dda:	4b53      	ldr	r3, [pc, #332]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000ddc:	695b      	ldr	r3, [r3, #20]
 8000dde:	4a52      	ldr	r2, [pc, #328]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000de0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000de4:	6153      	str	r3, [r2, #20]
 8000de6:	4b50      	ldr	r3, [pc, #320]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000de8:	695b      	ldr	r3, [r3, #20]
 8000dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	4b4d      	ldr	r3, [pc, #308]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000df4:	695b      	ldr	r3, [r3, #20]
 8000df6:	4a4c      	ldr	r2, [pc, #304]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000df8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dfc:	6153      	str	r3, [r2, #20]
 8000dfe:	4b4a      	ldr	r3, [pc, #296]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e0a:	4b47      	ldr	r3, [pc, #284]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	4a46      	ldr	r2, [pc, #280]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e14:	6153      	str	r3, [r2, #20]
 8000e16:	4b44      	ldr	r3, [pc, #272]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e1e:	60bb      	str	r3, [r7, #8]
 8000e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e22:	4b41      	ldr	r3, [pc, #260]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e24:	695b      	ldr	r3, [r3, #20]
 8000e26:	4a40      	ldr	r2, [pc, #256]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e2c:	6153      	str	r3, [r2, #20]
 8000e2e:	4b3e      	ldr	r3, [pc, #248]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e30:	695b      	ldr	r3, [r3, #20]
 8000e32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3a:	4b3b      	ldr	r3, [pc, #236]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e3c:	695b      	ldr	r3, [r3, #20]
 8000e3e:	4a3a      	ldr	r2, [pc, #232]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000e44:	6153      	str	r3, [r2, #20]
 8000e46:	4b38      	ldr	r3, [pc, #224]	; (8000f28 <MX_GPIO_Init+0x164>)
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e4e:	603b      	str	r3, [r7, #0]
 8000e50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAMERA_T_Pin|MOBILE_T_Pin, GPIO_PIN_SET);
 8000e52:	2201      	movs	r2, #1
 8000e54:	2124      	movs	r1, #36	; 0x24
 8000e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5a:	f001 fb27 	bl	80024ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR2_MS1_Pin|MOTOR2_STEP_Pin|MOTOR2_DIR_Pin|MOTOR1_STEP_Pin, GPIO_PIN_RESET);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8000e64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e68:	f001 fb20 	bl	80024ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR2_SLEEP_Pin|MOTOR2_RESET_Pin|MOTOR1_MS1_Pin|MOTOR1_RESET_Pin
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f641 71f0 	movw	r1, #8176	; 0x1ff0
 8000e72:	482e      	ldr	r0, [pc, #184]	; (8000f2c <MX_GPIO_Init+0x168>)
 8000e74:	f001 fb1a 	bl	80024ac <HAL_GPIO_WritePin>
                          |MOTOR1_SLEEP_Pin|MOTOR1_DIR_Pin|MOTOR3_MS3_Pin|MOTOR3_MS2_Pin
                          |MOTOR3_MS1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR2_MS2_Pin|MOTOR2_MS3_Pin|MOTOR1_MS3_Pin|MOTOR1_MS2_Pin
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f24c 0173 	movw	r1, #49267	; 0xc073
 8000e7e:	482c      	ldr	r0, [pc, #176]	; (8000f30 <MX_GPIO_Init+0x16c>)
 8000e80:	f001 fb14 	bl	80024ac <HAL_GPIO_WritePin>
                          |MOTOR3_DIR_Pin|MOTOR3_STEP_Pin|MOTOR3_SLEEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR3_RESET_GPIO_Port, MOTOR3_RESET_Pin, GPIO_PIN_RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	2104      	movs	r1, #4
 8000e88:	482a      	ldr	r0, [pc, #168]	; (8000f34 <MX_GPIO_Init+0x170>)
 8000e8a:	f001 fb0f 	bl	80024ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = CAMERA_T_Pin|MOTOR2_MS1_Pin|MOBILE_T_Pin|MOTOR2_STEP_Pin
 8000e8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e92:	617b      	str	r3, [r7, #20]
                          |MOTOR2_DIR_Pin|MOTOR1_STEP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eaa:	f001 f975 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = MOTOR2_SLEEP_Pin|MOTOR2_RESET_Pin|MOTOR1_MS1_Pin|MOTOR1_RESET_Pin
 8000eae:	f641 73f0 	movw	r3, #8176	; 0x1ff0
 8000eb2:	617b      	str	r3, [r7, #20]
                          |MOTOR1_SLEEP_Pin|MOTOR1_DIR_Pin|MOTOR3_MS3_Pin|MOTOR3_MS2_Pin
                          |MOTOR3_MS1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4819      	ldr	r0, [pc, #100]	; (8000f2c <MX_GPIO_Init+0x168>)
 8000ec8:	f001 f966 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR2_MS2_Pin|MOTOR2_MS3_Pin|MOTOR1_MS3_Pin|MOTOR1_MS2_Pin
 8000ecc:	f24c 0373 	movw	r3, #49267	; 0xc073
 8000ed0:	617b      	str	r3, [r7, #20]
                          |MOTOR3_DIR_Pin|MOTOR3_STEP_Pin|MOTOR3_SLEEP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ede:	f107 0314 	add.w	r3, r7, #20
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	4812      	ldr	r0, [pc, #72]	; (8000f30 <MX_GPIO_Init+0x16c>)
 8000ee6:	f001 f957 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LIMIT_SWITCH_Pin;
 8000eea:	2304      	movs	r3, #4
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_GPIO_Init+0x174>)
 8000ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LIMIT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	480c      	ldr	r0, [pc, #48]	; (8000f30 <MX_GPIO_Init+0x16c>)
 8000efe:	f001 f94b 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR3_RESET_Pin;
 8000f02:	2304      	movs	r3, #4
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f06:	2301      	movs	r3, #1
 8000f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR3_RESET_GPIO_Port, &GPIO_InitStruct);
 8000f12:	f107 0314 	add.w	r3, r7, #20
 8000f16:	4619      	mov	r1, r3
 8000f18:	4806      	ldr	r0, [pc, #24]	; (8000f34 <MX_GPIO_Init+0x170>)
 8000f1a:	f001 f93d 	bl	8002198 <HAL_GPIO_Init>

}
 8000f1e:	bf00      	nop
 8000f20:	3728      	adds	r7, #40	; 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	48000800 	.word	0x48000800
 8000f30:	48000400 	.word	0x48000400
 8000f34:	48000c00 	.word	0x48000c00
 8000f38:	10110000 	.word	0x10110000

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f42:	f000 ff51 	bl	8001de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f46:	f000 f877 	bl	8001038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4a:	f7ff ff3b 	bl	8000dc4 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000f4e:	f000 fdf7 	bl	8001b40 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8000f52:	f000 fea3 	bl	8001c9c <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8000f56:	f000 fe29 	bl	8001bac <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

	add_motors(Motor_set);
 8000f5a:	4830      	ldr	r0, [pc, #192]	; (800101c <main+0xe0>)
 8000f5c:	f7ff ff0a 	bl	8000d74 <add_motors>
	write_data_to_FIFO(&(Motor_set[0].fifo), 20);
 8000f60:	2114      	movs	r1, #20
 8000f62:	482f      	ldr	r0, [pc, #188]	; (8001020 <main+0xe4>)
 8000f64:	f7ff fe2a 	bl	8000bbc <write_data_to_FIFO>
	write_data_to_FIFO(&(Motor_set[0].fifo), 12);
 8000f68:	210c      	movs	r1, #12
 8000f6a:	482d      	ldr	r0, [pc, #180]	; (8001020 <main+0xe4>)
 8000f6c:	f7ff fe26 	bl	8000bbc <write_data_to_FIFO>
	write_data_to_FIFO(&(Motor_set[0].fifo), 30);
 8000f70:	211e      	movs	r1, #30
 8000f72:	482b      	ldr	r0, [pc, #172]	; (8001020 <main+0xe4>)
 8000f74:	f7ff fe22 	bl	8000bbc <write_data_to_FIFO>
	write_data_to_FIFO(&(Motor_set[0].fifo), 10);
 8000f78:	210a      	movs	r1, #10
 8000f7a:	4829      	ldr	r0, [pc, #164]	; (8001020 <main+0xe4>)
 8000f7c:	f7ff fe1e 	bl	8000bbc <write_data_to_FIFO>
	init_t(&timer_T, Motor_set);
 8000f80:	4926      	ldr	r1, [pc, #152]	; (800101c <main+0xe0>)
 8000f82:	4828      	ldr	r0, [pc, #160]	; (8001024 <main+0xe8>)
 8000f84:	f000 fc05 	bl	8001792 <init_t>
	Motor_set[1].device.positionStart= -170;
 8000f88:	4b24      	ldr	r3, [pc, #144]	; (800101c <main+0xe0>)
 8000f8a:	f06f 02a9 	mvn.w	r2, #169	; 0xa9
 8000f8e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	Motor_set[1].device.positionEnd = 300;
 8000f92:	4b22      	ldr	r3, [pc, #136]	; (800101c <main+0xe0>)
 8000f94:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f98:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	Motor_set[2].device.positionStart = -170;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <main+0xe0>)
 8000f9e:	f06f 02a9 	mvn.w	r2, #169	; 0xa9
 8000fa2:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	Motor_set[2].device.positionEnd = 300;
 8000fa6:	4b1d      	ldr	r3, [pc, #116]	; (800101c <main+0xe0>)
 8000fa8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000fac:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148


	for (int i = 0; i < MOTORS_NUM; i++) {
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	e01f      	b.n	8000ff6 <main+0xba>
		Motor_Init(Motor_set+i);
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	1a9b      	subs	r3, r3, r2
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <main+0xe0>)
 8000fc4:	4413      	add	r3, r2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 f982 	bl	80012d0 <Motor_Init>
		if(i==0)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d103      	bne.n	8000fda <main+0x9e>
			set(Motor_set);
 8000fd2:	4812      	ldr	r0, [pc, #72]	; (800101c <main+0xe0>)
 8000fd4:	f000 fbf6 	bl	80017c4 <set>
 8000fd8:	e00a      	b.n	8000ff0 <main+0xb4>
		else
			set_for_angle(Motor_set+i);
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	1a9b      	subs	r3, r3, r2
 8000fe2:	00db      	lsls	r3, r3, #3
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	; (800101c <main+0xe0>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fc52 	bl	8001894 <set_for_angle>
	for (int i = 0; i < MOTORS_NUM; i++) {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	dddc      	ble.n	8000fb6 <main+0x7a>

	}
	motorStartMove(Motor_set);
 8000ffc:	4807      	ldr	r0, [pc, #28]	; (800101c <main+0xe0>)
 8000ffe:	f000 fa70 	bl	80014e2 <motorStartMove>
	motorStartMove(&Motor_set[1]);
 8001002:	4809      	ldr	r0, [pc, #36]	; (8001028 <main+0xec>)
 8001004:	f000 fa6d 	bl	80014e2 <motorStartMove>
	motorStartMove(&Motor_set[2]);
 8001008:	4808      	ldr	r0, [pc, #32]	; (800102c <main+0xf0>)
 800100a:	f000 fa6a 	bl	80014e2 <motorStartMove>
	HAL_TIM_Base_Start_IT(&htim6);
 800100e:	4808      	ldr	r0, [pc, #32]	; (8001030 <main+0xf4>)
 8001010:	f002 fdfa 	bl	8003c08 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001014:	4807      	ldr	r0, [pc, #28]	; (8001034 <main+0xf8>)
 8001016:	f002 fdf7 	bl	8003c08 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800101a:	e7fe      	b.n	800101a <main+0xde>
 800101c:	20000228 	.word	0x20000228
 8001020:	20000298 	.word	0x20000298
 8001024:	20000210 	.word	0x20000210
 8001028:	200002a0 	.word	0x200002a0
 800102c:	20000318 	.word	0x20000318
 8001030:	20000394 	.word	0x20000394
 8001034:	200003d4 	.word	0x200003d4

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b0a6      	sub	sp, #152	; 0x98
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001042:	2228      	movs	r2, #40	; 0x28
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f003 fe85 	bl	8004d56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2258      	movs	r2, #88	; 0x58
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f003 fe77 	bl	8004d56 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001068:	2301      	movs	r3, #1
 800106a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800106c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001070:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001072:	2301      	movs	r3, #1
 8001074:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001076:	2302      	movs	r3, #2
 8001078:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800107c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001080:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001084:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001088:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800108c:	2300      	movs	r3, #0
 800108e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001092:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001096:	4618      	mov	r0, r3
 8001098:	f001 fa20 	bl	80024dc <HAL_RCC_OscConfig>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010a2:	f000 f827 	bl	80010f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a6:	230f      	movs	r3, #15
 80010a8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010aa:	2302      	movs	r3, #2
 80010ac:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010b6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010c0:	2102      	movs	r1, #2
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 f920 	bl	8003308 <HAL_RCC_ClockConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010ce:	f000 f811 	bl	80010f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80010d2:	2304      	movs	r3, #4
 80010d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	4618      	mov	r0, r3
 80010de:	f002 fb49 	bl	8003774 <HAL_RCCEx_PeriphCLKConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80010e8:	f000 f804 	bl	80010f4 <Error_Handler>
  }
}
 80010ec:	bf00      	nop
 80010ee:	3798      	adds	r7, #152	; 0x98
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr

08001102 <Motor_PinMode>:
 * 4 -> 1/16 steep
 *
 * While init mircosteep is set to 0 ( Full steep)
 ********************************************/

void Motor_PinMode(Motor_T *sett) {
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sett->Pin_Steep.PORT, sett->Pin_Steep.PIN,
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6998      	ldr	r0, [r3, #24]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	8b99      	ldrh	r1, [r3, #28]
			(sett->flags.isOn) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(sett->Pin_Steep.PORT, sett->Pin_Steep.PIN,
 800111e:	461a      	mov	r2, r3
 8001120:	f001 f9c4 	bl	80024ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(sett->Pin_Reset.PORT, sett->Pin_Reset.PIN,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	8899      	ldrh	r1, [r3, #4]
			(sett->flags.reset) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(sett->Pin_Reset.PORT, sett->Pin_Reset.PIN,
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	bf0c      	ite	eq
 800113c:	2301      	moveq	r3, #1
 800113e:	2300      	movne	r3, #0
 8001140:	b2db      	uxtb	r3, r3
 8001142:	461a      	mov	r2, r3
 8001144:	f001 f9b2 	bl	80024ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(sett->Pin_Sleep.PORT, sett->Pin_Sleep.PIN,
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6898      	ldr	r0, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	8999      	ldrh	r1, [r3, #12]
			(sett->flags.sleep) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(sett->Pin_Sleep.PORT, sett->Pin_Sleep.PIN,
 8001156:	f003 0304 	and.w	r3, r3, #4
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	bf0c      	ite	eq
 8001160:	2301      	moveq	r3, #1
 8001162:	2300      	movne	r3, #0
 8001164:	b2db      	uxtb	r3, r3
 8001166:	461a      	mov	r2, r3
 8001168:	f001 f9a0 	bl	80024ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(sett->Pin_Direction.PORT, sett->Pin_Direction.PIN,
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6918      	ldr	r0, [r3, #16]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	8a99      	ldrh	r1, [r3, #20]
			(sett->flags.direction) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	b2db      	uxtb	r3, r3
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(sett->Pin_Direction.PORT, sett->Pin_Direction.PIN,
 8001184:	461a      	mov	r2, r3
 8001186:	f001 f991 	bl	80024ac <HAL_GPIO_WritePin>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
	...

08001194 <Motor_MicroPinSet>:

MotorErr Motor_MicroPinSet(Motor_T *sett) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
	MotorErr retValue = MOTOR_OK;
 800119c:	2300      	movs	r3, #0
 800119e:	73fb      	strb	r3, [r7, #15]
	switch (sett->device.microstep) {
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	f200 808b 	bhi.w	80012c2 <Motor_MicroPinSet+0x12e>
 80011ac:	a201      	add	r2, pc, #4	; (adr r2, 80011b4 <Motor_MicroPinSet+0x20>)
 80011ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b2:	bf00      	nop
 80011b4:	080011c9 	.word	0x080011c9
 80011b8:	080011fb 	.word	0x080011fb
 80011bc:	0800122d 	.word	0x0800122d
 80011c0:	0800125f 	.word	0x0800125f
 80011c4:	08001291 	.word	0x08001291
	case 0:
		HAL_GPIO_WritePin(sett->MS1.PORT, sett->MS1.PIN, GPIO_PIN_RESET);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a18      	ldr	r0, [r3, #32]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80011d0:	2200      	movs	r2, #0
 80011d2:	4619      	mov	r1, r3
 80011d4:	f001 f96a 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS2.PORT, sett->MS2.PIN, GPIO_PIN_RESET);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80011e0:	2200      	movs	r2, #0
 80011e2:	4619      	mov	r1, r3
 80011e4:	f001 f962 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS3.PORT, sett->MS3.PIN, GPIO_PIN_RESET);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80011f0:	2200      	movs	r2, #0
 80011f2:	4619      	mov	r1, r3
 80011f4:	f001 f95a 	bl	80024ac <HAL_GPIO_WritePin>
		break;
 80011f8:	e065      	b.n	80012c6 <Motor_MicroPinSet+0x132>
	case 1:
		HAL_GPIO_WritePin(sett->MS1.PORT, sett->MS1.PIN, GPIO_PIN_SET);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6a18      	ldr	r0, [r3, #32]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001202:	2201      	movs	r2, #1
 8001204:	4619      	mov	r1, r3
 8001206:	f001 f951 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS2.PORT, sett->MS2.PIN, GPIO_PIN_RESET);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001212:	2200      	movs	r2, #0
 8001214:	4619      	mov	r1, r3
 8001216:	f001 f949 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS3.PORT, sett->MS3.PIN, GPIO_PIN_RESET);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001222:	2200      	movs	r2, #0
 8001224:	4619      	mov	r1, r3
 8001226:	f001 f941 	bl	80024ac <HAL_GPIO_WritePin>
		break;
 800122a:	e04c      	b.n	80012c6 <Motor_MicroPinSet+0x132>
	case 2:
		HAL_GPIO_WritePin(sett->MS1.PORT, sett->MS1.PIN, GPIO_PIN_RESET);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a18      	ldr	r0, [r3, #32]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001234:	2200      	movs	r2, #0
 8001236:	4619      	mov	r1, r3
 8001238:	f001 f938 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS2.PORT, sett->MS2.PIN, GPIO_PIN_SET);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001244:	2201      	movs	r2, #1
 8001246:	4619      	mov	r1, r3
 8001248:	f001 f930 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS3.PORT, sett->MS3.PIN, GPIO_PIN_RESET);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001254:	2200      	movs	r2, #0
 8001256:	4619      	mov	r1, r3
 8001258:	f001 f928 	bl	80024ac <HAL_GPIO_WritePin>
		break;
 800125c:	e033      	b.n	80012c6 <Motor_MicroPinSet+0x132>
	case 3:
		HAL_GPIO_WritePin(sett->MS1.PORT, sett->MS1.PIN, GPIO_PIN_SET);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6a18      	ldr	r0, [r3, #32]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001266:	2201      	movs	r2, #1
 8001268:	4619      	mov	r1, r3
 800126a:	f001 f91f 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS2.PORT, sett->MS2.PIN, GPIO_PIN_SET);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001276:	2201      	movs	r2, #1
 8001278:	4619      	mov	r1, r3
 800127a:	f001 f917 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS3.PORT, sett->MS3.PIN, GPIO_PIN_RESET);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001286:	2200      	movs	r2, #0
 8001288:	4619      	mov	r1, r3
 800128a:	f001 f90f 	bl	80024ac <HAL_GPIO_WritePin>
		break;
 800128e:	e01a      	b.n	80012c6 <Motor_MicroPinSet+0x132>

	case 4:
		HAL_GPIO_WritePin(sett->MS1.PORT, sett->MS1.PIN, GPIO_PIN_SET);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a18      	ldr	r0, [r3, #32]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001298:	2201      	movs	r2, #1
 800129a:	4619      	mov	r1, r3
 800129c:	f001 f906 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS2.PORT, sett->MS2.PIN, GPIO_PIN_SET);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80012a8:	2201      	movs	r2, #1
 80012aa:	4619      	mov	r1, r3
 80012ac:	f001 f8fe 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(sett->MS3.PORT, sett->MS3.PIN, GPIO_PIN_SET);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80012b8:	2201      	movs	r2, #1
 80012ba:	4619      	mov	r1, r3
 80012bc:	f001 f8f6 	bl	80024ac <HAL_GPIO_WritePin>
		break;
 80012c0:	e001      	b.n	80012c6 <Motor_MicroPinSet+0x132>
	default:
		retValue = MOTOR_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	73fb      	strb	r3, [r7, #15]
	}
	return retValue;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <Motor_Init>:

void Motor_Init(Motor_T *sett) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	sett->flags.isOn = 0;
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80012de:	f36f 0300 	bfc	r3, #0, #1
 80012e2:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.reset = 0;
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80012ec:	f36f 0341 	bfc	r3, #1, #1
 80012f0:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.direction = CWC;
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 80012fa:	f36f 03c3 	bfc	r3, #3, #1
 80012fe:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.sleep = 1;
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.stepPhase = LOW;
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001316:	f36f 1304 	bfc	r3, #4, #1
 800131a:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38

	sett->counter.pulse = 0;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	sett->counter.stepLeft = 0;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	641a      	str	r2, [r3, #64]	; 0x40
	sett->data.position = 0;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	661a      	str	r2, [r3, #96]	; 0x60
	sett->device.points_num = -1;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	22ff      	movs	r2, #255	; 0xff
 8001336:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	sett->device.microstep = 0;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Motor_PinMode(sett);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff fedd 	bl	8001102 <Motor_PinMode>
	Motor_MicroPinSet(sett);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff ff23 	bl	8001194 <Motor_MicroPinSet>
}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <motorStop>:

MotorErr motorStop(Motor_T *sett) {
 8001356:	b580      	push	{r7, lr}
 8001358:	b084      	sub	sp, #16
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
	MotorErr retval = MOTOR_OK;
 800135e:	2300      	movs	r3, #0
 8001360:	73fb      	strb	r3, [r7, #15]

	if (sett->flags.reset) {
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <motorStop+0x20>
		return MOTOR_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e018      	b.n	80013a8 <motorStop+0x52>
	}

	sett->flags.isOn = 0;
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800137c:	f36f 0300 	bfc	r3, #0, #1
 8001380:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.sleep = 1;
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.stepPhase = LOW;
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001398:	f36f 1304 	bfc	r3, #4, #1
 800139c:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	Motor_PinMode(sett);
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff feae 	bl	8001102 <Motor_PinMode>

	return retval;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3710      	adds	r7, #16
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <motorRun>:
MotorErr motorRun(Motor_T *sett) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	MotorErr retval = MOTOR_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	73fb      	strb	r3, [r7, #15]
	if (!sett->flags.reset && !sett->flags.sleep) {
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f040 8081 	bne.w	80014d0 <motorRun+0x120>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d178      	bne.n	80014d0 <motorRun+0x120>
		--(sett->counter.changeTime);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80013e2:	3b01      	subs	r3, #1
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	879a      	strh	r2, [r3, #60]	; 0x3c
		if (sett->counter.changeTime <= 0) {
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d171      	bne.n	80014d6 <motorRun+0x126>
			sett->counter.changeTime = sett->counter.pulse;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	879a      	strh	r2, [r3, #60]	; 0x3c
			--(sett->counter.stepLeft);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	1e5a      	subs	r2, r3, #1
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	641a      	str	r2, [r3, #64]	; 0x40

			if (sett->counter.stepLeft <= 0) {
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	2b00      	cmp	r3, #0
 800140c:	dc04      	bgt.n	8001418 <motorRun+0x68>
				motorStop(sett);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f7ff ffa1 	bl	8001356 <motorStop>
				return MOTOR_INTERRUPT_ERROR;
 8001414:	2302      	movs	r3, #2
 8001416:	e060      	b.n	80014da <motorRun+0x12a>
			}

			switch (sett->flags.stepPhase) {
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800141e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	d010      	beq.n	800144a <motorRun+0x9a>
 8001428:	2b01      	cmp	r3, #1
 800142a:	d148      	bne.n	80014be <motorRun+0x10e>
			case HIGH:
				sett->flags.stepPhase = LOW;
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001432:	f36f 1304 	bfc	r3, #4, #1
 8001436:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
				sett->flags.isOn = 0;
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001440:	f36f 0300 	bfc	r3, #0, #1
 8001444:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
				break;
 8001448:	e03b      	b.n	80014c2 <motorRun+0x112>
			case LOW:
				sett->flags.stepPhase = HIGH;
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001450:	f043 0310 	orr.w	r3, r3, #16
 8001454:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
				sett->flags.isOn = 1;
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
				if (sett->flags.direction == CWC) {
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800146c:	f003 0308 	and.w	r3, r3, #8
 8001470:	b2db      	uxtb	r3, r3
 8001472:	2b00      	cmp	r3, #0
 8001474:	d111      	bne.n	800149a <motorRun+0xea>
					sett->data.position -= sett->device.stepSize;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147a:	ee07 3a90 	vmov	s15, r3
 800147e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001488:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001490:	ee17 2a90 	vmov	r2, s15
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	661a      	str	r2, [r3, #96]	; 0x60
				} else {
					sett->data.position += sett->device.stepSize;
				}
				break;
 8001498:	e013      	b.n	80014c2 <motorRun+0x112>
					sett->data.position += sett->device.stepSize;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80014ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014b4:	ee17 2a90 	vmov	r2, s15
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	661a      	str	r2, [r3, #96]	; 0x60
				break;
 80014bc:	e001      	b.n	80014c2 <motorRun+0x112>
			default:
				retval = MOTOR_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	73fb      	strb	r3, [r7, #15]
			}
			if (retval == MOTOR_OK) {
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d106      	bne.n	80014d6 <motorRun+0x126>
				Motor_PinMode(sett);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff fe1a 	bl	8001102 <Motor_PinMode>
		if (sett->counter.changeTime <= 0) {
 80014ce:	e002      	b.n	80014d6 <motorRun+0x126>
			}
		}
	} else {
		retval = MOTOR_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	73fb      	strb	r3, [r7, #15]
 80014d4:	e000      	b.n	80014d8 <motorRun+0x128>
		if (sett->counter.changeTime <= 0) {
 80014d6:	bf00      	nop
	}

	return retval;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <motorStartMove>:
MotorErr motorStartMove(Motor_T *sett) {
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
	if (sett->counter.stepLeft <= 0 || sett->counter.pulse <= 0) {
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	dd04      	ble.n	80014fc <motorStartMove+0x1a>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <motorStartMove+0x1e>
		return MOTOR_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e025      	b.n	800154c <motorStartMove+0x6a>
	}

	if (sett->flags.reset) {
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	b2db      	uxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <motorStartMove+0x32>
		return MOTOR_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e01b      	b.n	800154c <motorStartMove+0x6a>
	}

	if (sett->flags.stepPhase != LOW) {
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <motorStartMove+0x46>
		return MOTOR_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e011      	b.n	800154c <motorStartMove+0x6a>
	}

	sett->flags.sleep = 0;
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800152e:	f36f 0382 	bfc	r3, #2, #1
 8001532:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.isOn = 1;
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38

	Motor_PinMode(sett);
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff fddc 	bl	8001102 <Motor_PinMode>

	return MOTOR_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <prepareMotor>:

void prepareMotor(Motor_T *sett)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
	if(sett->device.positionStart <0)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001560:	2b00      	cmp	r3, #0
 8001562:	da07      	bge.n	8001574 <prepareMotor+0x20>
		sett->flags.direction = CWC;
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800156a:	f36f 03c3 	bfc	r3, #3, #1
 800156e:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 8001572:	e006      	b.n	8001582 <prepareMotor+0x2e>
	else
		sett->flags.direction = CW;
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800157a:	f043 0308 	orr.w	r3, r3, #8
 800157e:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38

	sett->flags.sleep = 0;
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001588:	f36f 0382 	bfc	r3, #2, #1
 800158c:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.isOn = 1;
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38

	uint8_t iter = ceil(abs(sett->device.positionStart)/sett->device.stepSize);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	bfb8      	it	lt
 80015a6:	425b      	neglt	r3, r3
 80015a8:	ee07 3a90 	vmov	s15, r3
 80015ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80015b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ba:	ee16 0a90 	vmov	r0, s13
 80015be:	f7fe ff6f 	bl	80004a0 <__aeabi_f2d>
 80015c2:	4603      	mov	r3, r0
 80015c4:	460c      	mov	r4, r1
 80015c6:	ec44 3b10 	vmov	d0, r3, r4
 80015ca:	f003 fc89 	bl	8004ee0 <ceil>
 80015ce:	ec54 3b10 	vmov	r3, r4, d0
 80015d2:	4618      	mov	r0, r3
 80015d4:	4621      	mov	r1, r4
 80015d6:	f7ff fa7d 	bl	8000ad4 <__aeabi_d2uiz>
 80015da:	4603      	mov	r3, r0
 80015dc:	72fb      	strb	r3, [r7, #11]
	Motor_PinMode(sett);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fd8f 	bl	8001102 <Motor_PinMode>

	for(int i=0;i<iter;++i)
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e018      	b.n	800161c <prepareMotor+0xc8>
	{
		HAL_GPIO_WritePin(sett->Pin_Steep.PORT, sett->Pin_Steep.PIN, GPIO_PIN_SET);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6998      	ldr	r0, [r3, #24]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	8b9b      	ldrh	r3, [r3, #28]
 80015f2:	2201      	movs	r2, #1
 80015f4:	4619      	mov	r1, r3
 80015f6:	f000 ff59 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80015fa:	2001      	movs	r0, #1
 80015fc:	f000 fc5a 	bl	8001eb4 <HAL_Delay>
		HAL_GPIO_WritePin(sett->Pin_Steep.PORT, sett->Pin_Steep.PIN, GPIO_PIN_RESET);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6998      	ldr	r0, [r3, #24]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	8b9b      	ldrh	r3, [r3, #28]
 8001608:	2200      	movs	r2, #0
 800160a:	4619      	mov	r1, r3
 800160c:	f000 ff4e 	bl	80024ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001610:	2001      	movs	r0, #1
 8001612:	f000 fc4f 	bl	8001eb4 <HAL_Delay>
	for(int i=0;i<iter;++i)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	7afb      	ldrb	r3, [r7, #11]
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	429a      	cmp	r2, r3
 8001622:	dbe2      	blt.n	80015ea <prepareMotor+0x96>
	}

	sett->flags.sleep = 1;
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800162a:	f043 0304 	orr.w	r3, r3, #4
 800162e:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.isOn = 0;
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 8001638:	f36f 0300 	bfc	r3, #0, #1
 800163c:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	sett->flags.direction = (sett->flags.direction) ? CWC : CW;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b00      	cmp	r3, #0
 800164e:	bf0c      	ite	eq
 8001650:	2301      	moveq	r3, #1
 8001652:	2300      	movne	r3, #0
 8001654:	b2d9      	uxtb	r1, r3
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
 800165c:	f361 03c3 	bfi	r3, r1, #3, #1
 8001660:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
	Motor_PinMode(sett);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff fd4c 	bl	8001102 <Motor_PinMode>
}
 800166a:	bf00      	nop
 800166c:	3714      	adds	r7, #20
 800166e:	46bd      	mov	sp, r7
 8001670:	bd90      	pop	{r4, r7, pc}

08001672 <device_choose>:
 *  Created on: Oct 21, 2020
 *      Author: rzesz
 */
#include "self_timer.h"
int flaga = 0;
void device_choose(Trigger_T *trig) {
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
	trig->Pin_Trigger.PORT =
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001680:	601a      	str	r2, [r3, #0]
			(1 == trig->device) ? CAMERA_T_GPIO_Port : MOBILE_T_GPIO_Port;
	trig->Pin_Trigger.PIN = (1 == trig->device) ? CAMERA_T_Pin : MOBILE_T_Pin;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	7a9b      	ldrb	r3, [r3, #10]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d101      	bne.n	800168e <device_choose+0x1c>
 800168a:	2204      	movs	r2, #4
 800168c:	e000      	b.n	8001690 <device_choose+0x1e>
 800168e:	2220      	movs	r2, #32
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	809a      	strh	r2, [r3, #4]
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <calculate_intterupts>:

int calculate_intterupts(Trigger_T *trig) {
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	return (FREQ_T * trig->period);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	7a5b      	ldrb	r3, [r3, #9]
 80016ac:	461a      	mov	r2, r3
 80016ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b2:	fb03 f302 	mul.w	r3, r3, r2
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <run_trigger>:

uint8_t run_trigger(Trigger_T *trig) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	uint32_t diff = trig->memTime-trig->changeTime;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	60fb      	str	r3, [r7, #12]
	--(trig->changeTime);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	1e5a      	subs	r2, r3, #1
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	60da      	str	r2, [r3, #12]
	if (trig->changeTime <= 0) {
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	dc1a      	bgt.n	8001720 <run_trigger+0x5c>
		trig->isOn = 1;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	721a      	strb	r2, [r3, #8]
		--(trig->Time);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	1e5a      	subs	r2, r3, #1
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	615a      	str	r2, [r3, #20]
		trig->changeTime=trig->memTime;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691a      	ldr	r2, [r3, #16]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60da      	str	r2, [r3, #12]
		HAL_GPIO_WritePin(trig->Pin_Trigger.PORT,trig->Pin_Trigger.PIN, GPIO_PIN_RESET);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6818      	ldr	r0, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	889b      	ldrh	r3, [r3, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	4619      	mov	r1, r3
 800170e:	f000 fecd 	bl	80024ac <HAL_GPIO_WritePin>
		if(trig->Time<=0)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	695b      	ldr	r3, [r3, #20]
 8001716:	2b00      	cmp	r3, #0
 8001718:	dc02      	bgt.n	8001720 <run_trigger+0x5c>
			HAL_TIM_Base_Stop_IT(&htim7);
 800171a:	480d      	ldr	r0, [pc, #52]	; (8001750 <run_trigger+0x8c>)
 800171c:	f002 fa9e 	bl	8003c5c <HAL_TIM_Base_Stop_IT>
	}
	if(diff==100 && trig->isOn)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	2b64      	cmp	r3, #100	; 0x64
 8001724:	d10e      	bne.n	8001744 <run_trigger+0x80>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7a1b      	ldrb	r3, [r3, #8]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00a      	beq.n	8001744 <run_trigger+0x80>
	{
		trig->isOn=0;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2200      	movs	r2, #0
 8001732:	721a      	strb	r2, [r3, #8]
		HAL_GPIO_WritePin(trig->Pin_Trigger.PORT,trig->Pin_Trigger.PIN, GPIO_PIN_SET);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	889b      	ldrh	r3, [r3, #4]
 800173c:	2201      	movs	r2, #1
 800173e:	4619      	mov	r1, r3
 8001740:	f000 feb4 	bl	80024ac <HAL_GPIO_WritePin>
	}
	return 1;
 8001744:	2301      	movs	r3, #1
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200003d4 	.word	0x200003d4

08001754 <set_trigger>:
void set_trigger(Trigger_T *trig, Motor_T *sett) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	6039      	str	r1, [r7, #0]
	trig->Time = read_time(sett->fifo) / trig->period;
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fa5d 	bl	8000c22 <read_time>
 8001768:	4602      	mov	r2, r0
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	7a5b      	ldrb	r3, [r3, #9]
 800176e:	fb92 f2f3 	sdiv	r2, r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	615a      	str	r2, [r3, #20]
	trig->changeTime = calculate_intterupts(trig);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f7ff ff92 	bl	80016a0 <calculate_intterupts>
 800177c:	4602      	mov	r2, r0
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	60da      	str	r2, [r3, #12]
	trig->memTime = trig->changeTime;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	611a      	str	r2, [r3, #16]
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <init_t>:

void init_t(Trigger_T *trig, Motor_T *sett) {
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
	trig->device = 0;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	729a      	strb	r2, [r3, #10]
	device_choose(trig);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff ff65 	bl	8001672 <device_choose>
	trig->period = 2;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2202      	movs	r2, #2
 80017ac:	725a      	strb	r2, [r3, #9]
	set_trigger(trig, sett);
 80017ae:	6839      	ldr	r1, [r7, #0]
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff ffcf 	bl	8001754 <set_trigger>
	trig->isOn = 1;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2201      	movs	r2, #1
 80017ba:	721a      	strb	r2, [r3, #8]
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <set>:
#include <math.h>

static uint8_t stoppingPoint;
uint16_t time;

MotorErr set(Motor_T *sett) {
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
	MotorErr retVal = MOTOR_OK;
 80017cc:	2300      	movs	r3, #0
 80017ce:	75fb      	strb	r3, [r7, #23]
	if(sett->device.points_num == (uint8_t)-1)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80017d6:	2bff      	cmp	r3, #255	; 0xff
 80017d8:	d109      	bne.n	80017ee <set+0x2a>
		sett->device.points_num = get_amount_of_times(sett->fifo);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff f998 	bl	8000b14 <get_amount_of_times>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	stoppingPoint = sett->device.points_num;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80017f4:	4b25      	ldr	r3, [pc, #148]	; (800188c <set+0xc8>)
 80017f6:	701a      	strb	r2, [r3, #0]
	time = read_data(&(sett->fifo));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3370      	adds	r3, #112	; 0x70
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f9a5 	bl	8000b4c <read_data>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	4b22      	ldr	r3, [pc, #136]	; (8001890 <set+0xcc>)
 8001808:	801a      	strh	r2, [r3, #0]
	if(time == 0)
 800180a:	4b21      	ldr	r3, [pc, #132]	; (8001890 <set+0xcc>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d101      	bne.n	8001816 <set+0x52>
	{
		return MOTOR_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e036      	b.n	8001884 <set+0xc0>
	}
	uint16_t length = round(SLIDER_LENGHT / sett->device.points_num);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800181c:	461a      	mov	r2, r3
 800181e:	f242 3328 	movw	r3, #9000	; 0x2328
 8001822:	fb93 f3f2 	sdiv	r3, r3, r2
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fe28 	bl	800047c <__aeabi_i2d>
 800182c:	4603      	mov	r3, r0
 800182e:	460c      	mov	r4, r1
 8001830:	4618      	mov	r0, r3
 8001832:	4621      	mov	r1, r4
 8001834:	f7ff f94e 	bl	8000ad4 <__aeabi_d2uiz>
 8001838:	4603      	mov	r3, r0
 800183a:	82bb      	strh	r3, [r7, #20]
	int stepSize = sett->device.stepSize;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001842:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001846:	ee17 3a90 	vmov	r3, s15
 800184a:	613b      	str	r3, [r7, #16]
	sett->counter.stepLeft = set_stepLeft(length, stepSize);
 800184c:	8abb      	ldrh	r3, [r7, #20]
 800184e:	6939      	ldr	r1, [r7, #16]
 8001850:	4618      	mov	r0, r3
 8001852:	f000 f87b 	bl	800194c <set_stepLeft>
 8001856:	4602      	mov	r2, r0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	641a      	str	r2, [r3, #64]	; 0x40
	//int (*fun)(uint16_t, int) = &set_stepLeft;
	int stepLeftx2 = sett->counter.stepLeft;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001860:	60fb      	str	r3, [r7, #12]
	sett->counter.pulse = set_pulse(time, stepLeftx2);
 8001862:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <set+0xcc>)
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	68f9      	ldr	r1, [r7, #12]
 8001868:	4618      	mov	r0, r3
 800186a:	f000 f888 	bl	800197e <set_pulse>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	sett->counter.changeTime = sett->counter.pulse;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	879a      	strh	r2, [r3, #60]	; 0x3c

	return retVal;
 8001882:	7dfb      	ldrb	r3, [r7, #23]
}
 8001884:	4618      	mov	r0, r3
 8001886:	371c      	adds	r7, #28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd90      	pop	{r4, r7, pc}
 800188c:	200001fd 	.word	0x200001fd
 8001890:	20000392 	.word	0x20000392

08001894 <set_for_angle>:
MotorErr set_for_angle(Motor_T *sett)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	MotorErr retVal = MOTOR_OK;
 800189c:	2300      	movs	r3, #0
 800189e:	75fb      	strb	r3, [r7, #23]
	if(sett->device.points_num == (uint8_t)-1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80018a6:	2bff      	cmp	r3, #255	; 0xff
 80018a8:	d104      	bne.n	80018b4 <set_for_angle+0x20>
		sett->device.points_num = stoppingPoint;
 80018aa:	4b26      	ldr	r3, [pc, #152]	; (8001944 <set_for_angle+0xb0>)
 80018ac:	781a      	ldrb	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	if(sett->device.positionStart != 0 && sett->counter.pulse==0)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d007      	beq.n	80018cc <set_for_angle+0x38>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <set_for_angle+0x38>
		prepareMotor(sett);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fe44 	bl	8001554 <prepareMotor>
	if(time==0)
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <set_for_angle+0xb4>)
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <set_for_angle+0x44>
		return MOTOR_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e031      	b.n	800193c <set_for_angle+0xa8>
	uint16_t diff = abs(sett->device.positionEnd-sett->device.positionStart);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	bfb8      	it	lt
 80018e6:	425b      	neglt	r3, r3
 80018e8:	82bb      	strh	r3, [r7, #20]
	int stepSize =sett->device.stepSize;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80018f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f4:	ee17 3a90 	vmov	r3, s15
 80018f8:	613b      	str	r3, [r7, #16]
	sett->counter.stepLeft = set_stepLeft(diff/stoppingPoint, stepSize);
 80018fa:	8abb      	ldrh	r3, [r7, #20]
 80018fc:	4a11      	ldr	r2, [pc, #68]	; (8001944 <set_for_angle+0xb0>)
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	fb93 f3f2 	sdiv	r3, r3, r2
 8001904:	b29b      	uxth	r3, r3
 8001906:	6939      	ldr	r1, [r7, #16]
 8001908:	4618      	mov	r0, r3
 800190a:	f000 f81f 	bl	800194c <set_stepLeft>
 800190e:	4602      	mov	r2, r0
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	641a      	str	r2, [r3, #64]	; 0x40
	int stepLeftx2 = sett->counter.stepLeft;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001918:	60fb      	str	r3, [r7, #12]
	sett->counter.pulse = set_pulse(time, stepLeftx2);
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <set_for_angle+0xb4>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	68f9      	ldr	r1, [r7, #12]
 8001920:	4618      	mov	r0, r3
 8001922:	f000 f82c 	bl	800197e <set_pulse>
 8001926:	4603      	mov	r3, r0
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	sett->counter.changeTime = sett->counter.pulse;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	879a      	strh	r2, [r3, #60]	; 0x3c

	return retVal;
 800193a:	7dfb      	ldrb	r3, [r7, #23]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200001fd 	.word	0x200001fd
 8001948:	20000392 	.word	0x20000392

0800194c <set_stepLeft>:
int set_stepLeft(uint16_t len, int step)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	80fb      	strh	r3, [r7, #6]
	return ceil((2*len)/step);
 8001958:	88fb      	ldrh	r3, [r7, #6]
 800195a:	005a      	lsls	r2, r3, #1
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f7fe fd8a 	bl	800047c <__aeabi_i2d>
 8001968:	4603      	mov	r3, r0
 800196a:	460c      	mov	r4, r1
 800196c:	4618      	mov	r0, r3
 800196e:	4621      	mov	r1, r4
 8001970:	f7ff f888 	bl	8000a84 <__aeabi_d2iz>
 8001974:	4603      	mov	r3, r0
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	bd90      	pop	{r4, r7, pc}

0800197e <set_pulse>:
uint16_t set_pulse(uint16_t time, int stepleft)
{
 800197e:	b5b0      	push	{r4, r5, r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	6039      	str	r1, [r7, #0]
 8001988:	80fb      	strh	r3, [r7, #6]
	return ceil(TIM_FREQ*time)/stepleft;
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001990:	fb02 f303 	mul.w	r3, r2, r3
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fd71 	bl	800047c <__aeabi_i2d>
 800199a:	4604      	mov	r4, r0
 800199c:	460d      	mov	r5, r1
 800199e:	6838      	ldr	r0, [r7, #0]
 80019a0:	f7fe fd6c 	bl	800047c <__aeabi_i2d>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4620      	mov	r0, r4
 80019aa:	4629      	mov	r1, r5
 80019ac:	f7fe fefa 	bl	80007a4 <__aeabi_ddiv>
 80019b0:	4603      	mov	r3, r0
 80019b2:	460c      	mov	r4, r1
 80019b4:	4618      	mov	r0, r3
 80019b6:	4621      	mov	r1, r4
 80019b8:	f7ff f88c 	bl	8000ad4 <__aeabi_d2uiz>
 80019bc:	4603      	mov	r3, r0
 80019be:	b29b      	uxth	r3, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bdb0      	pop	{r4, r5, r7, pc}

080019c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ce:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <HAL_MspInit+0x44>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	4a0e      	ldr	r2, [pc, #56]	; (8001a0c <HAL_MspInit+0x44>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6193      	str	r3, [r2, #24]
 80019da:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <HAL_MspInit+0x44>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	607b      	str	r3, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <HAL_MspInit+0x44>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	4a08      	ldr	r2, [pc, #32]	; (8001a0c <HAL_MspInit+0x44>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	61d3      	str	r3, [r2, #28]
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_MspInit+0x44>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000

08001a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a22:	e7fe      	b.n	8001a22 <HardFault_Handler+0x4>

08001a24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a28:	e7fe      	b.n	8001a28 <MemManage_Handler+0x4>

08001a2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a2e:	e7fe      	b.n	8001a2e <BusFault_Handler+0x4>

08001a30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a34:	e7fe      	b.n	8001a34 <UsageFault_Handler+0x4>

08001a36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a36:	b480      	push	{r7}
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a64:	f000 fa06 	bl	8001e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001a70:	4802      	ldr	r0, [pc, #8]	; (8001a7c <USART3_IRQHandler+0x10>)
 8001a72:	f002 fbfb 	bl	800426c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000414 	.word	0x20000414

08001a80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a84:	4802      	ldr	r0, [pc, #8]	; (8001a90 <TIM6_DAC_IRQHandler+0x10>)
 8001a86:	f002 f914 	bl	8003cb2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	20000394 	.word	0x20000394

08001a94 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001a98:	4802      	ldr	r0, [pc, #8]	; (8001aa4 <TIM7_IRQHandler+0x10>)
 8001a9a:	f002 f90a 	bl	8003cb2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200003d4 	.word	0x200003d4

08001aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab0:	4a14      	ldr	r2, [pc, #80]	; (8001b04 <_sbrk+0x5c>)
 8001ab2:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <_sbrk+0x60>)
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001abc:	4b13      	ldr	r3, [pc, #76]	; (8001b0c <_sbrk+0x64>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d102      	bne.n	8001aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ac4:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <_sbrk+0x64>)
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <_sbrk+0x68>)
 8001ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aca:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <_sbrk+0x64>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d207      	bcs.n	8001ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ad8:	f003 f8f8 	bl	8004ccc <__errno>
 8001adc:	4602      	mov	r2, r0
 8001ade:	230c      	movs	r3, #12
 8001ae0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	e009      	b.n	8001afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ae8:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <_sbrk+0x64>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aee:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <_sbrk+0x64>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <_sbrk+0x64>)
 8001af8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001afa:	68fb      	ldr	r3, [r7, #12]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3718      	adds	r7, #24
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20010000 	.word	0x20010000
 8001b08:	00000400 	.word	0x00000400
 8001b0c:	20000200 	.word	0x20000200
 8001b10:	200004a0 	.word	0x200004a0

08001b14 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <SystemInit+0x28>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b1e:	4a07      	ldr	r2, [pc, #28]	; (8001b3c <SystemInit+0x28>)
 8001b20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b28:	4b04      	ldr	r3, [pc, #16]	; (8001b3c <SystemInit+0x28>)
 8001b2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b2e:	609a      	str	r2, [r3, #8]
#endif
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8001b50:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b52:	4a15      	ldr	r2, [pc, #84]	; (8001ba8 <MX_TIM6_Init+0x68>)
 8001b54:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8001b56:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b58:	2247      	movs	r2, #71	; 0x47
 8001b5a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5c:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001b62:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b64:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b68:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b72:	f002 f81d 	bl	8003bb0 <HAL_TIM_Base_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001b7c:	f7ff faba 	bl	80010f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <MX_TIM6_Init+0x64>)
 8001b8e:	f002 fa75 	bl	800407c <HAL_TIMEx_MasterConfigSynchronization>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001b98:	f7ff faac 	bl	80010f4 <Error_Handler>
  }

}
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000394 	.word	0x20000394
 8001ba8:	40001000 	.word	0x40001000

08001bac <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb2:	1d3b      	adds	r3, r7, #4
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]

  htim7.Instance = TIM7;
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bbe:	4a15      	ldr	r2, [pc, #84]	; (8001c14 <MX_TIM7_Init+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bc4:	2247      	movs	r2, #71	; 0x47
 8001bc6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bd4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bd8:	2280      	movs	r2, #128	; 0x80
 8001bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001bdc:	480c      	ldr	r0, [pc, #48]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bde:	f001 ffe7 	bl	8003bb0 <HAL_TIM_Base_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001be8:	f7ff fa84 	bl	80010f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bec:	2300      	movs	r3, #0
 8001bee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4805      	ldr	r0, [pc, #20]	; (8001c10 <MX_TIM7_Init+0x64>)
 8001bfa:	f002 fa3f 	bl	800407c <HAL_TIMEx_MasterConfigSynchronization>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001c04:	f7ff fa76 	bl	80010f4 <Error_Handler>
  }

}
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	200003d4 	.word	0x200003d4
 8001c14:	40001400 	.word	0x40001400

08001c18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a1a      	ldr	r2, [pc, #104]	; (8001c90 <HAL_TIM_Base_MspInit+0x78>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d114      	bne.n	8001c54 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c2a:	4b1a      	ldr	r3, [pc, #104]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	4a19      	ldr	r2, [pc, #100]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c30:	f043 0310 	orr.w	r3, r3, #16
 8001c34:	61d3      	str	r3, [r2, #28]
 8001c36:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2100      	movs	r1, #0
 8001c46:	2036      	movs	r0, #54	; 0x36
 8001c48:	f000 fa31 	bl	80020ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c4c:	2036      	movs	r0, #54	; 0x36
 8001c4e:	f000 fa4a 	bl	80020e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001c52:	e018      	b.n	8001c86 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0f      	ldr	r2, [pc, #60]	; (8001c98 <HAL_TIM_Base_MspInit+0x80>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d113      	bne.n	8001c86 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	4a0c      	ldr	r2, [pc, #48]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c64:	f043 0320 	orr.w	r3, r3, #32
 8001c68:	61d3      	str	r3, [r2, #28]
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	; (8001c94 <HAL_TIM_Base_MspInit+0x7c>)
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2037      	movs	r0, #55	; 0x37
 8001c7c:	f000 fa17 	bl	80020ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001c80:	2037      	movs	r0, #55	; 0x37
 8001c82:	f000 fa30 	bl	80020e6 <HAL_NVIC_EnableIRQ>
}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40001000 	.word	0x40001000
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40001400 	.word	0x40001400

08001c9c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001ca0:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001ca2:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <MX_USART3_UART_Init+0x5c>)
 8001ca4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001ca6:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001ca8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cba:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ccc:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cd2:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cde:	4805      	ldr	r0, [pc, #20]	; (8001cf4 <MX_USART3_UART_Init+0x58>)
 8001ce0:	f002 fa76 	bl	80041d0 <HAL_UART_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001cea:	f7ff fa03 	bl	80010f4 <Error_Handler>
  }

}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000414 	.word	0x20000414
 8001cf8:	40004800 	.word	0x40004800

08001cfc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a1b      	ldr	r2, [pc, #108]	; (8001d88 <HAL_UART_MspInit+0x8c>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d130      	bne.n	8001d80 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	4a1a      	ldr	r2, [pc, #104]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d28:	61d3      	str	r3, [r2, #28]
 8001d2a:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4a14      	ldr	r2, [pc, #80]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d40:	6153      	str	r3, [r2, #20]
 8001d42:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <HAL_UART_MspInit+0x90>)
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d4e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d54:	2302      	movs	r3, #2
 8001d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d60:	2307      	movs	r3, #7
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4809      	ldr	r0, [pc, #36]	; (8001d90 <HAL_UART_MspInit+0x94>)
 8001d6c:	f000 fa14 	bl	8002198 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d70:	2200      	movs	r2, #0
 8001d72:	2100      	movs	r1, #0
 8001d74:	2027      	movs	r0, #39	; 0x27
 8001d76:	f000 f99a 	bl	80020ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d7a:	2027      	movs	r0, #39	; 0x27
 8001d7c:	f000 f9b3 	bl	80020e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d80:	bf00      	nop
 8001d82:	3728      	adds	r7, #40	; 0x28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40004800 	.word	0x40004800
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	48000400 	.word	0x48000400

08001d94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dcc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001d98:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001d9a:	e003      	b.n	8001da4 <LoopCopyDataInit>

08001d9c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001d9c:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001d9e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001da0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001da2:	3104      	adds	r1, #4

08001da4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001da4:	480b      	ldr	r0, [pc, #44]	; (8001dd4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001da8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001daa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001dac:	d3f6      	bcc.n	8001d9c <CopyDataInit>
	ldr	r2, =_sbss
 8001dae:	4a0b      	ldr	r2, [pc, #44]	; (8001ddc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001db0:	e002      	b.n	8001db8 <LoopFillZerobss>

08001db2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001db2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001db4:	f842 3b04 	str.w	r3, [r2], #4

08001db8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <LoopForever+0x16>)
	cmp	r2, r3
 8001dba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001dbc:	d3f9      	bcc.n	8001db2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dbe:	f7ff fea9 	bl	8001b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dc2:	f002 ff89 	bl	8004cd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dc6:	f7ff f8b9 	bl	8000f3c <main>

08001dca <LoopForever>:

LoopForever:
    b LoopForever
 8001dca:	e7fe      	b.n	8001dca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dcc:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001dd0:	08005038 	.word	0x08005038
	ldr	r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001dd8:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001ddc:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001de0:	2000049c 	.word	0x2000049c

08001de4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001de4:	e7fe      	b.n	8001de4 <ADC1_2_IRQHandler>
	...

08001de8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dec:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_Init+0x28>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <HAL_Init+0x28>)
 8001df2:	f043 0310 	orr.w	r3, r3, #16
 8001df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f000 f94d 	bl	8002098 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f000 f808 	bl	8001e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e04:	f7ff fde0 	bl	80019c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40022000 	.word	0x40022000

08001e14 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e1c:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <HAL_InitTick+0x54>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b12      	ldr	r3, [pc, #72]	; (8001e6c <HAL_InitTick+0x58>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	4619      	mov	r1, r3
 8001e26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f965 	bl	8002102 <HAL_SYSTICK_Config>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e00e      	b.n	8001e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2b0f      	cmp	r3, #15
 8001e46:	d80a      	bhi.n	8001e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e50:	f000 f92d 	bl	80020ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e54:	4a06      	ldr	r2, [pc, #24]	; (8001e70 <HAL_InitTick+0x5c>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e000      	b.n	8001e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	20000170 	.word	0x20000170
 8001e6c:	20000178 	.word	0x20000178
 8001e70:	20000174 	.word	0x20000174

08001e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_IncTick+0x20>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_IncTick+0x24>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <HAL_IncTick+0x24>)
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000178 	.word	0x20000178
 8001e98:	20000494 	.word	0x20000494

08001e9c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ea0:	4b03      	ldr	r3, [pc, #12]	; (8001eb0 <HAL_GetTick+0x14>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000494 	.word	0x20000494

08001eb4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ebc:	f7ff ffee 	bl	8001e9c <HAL_GetTick>
 8001ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ecc:	d005      	beq.n	8001eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ece:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_Delay+0x40>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001eda:	bf00      	nop
 8001edc:	f7ff ffde 	bl	8001e9c <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d8f7      	bhi.n	8001edc <HAL_Delay+0x28>
  {
  }
}
 8001eec:	bf00      	nop
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000178 	.word	0x20000178

08001ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f003 0307 	and.w	r3, r3, #7
 8001f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f08:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <__NVIC_SetPriorityGrouping+0x44>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f14:	4013      	ands	r3, r2
 8001f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f2a:	4a04      	ldr	r2, [pc, #16]	; (8001f3c <__NVIC_SetPriorityGrouping+0x44>)
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	60d3      	str	r3, [r2, #12]
}
 8001f30:	bf00      	nop
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__NVIC_GetPriorityGrouping+0x18>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	0a1b      	lsrs	r3, r3, #8
 8001f4a:	f003 0307 	and.w	r3, r3, #7
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	e000ed00 	.word	0xe000ed00

08001f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	db0b      	blt.n	8001f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	f003 021f 	and.w	r2, r3, #31
 8001f74:	4907      	ldr	r1, [pc, #28]	; (8001f94 <__NVIC_EnableIRQ+0x38>)
 8001f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7a:	095b      	lsrs	r3, r3, #5
 8001f7c:	2001      	movs	r0, #1
 8001f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	e000e100 	.word	0xe000e100

08001f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	db0a      	blt.n	8001fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	490c      	ldr	r1, [pc, #48]	; (8001fe4 <__NVIC_SetPriority+0x4c>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	0112      	lsls	r2, r2, #4
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	440b      	add	r3, r1
 8001fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc0:	e00a      	b.n	8001fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4908      	ldr	r1, [pc, #32]	; (8001fe8 <__NVIC_SetPriority+0x50>)
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	3b04      	subs	r3, #4
 8001fd0:	0112      	lsls	r2, r2, #4
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	440b      	add	r3, r1
 8001fd6:	761a      	strb	r2, [r3, #24]
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000e100 	.word	0xe000e100
 8001fe8:	e000ed00 	.word	0xe000ed00

08001fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b089      	sub	sp, #36	; 0x24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f003 0307 	and.w	r3, r3, #7
 8001ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f1c3 0307 	rsb	r3, r3, #7
 8002006:	2b04      	cmp	r3, #4
 8002008:	bf28      	it	cs
 800200a:	2304      	movcs	r3, #4
 800200c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3304      	adds	r3, #4
 8002012:	2b06      	cmp	r3, #6
 8002014:	d902      	bls.n	800201c <NVIC_EncodePriority+0x30>
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	3b03      	subs	r3, #3
 800201a:	e000      	b.n	800201e <NVIC_EncodePriority+0x32>
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002020:	f04f 32ff 	mov.w	r2, #4294967295
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43da      	mvns	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	401a      	ands	r2, r3
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002034:	f04f 31ff 	mov.w	r1, #4294967295
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	43d9      	mvns	r1, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002044:	4313      	orrs	r3, r2
         );
}
 8002046:	4618      	mov	r0, r3
 8002048:	3724      	adds	r7, #36	; 0x24
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002064:	d301      	bcc.n	800206a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002066:	2301      	movs	r3, #1
 8002068:	e00f      	b.n	800208a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800206a:	4a0a      	ldr	r2, [pc, #40]	; (8002094 <SysTick_Config+0x40>)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3b01      	subs	r3, #1
 8002070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002072:	210f      	movs	r1, #15
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f7ff ff8e 	bl	8001f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <SysTick_Config+0x40>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002082:	4b04      	ldr	r3, [pc, #16]	; (8002094 <SysTick_Config+0x40>)
 8002084:	2207      	movs	r2, #7
 8002086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	e000e010 	.word	0xe000e010

08002098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ff29 	bl	8001ef8 <__NVIC_SetPriorityGrouping>
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b086      	sub	sp, #24
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	4603      	mov	r3, r0
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
 80020ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c0:	f7ff ff3e 	bl	8001f40 <__NVIC_GetPriorityGrouping>
 80020c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	68b9      	ldr	r1, [r7, #8]
 80020ca:	6978      	ldr	r0, [r7, #20]
 80020cc:	f7ff ff8e 	bl	8001fec <NVIC_EncodePriority>
 80020d0:	4602      	mov	r2, r0
 80020d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff5d 	bl	8001f98 <__NVIC_SetPriority>
}
 80020de:	bf00      	nop
 80020e0:	3718      	adds	r7, #24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	4603      	mov	r3, r0
 80020ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff ff31 	bl	8001f5c <__NVIC_EnableIRQ>
}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	b082      	sub	sp, #8
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff ffa2 	bl	8002054 <SysTick_Config>
 8002110:	4603      	mov	r3, r0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800211a:	b580      	push	{r7, lr}
 800211c:	b084      	sub	sp, #16
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800212c:	2b02      	cmp	r3, #2
 800212e:	d005      	beq.n	800213c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2204      	movs	r2, #4
 8002134:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	73fb      	strb	r3, [r7, #15]
 800213a:	e027      	b.n	800218c <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 020e 	bic.w	r2, r2, #14
 800214a:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002164:	2101      	movs	r1, #1
 8002166:	fa01 f202 	lsl.w	r2, r1, r2
 800216a:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002180:	2b00      	cmp	r3, #0
 8002182:	d003      	beq.n	800218c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
    } 
  }
  return status;
 800218c:	7bfb      	ldrb	r3, [r7, #15]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021a6:	e160      	b.n	800246a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2101      	movs	r1, #1
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	fa01 f303 	lsl.w	r3, r1, r3
 80021b4:	4013      	ands	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 8152 	beq.w	8002464 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d00b      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d007      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021d4:	2b11      	cmp	r3, #17
 80021d6:	d003      	beq.n	80021e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b12      	cmp	r3, #18
 80021de:	d130      	bne.n	8002242 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	2203      	movs	r2, #3
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	4013      	ands	r3, r2
 80021f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002216:	2201      	movs	r2, #1
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4013      	ands	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	091b      	lsrs	r3, r3, #4
 800222c:	f003 0201 	and.w	r2, r3, #1
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	2203      	movs	r2, #3
 800224e:	fa02 f303 	lsl.w	r3, r2, r3
 8002252:	43db      	mvns	r3, r3
 8002254:	693a      	ldr	r2, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b02      	cmp	r3, #2
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0xea>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b12      	cmp	r3, #18
 8002280:	d123      	bne.n	80022ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	08da      	lsrs	r2, r3, #3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3208      	adds	r2, #8
 800228a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800228e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	220f      	movs	r2, #15
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43db      	mvns	r3, r3
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	691a      	ldr	r2, [r3, #16]
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	08da      	lsrs	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3208      	adds	r2, #8
 80022c4:	6939      	ldr	r1, [r7, #16]
 80022c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 0203 	and.w	r2, r3, #3
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80ac 	beq.w	8002464 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230c:	4b5e      	ldr	r3, [pc, #376]	; (8002488 <HAL_GPIO_Init+0x2f0>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a5d      	ldr	r2, [pc, #372]	; (8002488 <HAL_GPIO_Init+0x2f0>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6193      	str	r3, [r2, #24]
 8002318:	4b5b      	ldr	r3, [pc, #364]	; (8002488 <HAL_GPIO_Init+0x2f0>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002324:	4a59      	ldr	r2, [pc, #356]	; (800248c <HAL_GPIO_Init+0x2f4>)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	089b      	lsrs	r3, r3, #2
 800232a:	3302      	adds	r3, #2
 800232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	220f      	movs	r2, #15
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800234e:	d025      	beq.n	800239c <HAL_GPIO_Init+0x204>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a4f      	ldr	r2, [pc, #316]	; (8002490 <HAL_GPIO_Init+0x2f8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d01f      	beq.n	8002398 <HAL_GPIO_Init+0x200>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a4e      	ldr	r2, [pc, #312]	; (8002494 <HAL_GPIO_Init+0x2fc>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d019      	beq.n	8002394 <HAL_GPIO_Init+0x1fc>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a4d      	ldr	r2, [pc, #308]	; (8002498 <HAL_GPIO_Init+0x300>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d013      	beq.n	8002390 <HAL_GPIO_Init+0x1f8>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a4c      	ldr	r2, [pc, #304]	; (800249c <HAL_GPIO_Init+0x304>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00d      	beq.n	800238c <HAL_GPIO_Init+0x1f4>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a4b      	ldr	r2, [pc, #300]	; (80024a0 <HAL_GPIO_Init+0x308>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d007      	beq.n	8002388 <HAL_GPIO_Init+0x1f0>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a4a      	ldr	r2, [pc, #296]	; (80024a4 <HAL_GPIO_Init+0x30c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d101      	bne.n	8002384 <HAL_GPIO_Init+0x1ec>
 8002380:	2306      	movs	r3, #6
 8002382:	e00c      	b.n	800239e <HAL_GPIO_Init+0x206>
 8002384:	2307      	movs	r3, #7
 8002386:	e00a      	b.n	800239e <HAL_GPIO_Init+0x206>
 8002388:	2305      	movs	r3, #5
 800238a:	e008      	b.n	800239e <HAL_GPIO_Init+0x206>
 800238c:	2304      	movs	r3, #4
 800238e:	e006      	b.n	800239e <HAL_GPIO_Init+0x206>
 8002390:	2303      	movs	r3, #3
 8002392:	e004      	b.n	800239e <HAL_GPIO_Init+0x206>
 8002394:	2302      	movs	r3, #2
 8002396:	e002      	b.n	800239e <HAL_GPIO_Init+0x206>
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <HAL_GPIO_Init+0x206>
 800239c:	2300      	movs	r3, #0
 800239e:	697a      	ldr	r2, [r7, #20]
 80023a0:	f002 0203 	and.w	r2, r2, #3
 80023a4:	0092      	lsls	r2, r2, #2
 80023a6:	4093      	lsls	r3, r2
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023ae:	4937      	ldr	r1, [pc, #220]	; (800248c <HAL_GPIO_Init+0x2f4>)
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	089b      	lsrs	r3, r3, #2
 80023b4:	3302      	adds	r3, #2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023bc:	4b3a      	ldr	r3, [pc, #232]	; (80024a8 <HAL_GPIO_Init+0x310>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	43db      	mvns	r3, r3
 80023c6:	693a      	ldr	r2, [r7, #16]
 80023c8:	4013      	ands	r3, r2
 80023ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d003      	beq.n	80023e0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023e0:	4a31      	ldr	r2, [pc, #196]	; (80024a8 <HAL_GPIO_Init+0x310>)
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80023e6:	4b30      	ldr	r3, [pc, #192]	; (80024a8 <HAL_GPIO_Init+0x310>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800240a:	4a27      	ldr	r2, [pc, #156]	; (80024a8 <HAL_GPIO_Init+0x310>)
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002410:	4b25      	ldr	r3, [pc, #148]	; (80024a8 <HAL_GPIO_Init+0x310>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	43db      	mvns	r3, r3
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002434:	4a1c      	ldr	r2, [pc, #112]	; (80024a8 <HAL_GPIO_Init+0x310>)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800243a:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <HAL_GPIO_Init+0x310>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	43db      	mvns	r3, r3
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	4013      	ands	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800245e:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <HAL_GPIO_Init+0x310>)
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	3301      	adds	r3, #1
 8002468:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	fa22 f303 	lsr.w	r3, r2, r3
 8002474:	2b00      	cmp	r3, #0
 8002476:	f47f ae97 	bne.w	80021a8 <HAL_GPIO_Init+0x10>
  }
}
 800247a:	bf00      	nop
 800247c:	371c      	adds	r7, #28
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	40010000 	.word	0x40010000
 8002490:	48000400 	.word	0x48000400
 8002494:	48000800 	.word	0x48000800
 8002498:	48000c00 	.word	0x48000c00
 800249c:	48001000 	.word	0x48001000
 80024a0:	48001400 	.word	0x48001400
 80024a4:	48001800 	.word	0x48001800
 80024a8:	40010400 	.word	0x40010400

080024ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
 80024b8:	4613      	mov	r3, r2
 80024ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024bc:	787b      	ldrb	r3, [r7, #1]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024c2:	887a      	ldrh	r2, [r7, #2]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024c8:	e002      	b.n	80024d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ca:	887a      	ldrh	r2, [r7, #2]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f000 bf01 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024f6:	1d3b      	adds	r3, r7, #4
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8160 	beq.w	80027c6 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002506:	4bae      	ldr	r3, [pc, #696]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f003 030c 	and.w	r3, r3, #12
 800250e:	2b04      	cmp	r3, #4
 8002510:	d00c      	beq.n	800252c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002512:	4bab      	ldr	r3, [pc, #684]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b08      	cmp	r3, #8
 800251c:	d159      	bne.n	80025d2 <HAL_RCC_OscConfig+0xf6>
 800251e:	4ba8      	ldr	r3, [pc, #672]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800252a:	d152      	bne.n	80025d2 <HAL_RCC_OscConfig+0xf6>
 800252c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002530:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002534:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002538:	fa93 f3a3 	rbit	r3, r3
 800253c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002540:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	fab3 f383 	clz	r3, r3
 8002548:	b2db      	uxtb	r3, r3
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	b2db      	uxtb	r3, r3
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b01      	cmp	r3, #1
 8002556:	d102      	bne.n	800255e <HAL_RCC_OscConfig+0x82>
 8002558:	4b99      	ldr	r3, [pc, #612]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	e015      	b.n	800258a <HAL_RCC_OscConfig+0xae>
 800255e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002562:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800256a:	fa93 f3a3 	rbit	r3, r3
 800256e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002572:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002576:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800257a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800257e:	fa93 f3a3 	rbit	r3, r3
 8002582:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002586:	4b8e      	ldr	r3, [pc, #568]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800258e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002592:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002596:	fa92 f2a2 	rbit	r2, r2
 800259a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800259e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80025a2:	fab2 f282 	clz	r2, r2
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	f042 0220 	orr.w	r2, r2, #32
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	f002 021f 	and.w	r2, r2, #31
 80025b2:	2101      	movs	r1, #1
 80025b4:	fa01 f202 	lsl.w	r2, r1, r2
 80025b8:	4013      	ands	r3, r2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 8102 	beq.w	80027c4 <HAL_RCC_OscConfig+0x2e8>
 80025c0:	1d3b      	adds	r3, r7, #4
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 80fc 	bne.w	80027c4 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f000 be93 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025dc:	d106      	bne.n	80025ec <HAL_RCC_OscConfig+0x110>
 80025de:	4b78      	ldr	r3, [pc, #480]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a77      	ldr	r2, [pc, #476]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80025e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e030      	b.n	800264e <HAL_RCC_OscConfig+0x172>
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d10c      	bne.n	8002610 <HAL_RCC_OscConfig+0x134>
 80025f6:	4b72      	ldr	r3, [pc, #456]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a71      	ldr	r2, [pc, #452]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80025fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b6f      	ldr	r3, [pc, #444]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a6e      	ldr	r2, [pc, #440]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002608:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	e01e      	b.n	800264e <HAL_RCC_OscConfig+0x172>
 8002610:	1d3b      	adds	r3, r7, #4
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800261a:	d10c      	bne.n	8002636 <HAL_RCC_OscConfig+0x15a>
 800261c:	4b68      	ldr	r3, [pc, #416]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a67      	ldr	r2, [pc, #412]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002622:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	4b65      	ldr	r3, [pc, #404]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a64      	ldr	r2, [pc, #400]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800262e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	e00b      	b.n	800264e <HAL_RCC_OscConfig+0x172>
 8002636:	4b62      	ldr	r3, [pc, #392]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a61      	ldr	r2, [pc, #388]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800263c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b5f      	ldr	r3, [pc, #380]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a5e      	ldr	r2, [pc, #376]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002648:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800264c:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d059      	beq.n	800270c <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002658:	f7ff fc20 	bl	8001e9c <HAL_GetTick>
 800265c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002660:	e00a      	b.n	8002678 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002662:	f7ff fc1b 	bl	8001e9c <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b64      	cmp	r3, #100	; 0x64
 8002670:	d902      	bls.n	8002678 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	f000 be40 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002678:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800267c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002684:	fa93 f3a3 	rbit	r3, r3
 8002688:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800268c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002690:	fab3 f383 	clz	r3, r3
 8002694:	b2db      	uxtb	r3, r3
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d102      	bne.n	80026aa <HAL_RCC_OscConfig+0x1ce>
 80026a4:	4b46      	ldr	r3, [pc, #280]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	e015      	b.n	80026d6 <HAL_RCC_OscConfig+0x1fa>
 80026aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80026b6:	fa93 f3a3 	rbit	r3, r3
 80026ba:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80026be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80026c6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80026ca:	fa93 f3a3 	rbit	r3, r3
 80026ce:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80026d2:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026da:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80026de:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80026e2:	fa92 f2a2 	rbit	r2, r2
 80026e6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80026ea:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80026ee:	fab2 f282 	clz	r2, r2
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	f042 0220 	orr.w	r2, r2, #32
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	f002 021f 	and.w	r2, r2, #31
 80026fe:	2101      	movs	r1, #1
 8002700:	fa01 f202 	lsl.w	r2, r1, r2
 8002704:	4013      	ands	r3, r2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0ab      	beq.n	8002662 <HAL_RCC_OscConfig+0x186>
 800270a:	e05c      	b.n	80027c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270c:	f7ff fbc6 	bl	8001e9c <HAL_GetTick>
 8002710:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002714:	e00a      	b.n	800272c <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002716:	f7ff fbc1 	bl	8001e9c <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b64      	cmp	r3, #100	; 0x64
 8002724:	d902      	bls.n	800272c <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	f000 bde6 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
 800272c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002730:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002738:	fa93 f3a3 	rbit	r3, r3
 800273c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002740:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002744:	fab3 f383 	clz	r3, r3
 8002748:	b2db      	uxtb	r3, r3
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	b2db      	uxtb	r3, r3
 800274e:	f043 0301 	orr.w	r3, r3, #1
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b01      	cmp	r3, #1
 8002756:	d102      	bne.n	800275e <HAL_RCC_OscConfig+0x282>
 8002758:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	e015      	b.n	800278a <HAL_RCC_OscConfig+0x2ae>
 800275e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002762:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002766:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800276a:	fa93 f3a3 	rbit	r3, r3
 800276e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002772:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002776:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800277a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800277e:	fa93 f3a3 	rbit	r3, r3
 8002782:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002786:	4b0e      	ldr	r3, [pc, #56]	; (80027c0 <HAL_RCC_OscConfig+0x2e4>)
 8002788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800278e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002792:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002796:	fa92 f2a2 	rbit	r2, r2
 800279a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800279e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80027a2:	fab2 f282 	clz	r2, r2
 80027a6:	b2d2      	uxtb	r2, r2
 80027a8:	f042 0220 	orr.w	r2, r2, #32
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	f002 021f 	and.w	r2, r2, #31
 80027b2:	2101      	movs	r1, #1
 80027b4:	fa01 f202 	lsl.w	r2, r1, r2
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1ab      	bne.n	8002716 <HAL_RCC_OscConfig+0x23a>
 80027be:	e002      	b.n	80027c6 <HAL_RCC_OscConfig+0x2ea>
 80027c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 8170 	beq.w	8002ab6 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027d6:	4bd0      	ldr	r3, [pc, #832]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00c      	beq.n	80027fc <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027e2:	4bcd      	ldr	r3, [pc, #820]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 030c 	and.w	r3, r3, #12
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d16d      	bne.n	80028ca <HAL_RCC_OscConfig+0x3ee>
 80027ee:	4bca      	ldr	r3, [pc, #808]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80027f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027fa:	d166      	bne.n	80028ca <HAL_RCC_OscConfig+0x3ee>
 80027fc:	2302      	movs	r3, #2
 80027fe:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002802:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002806:	fa93 f3a3 	rbit	r3, r3
 800280a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800280e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002812:	fab3 f383 	clz	r3, r3
 8002816:	b2db      	uxtb	r3, r3
 8002818:	095b      	lsrs	r3, r3, #5
 800281a:	b2db      	uxtb	r3, r3
 800281c:	f043 0301 	orr.w	r3, r3, #1
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b01      	cmp	r3, #1
 8002824:	d102      	bne.n	800282c <HAL_RCC_OscConfig+0x350>
 8002826:	4bbc      	ldr	r3, [pc, #752]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	e013      	b.n	8002854 <HAL_RCC_OscConfig+0x378>
 800282c:	2302      	movs	r3, #2
 800282e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002836:	fa93 f3a3 	rbit	r3, r3
 800283a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800283e:	2302      	movs	r3, #2
 8002840:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002844:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002848:	fa93 f3a3 	rbit	r3, r3
 800284c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002850:	4bb1      	ldr	r3, [pc, #708]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002854:	2202      	movs	r2, #2
 8002856:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800285a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800285e:	fa92 f2a2 	rbit	r2, r2
 8002862:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002866:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800286a:	fab2 f282 	clz	r2, r2
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	f042 0220 	orr.w	r2, r2, #32
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	f002 021f 	and.w	r2, r2, #31
 800287a:	2101      	movs	r1, #1
 800287c:	fa01 f202 	lsl.w	r2, r1, r2
 8002880:	4013      	ands	r3, r2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d007      	beq.n	8002896 <HAL_RCC_OscConfig+0x3ba>
 8002886:	1d3b      	adds	r3, r7, #4
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d002      	beq.n	8002896 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	f000 bd31 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002896:	4ba0      	ldr	r3, [pc, #640]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	691b      	ldr	r3, [r3, #16]
 80028a4:	21f8      	movs	r1, #248	; 0xf8
 80028a6:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028aa:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80028ae:	fa91 f1a1 	rbit	r1, r1
 80028b2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80028b6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80028ba:	fab1 f181 	clz	r1, r1
 80028be:	b2c9      	uxtb	r1, r1
 80028c0:	408b      	lsls	r3, r1
 80028c2:	4995      	ldr	r1, [pc, #596]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c8:	e0f5      	b.n	8002ab6 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 8085 	beq.w	80029e0 <HAL_RCC_OscConfig+0x504>
 80028d6:	2301      	movs	r3, #1
 80028d8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028dc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80028e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028ec:	fab3 f383 	clz	r3, r3
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028f6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	461a      	mov	r2, r3
 80028fe:	2301      	movs	r3, #1
 8002900:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002902:	f7ff facb 	bl	8001e9c <HAL_GetTick>
 8002906:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	e00a      	b.n	8002922 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800290c:	f7ff fac6 	bl	8001e9c <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b02      	cmp	r3, #2
 800291a:	d902      	bls.n	8002922 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	f000 bceb 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002922:	2302      	movs	r3, #2
 8002924:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002928:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800292c:	fa93 f3a3 	rbit	r3, r3
 8002930:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002934:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002938:	fab3 f383 	clz	r3, r3
 800293c:	b2db      	uxtb	r3, r3
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	b2db      	uxtb	r3, r3
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b01      	cmp	r3, #1
 800294a:	d102      	bne.n	8002952 <HAL_RCC_OscConfig+0x476>
 800294c:	4b72      	ldr	r3, [pc, #456]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	e013      	b.n	800297a <HAL_RCC_OscConfig+0x49e>
 8002952:	2302      	movs	r3, #2
 8002954:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800295c:	fa93 f3a3 	rbit	r3, r3
 8002960:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002964:	2302      	movs	r3, #2
 8002966:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800296a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800296e:	fa93 f3a3 	rbit	r3, r3
 8002972:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002976:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	2202      	movs	r2, #2
 800297c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002980:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002984:	fa92 f2a2 	rbit	r2, r2
 8002988:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800298c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002990:	fab2 f282 	clz	r2, r2
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	f042 0220 	orr.w	r2, r2, #32
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f002 021f 	and.w	r2, r2, #31
 80029a0:	2101      	movs	r1, #1
 80029a2:	fa01 f202 	lsl.w	r2, r1, r2
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0af      	beq.n	800290c <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ac:	4b5a      	ldr	r3, [pc, #360]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b4:	1d3b      	adds	r3, r7, #4
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	21f8      	movs	r1, #248	; 0xf8
 80029bc:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c0:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80029c4:	fa91 f1a1 	rbit	r1, r1
 80029c8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80029cc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80029d0:	fab1 f181 	clz	r1, r1
 80029d4:	b2c9      	uxtb	r1, r1
 80029d6:	408b      	lsls	r3, r1
 80029d8:	494f      	ldr	r1, [pc, #316]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	600b      	str	r3, [r1, #0]
 80029de:	e06a      	b.n	8002ab6 <HAL_RCC_OscConfig+0x5da>
 80029e0:	2301      	movs	r3, #1
 80029e2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80029f2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029f6:	fab3 f383 	clz	r3, r3
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	461a      	mov	r2, r3
 8002a08:	2300      	movs	r3, #0
 8002a0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7ff fa46 	bl	8001e9c <HAL_GetTick>
 8002a10:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a16:	f7ff fa41 	bl	8001e9c <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d902      	bls.n	8002a2c <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	f000 bc66 	b.w	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002a3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d102      	bne.n	8002a5c <HAL_RCC_OscConfig+0x580>
 8002a56:	4b30      	ldr	r3, [pc, #192]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e013      	b.n	8002a84 <HAL_RCC_OscConfig+0x5a8>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a74:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a80:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <HAL_RCC_OscConfig+0x63c>)
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	2202      	movs	r2, #2
 8002a86:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002a8a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002a8e:	fa92 f2a2 	rbit	r2, r2
 8002a92:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002a96:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a9a:	fab2 f282 	clz	r2, r2
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	f042 0220 	orr.w	r2, r2, #32
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	f002 021f 	and.w	r2, r2, #31
 8002aaa:	2101      	movs	r1, #1
 8002aac:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1af      	bne.n	8002a16 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab6:	1d3b      	adds	r3, r7, #4
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f000 80da 	beq.w	8002c7a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac6:	1d3b      	adds	r3, r7, #4
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d069      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x6c8>
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ada:	fa93 f3a3 	rbit	r3, r3
 8002ade:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002ae2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <HAL_RCC_OscConfig+0x640>)
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	461a      	mov	r2, r3
 8002af6:	2301      	movs	r3, #1
 8002af8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afa:	f7ff f9cf 	bl	8001e9c <HAL_GetTick>
 8002afe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b02:	e00d      	b.n	8002b20 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b04:	f7ff f9ca 	bl	8001e9c <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d905      	bls.n	8002b20 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e3ef      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	10908120 	.word	0x10908120
 8002b20:	2302      	movs	r3, #2
 8002b22:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b2a:	fa93 f2a3 	rbit	r2, r3
 8002b2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002b38:	2202      	movs	r2, #2
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	fa93 f2a3 	rbit	r2, r3
 8002b46:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002b50:	2202      	movs	r2, #2
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	fa93 f2a3 	rbit	r2, r3
 8002b5e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002b62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b64:	4ba4      	ldr	r3, [pc, #656]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002b66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b68:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002b6c:	2102      	movs	r1, #2
 8002b6e:	6019      	str	r1, [r3, #0]
 8002b70:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	fa93 f1a3 	rbit	r1, r3
 8002b7a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b7e:	6019      	str	r1, [r3, #0]
  return result;
 8002b80:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	fab3 f383 	clz	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	f003 031f 	and.w	r3, r3, #31
 8002b96:	2101      	movs	r1, #1
 8002b98:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d0b0      	beq.n	8002b04 <HAL_RCC_OscConfig+0x628>
 8002ba2:	e06a      	b.n	8002c7a <HAL_RCC_OscConfig+0x79e>
 8002ba4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002ba8:	2201      	movs	r2, #1
 8002baa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	fa93 f2a3 	rbit	r2, r3
 8002bb6:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002bba:	601a      	str	r2, [r3, #0]
  return result;
 8002bbc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002bc0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b8c      	ldr	r3, [pc, #560]	; (8002dfc <HAL_RCC_OscConfig+0x920>)
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bd6:	f7ff f961 	bl	8001e9c <HAL_GetTick>
 8002bda:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bde:	e009      	b.n	8002bf4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002be0:	f7ff f95c 	bl	8001e9c <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e381      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002bf4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	fa93 f2a3 	rbit	r2, r3
 8002c06:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c10:	2202      	movs	r2, #2
 8002c12:	601a      	str	r2, [r3, #0]
 8002c14:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	fa93 f2a3 	rbit	r2, r3
 8002c1e:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c28:	2202      	movs	r2, #2
 8002c2a:	601a      	str	r2, [r3, #0]
 8002c2c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	fa93 f2a3 	rbit	r2, r3
 8002c36:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002c3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3c:	4b6e      	ldr	r3, [pc, #440]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002c3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c40:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c44:	2102      	movs	r1, #2
 8002c46:	6019      	str	r1, [r3, #0]
 8002c48:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	fa93 f1a3 	rbit	r1, r3
 8002c52:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c56:	6019      	str	r1, [r3, #0]
  return result;
 8002c58:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2101      	movs	r1, #1
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1b2      	bne.n	8002be0 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c7a:	1d3b      	adds	r3, r7, #4
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0304 	and.w	r3, r3, #4
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 8157 	beq.w	8002f38 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c90:	4b59      	ldr	r3, [pc, #356]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d112      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c9c:	4b56      	ldr	r3, [pc, #344]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	4a55      	ldr	r2, [pc, #340]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	61d3      	str	r3, [r2, #28]
 8002ca8:	4b53      	ldr	r3, [pc, #332]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002cb0:	f107 030c 	add.w	r3, r7, #12
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	f107 030c 	add.w	r3, r7, #12
 8002cba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc2:	4b4f      	ldr	r3, [pc, #316]	; (8002e00 <HAL_RCC_OscConfig+0x924>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d11a      	bne.n	8002d04 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cce:	4b4c      	ldr	r3, [pc, #304]	; (8002e00 <HAL_RCC_OscConfig+0x924>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a4b      	ldr	r2, [pc, #300]	; (8002e00 <HAL_RCC_OscConfig+0x924>)
 8002cd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cda:	f7ff f8df 	bl	8001e9c <HAL_GetTick>
 8002cde:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce2:	e009      	b.n	8002cf8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce4:	f7ff f8da 	bl	8001e9c <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b64      	cmp	r3, #100	; 0x64
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e2ff      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf8:	4b41      	ldr	r3, [pc, #260]	; (8002e00 <HAL_RCC_OscConfig+0x924>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0ef      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d04:	1d3b      	adds	r3, r7, #4
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d106      	bne.n	8002d1c <HAL_RCC_OscConfig+0x840>
 8002d0e:	4b3a      	ldr	r3, [pc, #232]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d10:	6a1b      	ldr	r3, [r3, #32]
 8002d12:	4a39      	ldr	r2, [pc, #228]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d14:	f043 0301 	orr.w	r3, r3, #1
 8002d18:	6213      	str	r3, [r2, #32]
 8002d1a:	e02f      	b.n	8002d7c <HAL_RCC_OscConfig+0x8a0>
 8002d1c:	1d3b      	adds	r3, r7, #4
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10c      	bne.n	8002d40 <HAL_RCC_OscConfig+0x864>
 8002d26:	4b34      	ldr	r3, [pc, #208]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	4a33      	ldr	r2, [pc, #204]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d2c:	f023 0301 	bic.w	r3, r3, #1
 8002d30:	6213      	str	r3, [r2, #32]
 8002d32:	4b31      	ldr	r3, [pc, #196]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	4a30      	ldr	r2, [pc, #192]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d38:	f023 0304 	bic.w	r3, r3, #4
 8002d3c:	6213      	str	r3, [r2, #32]
 8002d3e:	e01d      	b.n	8002d7c <HAL_RCC_OscConfig+0x8a0>
 8002d40:	1d3b      	adds	r3, r7, #4
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b05      	cmp	r3, #5
 8002d48:	d10c      	bne.n	8002d64 <HAL_RCC_OscConfig+0x888>
 8002d4a:	4b2b      	ldr	r3, [pc, #172]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4a2a      	ldr	r2, [pc, #168]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6213      	str	r3, [r2, #32]
 8002d56:	4b28      	ldr	r3, [pc, #160]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	4a27      	ldr	r2, [pc, #156]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6213      	str	r3, [r2, #32]
 8002d62:	e00b      	b.n	8002d7c <HAL_RCC_OscConfig+0x8a0>
 8002d64:	4b24      	ldr	r3, [pc, #144]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	4a23      	ldr	r2, [pc, #140]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d6a:	f023 0301 	bic.w	r3, r3, #1
 8002d6e:	6213      	str	r3, [r2, #32]
 8002d70:	4b21      	ldr	r3, [pc, #132]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	4a20      	ldr	r2, [pc, #128]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002d76:	f023 0304 	bic.w	r3, r3, #4
 8002d7a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d7c:	1d3b      	adds	r3, r7, #4
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d06a      	beq.n	8002e5c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d86:	f7ff f889 	bl	8001e9c <HAL_GetTick>
 8002d8a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d8e:	e00b      	b.n	8002da8 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d90:	f7ff f884 	bl	8001e9c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e2a7      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002da8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002dac:	2202      	movs	r2, #2
 8002dae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	fa93 f2a3 	rbit	r2, r3
 8002dba:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	fa93 f2a3 	rbit	r2, r3
 8002dd2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002dd6:	601a      	str	r2, [r3, #0]
  return result;
 8002dd8:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002ddc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dde:	fab3 f383 	clz	r3, r3
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	095b      	lsrs	r3, r3, #5
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	f043 0302 	orr.w	r3, r3, #2
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d108      	bne.n	8002e04 <HAL_RCC_OscConfig+0x928>
 8002df2:	4b01      	ldr	r3, [pc, #4]	; (8002df8 <HAL_RCC_OscConfig+0x91c>)
 8002df4:	6a1b      	ldr	r3, [r3, #32]
 8002df6:	e013      	b.n	8002e20 <HAL_RCC_OscConfig+0x944>
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	10908120 	.word	0x10908120
 8002e00:	40007000 	.word	0x40007000
 8002e04:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e08:	2202      	movs	r2, #2
 8002e0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	fa93 f2a3 	rbit	r2, r3
 8002e16:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	4bc0      	ldr	r3, [pc, #768]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e20:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002e24:	2102      	movs	r1, #2
 8002e26:	6011      	str	r1, [r2, #0]
 8002e28:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002e2c:	6812      	ldr	r2, [r2, #0]
 8002e2e:	fa92 f1a2 	rbit	r1, r2
 8002e32:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e36:	6011      	str	r1, [r2, #0]
  return result;
 8002e38:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	fab2 f282 	clz	r2, r2
 8002e42:	b2d2      	uxtb	r2, r2
 8002e44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e48:	b2d2      	uxtb	r2, r2
 8002e4a:	f002 021f 	and.w	r2, r2, #31
 8002e4e:	2101      	movs	r1, #1
 8002e50:	fa01 f202 	lsl.w	r2, r1, r2
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d09a      	beq.n	8002d90 <HAL_RCC_OscConfig+0x8b4>
 8002e5a:	e063      	b.n	8002f24 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5c:	f7ff f81e 	bl	8001e9c <HAL_GetTick>
 8002e60:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e64:	e00b      	b.n	8002e7e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e66:	f7ff f819 	bl	8001e9c <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e23c      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002e7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e82:	2202      	movs	r2, #2
 8002e84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e86:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	fa93 f2a3 	rbit	r2, r3
 8002e90:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	fa93 f2a3 	rbit	r2, r3
 8002ea8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002eac:	601a      	str	r2, [r3, #0]
  return result;
 8002eae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002eb2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eb4:	fab3 f383 	clz	r3, r3
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	f043 0302 	orr.w	r3, r3, #2
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d102      	bne.n	8002ece <HAL_RCC_OscConfig+0x9f2>
 8002ec8:	4b95      	ldr	r3, [pc, #596]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	e00d      	b.n	8002eea <HAL_RCC_OscConfig+0xa0e>
 8002ece:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	fa93 f2a3 	rbit	r2, r3
 8002ee0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	4b8e      	ldr	r3, [pc, #568]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002eee:	2102      	movs	r1, #2
 8002ef0:	6011      	str	r1, [r2, #0]
 8002ef2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	fa92 f1a2 	rbit	r1, r2
 8002efc:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f00:	6011      	str	r1, [r2, #0]
  return result;
 8002f02:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002f06:	6812      	ldr	r2, [r2, #0]
 8002f08:	fab2 f282 	clz	r2, r2
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	f002 021f 	and.w	r2, r2, #31
 8002f18:	2101      	movs	r1, #1
 8002f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d1a0      	bne.n	8002e66 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f24:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d105      	bne.n	8002f38 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2c:	4b7c      	ldr	r3, [pc, #496]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002f2e:	69db      	ldr	r3, [r3, #28]
 8002f30:	4a7b      	ldr	r2, [pc, #492]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002f32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f38:	1d3b      	adds	r3, r7, #4
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f000 81d9 	beq.w	80032f6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f44:	4b76      	ldr	r3, [pc, #472]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 030c 	and.w	r3, r3, #12
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	f000 81a6 	beq.w	800329e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f52:	1d3b      	adds	r3, r7, #4
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	f040 811e 	bne.w	800319a <HAL_RCC_OscConfig+0xcbe>
 8002f5e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002f62:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f68:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	fa93 f2a3 	rbit	r2, r3
 8002f72:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f76:	601a      	str	r2, [r3, #0]
  return result;
 8002f78:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002f7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	461a      	mov	r2, r3
 8002f90:	2300      	movs	r3, #0
 8002f92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f94:	f7fe ff82 	bl	8001e9c <HAL_GetTick>
 8002f98:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f9c:	e009      	b.n	8002fb2 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f9e:	f7fe ff7d 	bl	8001e9c <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e1a2      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 8002fb2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002fb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	fa93 f2a3 	rbit	r2, r3
 8002fc6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002fca:	601a      	str	r2, [r3, #0]
  return result;
 8002fcc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002fd0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fd2:	fab3 f383 	clz	r3, r3
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	095b      	lsrs	r3, r3, #5
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	f043 0301 	orr.w	r3, r3, #1
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d102      	bne.n	8002fec <HAL_RCC_OscConfig+0xb10>
 8002fe6:	4b4e      	ldr	r3, [pc, #312]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	e01b      	b.n	8003024 <HAL_RCC_OscConfig+0xb48>
 8002fec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ff0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ff4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	fa93 f2a3 	rbit	r2, r3
 8003000:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800300a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	fa93 f2a3 	rbit	r2, r3
 800301a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	4b3f      	ldr	r3, [pc, #252]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003028:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800302c:	6011      	str	r1, [r2, #0]
 800302e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	fa92 f1a2 	rbit	r1, r2
 8003038:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800303c:	6011      	str	r1, [r2, #0]
  return result;
 800303e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	fab2 f282 	clz	r2, r2
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	f042 0220 	orr.w	r2, r2, #32
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	f002 021f 	and.w	r2, r2, #31
 8003054:	2101      	movs	r1, #1
 8003056:	fa01 f202 	lsl.w	r2, r1, r2
 800305a:	4013      	ands	r3, r2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d19e      	bne.n	8002f9e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003060:	4b2f      	ldr	r3, [pc, #188]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8003062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003064:	f023 020f 	bic.w	r2, r3, #15
 8003068:	1d3b      	adds	r3, r7, #4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	492c      	ldr	r1, [pc, #176]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8003070:	4313      	orrs	r3, r2
 8003072:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003074:	4b2a      	ldr	r3, [pc, #168]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800307c:	1d3b      	adds	r3, r7, #4
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6a19      	ldr	r1, [r3, #32]
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69db      	ldr	r3, [r3, #28]
 8003088:	430b      	orrs	r3, r1
 800308a:	4925      	ldr	r1, [pc, #148]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 800308c:	4313      	orrs	r3, r2
 800308e:	604b      	str	r3, [r1, #4]
 8003090:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003094:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003098:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	fa93 f2a3 	rbit	r2, r3
 80030a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030a8:	601a      	str	r2, [r3, #0]
  return result;
 80030aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030ae:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030ba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	461a      	mov	r2, r3
 80030c2:	2301      	movs	r3, #1
 80030c4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c6:	f7fe fee9 	bl	8001e9c <HAL_GetTick>
 80030ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030ce:	e009      	b.n	80030e4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fe fee4 	bl	8001e9c <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e109      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 80030e4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80030e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	fa93 f2a3 	rbit	r2, r3
 80030f8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80030fc:	601a      	str	r2, [r3, #0]
  return result;
 80030fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003102:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003104:	fab3 f383 	clz	r3, r3
 8003108:	b2db      	uxtb	r3, r3
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	b2db      	uxtb	r3, r3
 800310e:	f043 0301 	orr.w	r3, r3, #1
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <HAL_RCC_OscConfig+0xc48>
 8003118:	4b01      	ldr	r3, [pc, #4]	; (8003120 <HAL_RCC_OscConfig+0xc44>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	e01e      	b.n	800315c <HAL_RCC_OscConfig+0xc80>
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000
 8003124:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003128:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800312c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	fa93 f2a3 	rbit	r2, r3
 8003138:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003142:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	fa93 f2a3 	rbit	r2, r3
 8003152:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	4b6a      	ldr	r3, [pc, #424]	; (8003304 <HAL_RCC_OscConfig+0xe28>)
 800315a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003160:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003164:	6011      	str	r1, [r2, #0]
 8003166:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	fa92 f1a2 	rbit	r1, r2
 8003170:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003174:	6011      	str	r1, [r2, #0]
  return result;
 8003176:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800317a:	6812      	ldr	r2, [r2, #0]
 800317c:	fab2 f282 	clz	r2, r2
 8003180:	b2d2      	uxtb	r2, r2
 8003182:	f042 0220 	orr.w	r2, r2, #32
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	f002 021f 	and.w	r2, r2, #31
 800318c:	2101      	movs	r1, #1
 800318e:	fa01 f202 	lsl.w	r2, r1, r2
 8003192:	4013      	ands	r3, r2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d09b      	beq.n	80030d0 <HAL_RCC_OscConfig+0xbf4>
 8003198:	e0ad      	b.n	80032f6 <HAL_RCC_OscConfig+0xe1a>
 800319a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800319e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	fa93 f2a3 	rbit	r2, r3
 80031ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031b2:	601a      	str	r2, [r3, #0]
  return result;
 80031b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031b8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	461a      	mov	r2, r3
 80031cc:	2300      	movs	r3, #0
 80031ce:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d0:	f7fe fe64 	bl	8001e9c <HAL_GetTick>
 80031d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d8:	e009      	b.n	80031ee <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031da:	f7fe fe5f 	bl	8001e9c <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e084      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
 80031ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	fa93 f2a3 	rbit	r2, r3
 8003202:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003206:	601a      	str	r2, [r3, #0]
  return result;
 8003208:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800320c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	b2db      	uxtb	r3, r3
 8003214:	095b      	lsrs	r3, r3, #5
 8003216:	b2db      	uxtb	r3, r3
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b01      	cmp	r3, #1
 8003220:	d102      	bne.n	8003228 <HAL_RCC_OscConfig+0xd4c>
 8003222:	4b38      	ldr	r3, [pc, #224]	; (8003304 <HAL_RCC_OscConfig+0xe28>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	e01b      	b.n	8003260 <HAL_RCC_OscConfig+0xd84>
 8003228:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800322c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003230:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003232:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	fa93 f2a3 	rbit	r2, r3
 800323c:	f107 0320 	add.w	r3, r7, #32
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	f107 031c 	add.w	r3, r7, #28
 8003246:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	f107 031c 	add.w	r3, r7, #28
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	fa93 f2a3 	rbit	r2, r3
 8003256:	f107 0318 	add.w	r3, r7, #24
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	4b29      	ldr	r3, [pc, #164]	; (8003304 <HAL_RCC_OscConfig+0xe28>)
 800325e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003260:	f107 0214 	add.w	r2, r7, #20
 8003264:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003268:	6011      	str	r1, [r2, #0]
 800326a:	f107 0214 	add.w	r2, r7, #20
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	fa92 f1a2 	rbit	r1, r2
 8003274:	f107 0210 	add.w	r2, r7, #16
 8003278:	6011      	str	r1, [r2, #0]
  return result;
 800327a:	f107 0210 	add.w	r2, r7, #16
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	fab2 f282 	clz	r2, r2
 8003284:	b2d2      	uxtb	r2, r2
 8003286:	f042 0220 	orr.w	r2, r2, #32
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	f002 021f 	and.w	r2, r2, #31
 8003290:	2101      	movs	r1, #1
 8003292:	fa01 f202 	lsl.w	r2, r1, r2
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d19e      	bne.n	80031da <HAL_RCC_OscConfig+0xcfe>
 800329c:	e02b      	b.n	80032f6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	699b      	ldr	r3, [r3, #24]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d101      	bne.n	80032ac <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e025      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032ac:	4b15      	ldr	r3, [pc, #84]	; (8003304 <HAL_RCC_OscConfig+0xe28>)
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80032b4:	4b13      	ldr	r3, [pc, #76]	; (8003304 <HAL_RCC_OscConfig+0xe28>)
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80032bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80032c0:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80032c4:	1d3b      	adds	r3, r7, #4
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d111      	bne.n	80032f2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80032ce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80032d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032d6:	1d3b      	adds	r3, r7, #4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80032dc:	429a      	cmp	r2, r3
 80032de:	d108      	bne.n	80032f2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80032e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032e4:	f003 020f 	and.w	r2, r3, #15
 80032e8:	1d3b      	adds	r3, r7, #4
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d001      	beq.n	80032f6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000

08003308 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b09e      	sub	sp, #120	; 0x78
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003312:	2300      	movs	r3, #0
 8003314:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e162      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003320:	4b90      	ldr	r3, [pc, #576]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0307 	and.w	r3, r3, #7
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	429a      	cmp	r2, r3
 800332c:	d910      	bls.n	8003350 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332e:	4b8d      	ldr	r3, [pc, #564]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 0207 	bic.w	r2, r3, #7
 8003336:	498b      	ldr	r1, [pc, #556]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	4313      	orrs	r3, r2
 800333c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800333e:	4b89      	ldr	r3, [pc, #548]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d001      	beq.n	8003350 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e14a      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d008      	beq.n	800336e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800335c:	4b82      	ldr	r3, [pc, #520]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	497f      	ldr	r1, [pc, #508]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 800336a:	4313      	orrs	r3, r2
 800336c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 80dc 	beq.w	8003534 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d13c      	bne.n	80033fe <HAL_RCC_ClockConfig+0xf6>
 8003384:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003388:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800338a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800338c:	fa93 f3a3 	rbit	r3, r3
 8003390:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003394:	fab3 f383 	clz	r3, r3
 8003398:	b2db      	uxtb	r3, r3
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	b2db      	uxtb	r3, r3
 800339e:	f043 0301 	orr.w	r3, r3, #1
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d102      	bne.n	80033ae <HAL_RCC_ClockConfig+0xa6>
 80033a8:	4b6f      	ldr	r3, [pc, #444]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	e00f      	b.n	80033ce <HAL_RCC_ClockConfig+0xc6>
 80033ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	667b      	str	r3, [r7, #100]	; 0x64
 80033bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033c0:	663b      	str	r3, [r7, #96]	; 0x60
 80033c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80033ca:	4b67      	ldr	r3, [pc, #412]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 80033cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80033d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80033d6:	fa92 f2a2 	rbit	r2, r2
 80033da:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80033dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80033de:	fab2 f282 	clz	r2, r2
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	f042 0220 	orr.w	r2, r2, #32
 80033e8:	b2d2      	uxtb	r2, r2
 80033ea:	f002 021f 	and.w	r2, r2, #31
 80033ee:	2101      	movs	r1, #1
 80033f0:	fa01 f202 	lsl.w	r2, r1, r2
 80033f4:	4013      	ands	r3, r2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d17b      	bne.n	80034f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e0f3      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b02      	cmp	r3, #2
 8003404:	d13c      	bne.n	8003480 <HAL_RCC_ClockConfig+0x178>
 8003406:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800340a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003414:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003416:	fab3 f383 	clz	r3, r3
 800341a:	b2db      	uxtb	r3, r3
 800341c:	095b      	lsrs	r3, r3, #5
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f043 0301 	orr.w	r3, r3, #1
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b01      	cmp	r3, #1
 8003428:	d102      	bne.n	8003430 <HAL_RCC_ClockConfig+0x128>
 800342a:	4b4f      	ldr	r3, [pc, #316]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	e00f      	b.n	8003450 <HAL_RCC_ClockConfig+0x148>
 8003430:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003434:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	647b      	str	r3, [r7, #68]	; 0x44
 800343e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003442:	643b      	str	r3, [r7, #64]	; 0x40
 8003444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800344c:	4b46      	ldr	r3, [pc, #280]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 800344e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003450:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003454:	63ba      	str	r2, [r7, #56]	; 0x38
 8003456:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003458:	fa92 f2a2 	rbit	r2, r2
 800345c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800345e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003460:	fab2 f282 	clz	r2, r2
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	f042 0220 	orr.w	r2, r2, #32
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	f002 021f 	and.w	r2, r2, #31
 8003470:	2101      	movs	r1, #1
 8003472:	fa01 f202 	lsl.w	r2, r1, r2
 8003476:	4013      	ands	r3, r2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d13a      	bne.n	80034f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e0b2      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
 8003480:	2302      	movs	r3, #2
 8003482:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003486:	fa93 f3a3 	rbit	r3, r3
 800348a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800348c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348e:	fab3 f383 	clz	r3, r3
 8003492:	b2db      	uxtb	r3, r3
 8003494:	095b      	lsrs	r3, r3, #5
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	b2db      	uxtb	r3, r3
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d102      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x1a0>
 80034a2:	4b31      	ldr	r3, [pc, #196]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	e00d      	b.n	80034c4 <HAL_RCC_ClockConfig+0x1bc>
 80034a8:	2302      	movs	r3, #2
 80034aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ae:	fa93 f3a3 	rbit	r3, r3
 80034b2:	627b      	str	r3, [r7, #36]	; 0x24
 80034b4:	2302      	movs	r3, #2
 80034b6:	623b      	str	r3, [r7, #32]
 80034b8:	6a3b      	ldr	r3, [r7, #32]
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	61fb      	str	r3, [r7, #28]
 80034c0:	4b29      	ldr	r3, [pc, #164]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	2202      	movs	r2, #2
 80034c6:	61ba      	str	r2, [r7, #24]
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	fa92 f2a2 	rbit	r2, r2
 80034ce:	617a      	str	r2, [r7, #20]
  return result;
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	fab2 f282 	clz	r2, r2
 80034d6:	b2d2      	uxtb	r2, r2
 80034d8:	f042 0220 	orr.w	r2, r2, #32
 80034dc:	b2d2      	uxtb	r2, r2
 80034de:	f002 021f 	and.w	r2, r2, #31
 80034e2:	2101      	movs	r1, #1
 80034e4:	fa01 f202 	lsl.w	r2, r1, r2
 80034e8:	4013      	ands	r3, r2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e079      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034f2:	4b1d      	ldr	r3, [pc, #116]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f023 0203 	bic.w	r2, r3, #3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	491a      	ldr	r1, [pc, #104]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 8003500:	4313      	orrs	r3, r2
 8003502:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003504:	f7fe fcca 	bl	8001e9c <HAL_GetTick>
 8003508:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350a:	e00a      	b.n	8003522 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800350c:	f7fe fcc6 	bl	8001e9c <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	f241 3288 	movw	r2, #5000	; 0x1388
 800351a:	4293      	cmp	r3, r2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e061      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003522:	4b11      	ldr	r3, [pc, #68]	; (8003568 <HAL_RCC_ClockConfig+0x260>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 020c 	and.w	r2, r3, #12
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	429a      	cmp	r2, r3
 8003532:	d1eb      	bne.n	800350c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003534:	4b0b      	ldr	r3, [pc, #44]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	683a      	ldr	r2, [r7, #0]
 800353e:	429a      	cmp	r2, r3
 8003540:	d214      	bcs.n	800356c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003542:	4b08      	ldr	r3, [pc, #32]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f023 0207 	bic.w	r2, r3, #7
 800354a:	4906      	ldr	r1, [pc, #24]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	4313      	orrs	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003552:	4b04      	ldr	r3, [pc, #16]	; (8003564 <HAL_RCC_ClockConfig+0x25c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	429a      	cmp	r2, r3
 800355e:	d005      	beq.n	800356c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e040      	b.n	80035e6 <HAL_RCC_ClockConfig+0x2de>
 8003564:	40022000 	.word	0x40022000
 8003568:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003578:	4b1d      	ldr	r3, [pc, #116]	; (80035f0 <HAL_RCC_ClockConfig+0x2e8>)
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	491a      	ldr	r1, [pc, #104]	; (80035f0 <HAL_RCC_ClockConfig+0x2e8>)
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d009      	beq.n	80035aa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003596:	4b16      	ldr	r3, [pc, #88]	; (80035f0 <HAL_RCC_ClockConfig+0x2e8>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4912      	ldr	r1, [pc, #72]	; (80035f0 <HAL_RCC_ClockConfig+0x2e8>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035aa:	f000 f829 	bl	8003600 <HAL_RCC_GetSysClockFreq>
 80035ae:	4601      	mov	r1, r0
 80035b0:	4b0f      	ldr	r3, [pc, #60]	; (80035f0 <HAL_RCC_ClockConfig+0x2e8>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035b8:	22f0      	movs	r2, #240	; 0xf0
 80035ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	fa92 f2a2 	rbit	r2, r2
 80035c2:	60fa      	str	r2, [r7, #12]
  return result;
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	fab2 f282 	clz	r2, r2
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	40d3      	lsrs	r3, r2
 80035ce:	4a09      	ldr	r2, [pc, #36]	; (80035f4 <HAL_RCC_ClockConfig+0x2ec>)
 80035d0:	5cd3      	ldrb	r3, [r2, r3]
 80035d2:	fa21 f303 	lsr.w	r3, r1, r3
 80035d6:	4a08      	ldr	r2, [pc, #32]	; (80035f8 <HAL_RCC_ClockConfig+0x2f0>)
 80035d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80035da:	4b08      	ldr	r3, [pc, #32]	; (80035fc <HAL_RCC_ClockConfig+0x2f4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fe fc18 	bl	8001e14 <HAL_InitTick>
  
  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3778      	adds	r7, #120	; 0x78
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40021000 	.word	0x40021000
 80035f4:	08004ff8 	.word	0x08004ff8
 80035f8:	20000170 	.word	0x20000170
 80035fc:	20000174 	.word	0x20000174

08003600 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003600:	b480      	push	{r7}
 8003602:	b08b      	sub	sp, #44	; 0x2c
 8003604:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	2300      	movs	r3, #0
 800360c:	61bb      	str	r3, [r7, #24]
 800360e:	2300      	movs	r3, #0
 8003610:	627b      	str	r3, [r7, #36]	; 0x24
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800361a:	4b2a      	ldr	r3, [pc, #168]	; (80036c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b04      	cmp	r3, #4
 8003628:	d002      	beq.n	8003630 <HAL_RCC_GetSysClockFreq+0x30>
 800362a:	2b08      	cmp	r3, #8
 800362c:	d003      	beq.n	8003636 <HAL_RCC_GetSysClockFreq+0x36>
 800362e:	e03f      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003630:	4b25      	ldr	r3, [pc, #148]	; (80036c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003632:	623b      	str	r3, [r7, #32]
      break;
 8003634:	e03f      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800363c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003640:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	fa92 f2a2 	rbit	r2, r2
 8003648:	607a      	str	r2, [r7, #4]
  return result;
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	fab2 f282 	clz	r2, r2
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	40d3      	lsrs	r3, r2
 8003654:	4a1d      	ldr	r2, [pc, #116]	; (80036cc <HAL_RCC_GetSysClockFreq+0xcc>)
 8003656:	5cd3      	ldrb	r3, [r2, r3]
 8003658:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800365a:	4b1a      	ldr	r3, [pc, #104]	; (80036c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800365c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365e:	f003 030f 	and.w	r3, r3, #15
 8003662:	220f      	movs	r2, #15
 8003664:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	fa92 f2a2 	rbit	r2, r2
 800366c:	60fa      	str	r2, [r7, #12]
  return result;
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	fab2 f282 	clz	r2, r2
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	40d3      	lsrs	r3, r2
 8003678:	4a15      	ldr	r2, [pc, #84]	; (80036d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800367a:	5cd3      	ldrb	r3, [r2, r3]
 800367c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d008      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003688:	4a0f      	ldr	r2, [pc, #60]	; (80036c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	627b      	str	r3, [r7, #36]	; 0x24
 8003698:	e007      	b.n	80036aa <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800369a:	4a0b      	ldr	r2, [pc, #44]	; (80036c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	fbb2 f2f3 	udiv	r2, r2, r3
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	fb02 f303 	mul.w	r3, r2, r3
 80036a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	623b      	str	r3, [r7, #32]
      break;
 80036ae:	e002      	b.n	80036b6 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 80036b2:	623b      	str	r3, [r7, #32]
      break;
 80036b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b6:	6a3b      	ldr	r3, [r7, #32]
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	372c      	adds	r7, #44	; 0x2c
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr
 80036c4:	40021000 	.word	0x40021000
 80036c8:	007a1200 	.word	0x007a1200
 80036cc:	08005010 	.word	0x08005010
 80036d0:	08005020 	.word	0x08005020

080036d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036d8:	4b03      	ldr	r3, [pc, #12]	; (80036e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80036da:	681b      	ldr	r3, [r3, #0]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000170 	.word	0x20000170

080036ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80036f2:	f7ff ffef 	bl	80036d4 <HAL_RCC_GetHCLKFreq>
 80036f6:	4601      	mov	r1, r0
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003700:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003704:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	fa92 f2a2 	rbit	r2, r2
 800370c:	603a      	str	r2, [r7, #0]
  return result;
 800370e:	683a      	ldr	r2, [r7, #0]
 8003710:	fab2 f282 	clz	r2, r2
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	40d3      	lsrs	r3, r2
 8003718:	4a04      	ldr	r2, [pc, #16]	; (800372c <HAL_RCC_GetPCLK1Freq+0x40>)
 800371a:	5cd3      	ldrb	r3, [r2, r3]
 800371c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	40021000 	.word	0x40021000
 800372c:	08005008 	.word	0x08005008

08003730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003736:	f7ff ffcd 	bl	80036d4 <HAL_RCC_GetHCLKFreq>
 800373a:	4601      	mov	r1, r0
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003744:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003748:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	fa92 f2a2 	rbit	r2, r2
 8003750:	603a      	str	r2, [r7, #0]
  return result;
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	fab2 f282 	clz	r2, r2
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	40d3      	lsrs	r3, r2
 800375c:	4a04      	ldr	r2, [pc, #16]	; (8003770 <HAL_RCC_GetPCLK2Freq+0x40>)
 800375e:	5cd3      	ldrb	r3, [r2, r3]
 8003760:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003764:	4618      	mov	r0, r3
 8003766:	3708      	adds	r7, #8
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40021000 	.word	0x40021000
 8003770:	08005008 	.word	0x08005008

08003774 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b092      	sub	sp, #72	; 0x48
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 80d7 	beq.w	8003940 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003792:	2300      	movs	r3, #0
 8003794:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003798:	4b4e      	ldr	r3, [pc, #312]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379a:	69db      	ldr	r3, [r3, #28]
 800379c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10e      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a4:	4b4b      	ldr	r3, [pc, #300]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a6:	69db      	ldr	r3, [r3, #28]
 80037a8:	4a4a      	ldr	r2, [pc, #296]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037ae:	61d3      	str	r3, [r2, #28]
 80037b0:	4b48      	ldr	r3, [pc, #288]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037bc:	2301      	movs	r3, #1
 80037be:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c2:	4b45      	ldr	r3, [pc, #276]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d118      	bne.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037ce:	4b42      	ldr	r3, [pc, #264]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a41      	ldr	r2, [pc, #260]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037da:	f7fe fb5f 	bl	8001e9c <HAL_GetTick>
 80037de:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e0:	e008      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037e2:	f7fe fb5b 	bl	8001e9c <HAL_GetTick>
 80037e6:	4602      	mov	r2, r0
 80037e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ea:	1ad3      	subs	r3, r2, r3
 80037ec:	2b64      	cmp	r3, #100	; 0x64
 80037ee:	d901      	bls.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e1d6      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f4:	4b38      	ldr	r3, [pc, #224]	; (80038d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0f0      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003800:	4b34      	ldr	r3, [pc, #208]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003808:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800380a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 8084 	beq.w	800391a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800381c:	429a      	cmp	r2, r3
 800381e:	d07c      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003820:	4b2c      	ldr	r3, [pc, #176]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003828:	63fb      	str	r3, [r7, #60]	; 0x3c
 800382a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800382e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003832:	fa93 f3a3 	rbit	r3, r3
 8003836:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800383a:	fab3 f383 	clz	r3, r3
 800383e:	b2db      	uxtb	r3, r3
 8003840:	461a      	mov	r2, r3
 8003842:	4b26      	ldr	r3, [pc, #152]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003844:	4413      	add	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	461a      	mov	r2, r3
 800384a:	2301      	movs	r3, #1
 800384c:	6013      	str	r3, [r2, #0]
 800384e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003852:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003856:	fa93 f3a3 	rbit	r3, r3
 800385a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800385c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800385e:	fab3 f383 	clz	r3, r3
 8003862:	b2db      	uxtb	r3, r3
 8003864:	461a      	mov	r2, r3
 8003866:	4b1d      	ldr	r3, [pc, #116]	; (80038dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003868:	4413      	add	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	461a      	mov	r2, r3
 800386e:	2300      	movs	r3, #0
 8003870:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003872:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003876:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d04b      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003882:	f7fe fb0b 	bl	8001e9c <HAL_GetTick>
 8003886:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003888:	e00a      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388a:	f7fe fb07 	bl	8001e9c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f241 3288 	movw	r2, #5000	; 0x1388
 8003898:	4293      	cmp	r3, r2
 800389a:	d901      	bls.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e180      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80038a0:	2302      	movs	r3, #2
 80038a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a6:	fa93 f3a3 	rbit	r3, r3
 80038aa:	627b      	str	r3, [r7, #36]	; 0x24
 80038ac:	2302      	movs	r3, #2
 80038ae:	623b      	str	r3, [r7, #32]
 80038b0:	6a3b      	ldr	r3, [r7, #32]
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	61fb      	str	r3, [r7, #28]
  return result;
 80038b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ba:	fab3 f383 	clz	r3, r3
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	095b      	lsrs	r3, r3, #5
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	f043 0302 	orr.w	r3, r3, #2
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d108      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80038ce:	4b01      	ldr	r3, [pc, #4]	; (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	e00d      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80038d4:	40021000 	.word	0x40021000
 80038d8:	40007000 	.word	0x40007000
 80038dc:	10908100 	.word	0x10908100
 80038e0:	2302      	movs	r3, #2
 80038e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	fa93 f3a3 	rbit	r3, r3
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	4ba0      	ldr	r3, [pc, #640]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	2202      	movs	r2, #2
 80038f2:	613a      	str	r2, [r7, #16]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	fa92 f2a2 	rbit	r2, r2
 80038fa:	60fa      	str	r2, [r7, #12]
  return result;
 80038fc:	68fa      	ldr	r2, [r7, #12]
 80038fe:	fab2 f282 	clz	r2, r2
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	f002 021f 	and.w	r2, r2, #31
 800390e:	2101      	movs	r1, #1
 8003910:	fa01 f202 	lsl.w	r2, r1, r2
 8003914:	4013      	ands	r3, r2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d0b7      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800391a:	4b95      	ldr	r3, [pc, #596]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800391c:	6a1b      	ldr	r3, [r3, #32]
 800391e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4992      	ldr	r1, [pc, #584]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003928:	4313      	orrs	r3, r2
 800392a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800392c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003930:	2b01      	cmp	r3, #1
 8003932:	d105      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003934:	4b8e      	ldr	r3, [pc, #568]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003936:	69db      	ldr	r3, [r3, #28]
 8003938:	4a8d      	ldr	r2, [pc, #564]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800393a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800393e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0301 	and.w	r3, r3, #1
 8003948:	2b00      	cmp	r3, #0
 800394a:	d008      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800394c:	4b88      	ldr	r3, [pc, #544]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800394e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003950:	f023 0203 	bic.w	r2, r3, #3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4985      	ldr	r1, [pc, #532]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800395a:	4313      	orrs	r3, r2
 800395c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0302 	and.w	r3, r3, #2
 8003966:	2b00      	cmp	r3, #0
 8003968:	d008      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800396a:	4b81      	ldr	r3, [pc, #516]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	497e      	ldr	r1, [pc, #504]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003978:	4313      	orrs	r3, r2
 800397a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d008      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003988:	4b79      	ldr	r3, [pc, #484]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800398a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	4976      	ldr	r1, [pc, #472]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003996:	4313      	orrs	r3, r2
 8003998:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0320 	and.w	r3, r3, #32
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d008      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039a6:	4b72      	ldr	r3, [pc, #456]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039aa:	f023 0210 	bic.w	r2, r3, #16
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	69db      	ldr	r3, [r3, #28]
 80039b2:	496f      	ldr	r1, [pc, #444]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80039c4:	4b6a      	ldr	r3, [pc, #424]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d0:	4967      	ldr	r1, [pc, #412]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d008      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039e2:	4b63      	ldr	r3, [pc, #396]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	f023 0220 	bic.w	r2, r3, #32
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4960      	ldr	r1, [pc, #384]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d008      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a00:	4b5b      	ldr	r3, [pc, #364]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	4958      	ldr	r1, [pc, #352]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0308 	and.w	r3, r3, #8
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a1e:	4b54      	ldr	r3, [pc, #336]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	4951      	ldr	r1, [pc, #324]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d008      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a3c:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a40:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
 8003a48:	4949      	ldr	r1, [pc, #292]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a5a:	4b45      	ldr	r3, [pc, #276]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	4942      	ldr	r1, [pc, #264]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a78:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a7c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	493a      	ldr	r1, [pc, #232]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d008      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003a96:	4b36      	ldr	r3, [pc, #216]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa2:	4933      	ldr	r1, [pc, #204]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d008      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003ab4:	4b2e      	ldr	r3, [pc, #184]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ac0:	492b      	ldr	r1, [pc, #172]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d008      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003ad2:	4b27      	ldr	r3, [pc, #156]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	4924      	ldr	r1, [pc, #144]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003af0:	4b1f      	ldr	r3, [pc, #124]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003afc:	491c      	ldr	r1, [pc, #112]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003b0e:	4b18      	ldr	r3, [pc, #96]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b1a:	4915      	ldr	r1, [pc, #84]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003b2c:	4b10      	ldr	r3, [pc, #64]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b30:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b38:	490d      	ldr	r1, [pc, #52]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d008      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003b4a:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b56:	4906      	ldr	r1, [pc, #24]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00c      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003b68:	4b01      	ldr	r3, [pc, #4]	; (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6c:	e002      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7c:	490b      	ldr	r1, [pc, #44]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003b8e:	4b07      	ldr	r3, [pc, #28]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b9a:	4904      	ldr	r1, [pc, #16]	; (8003bac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3748      	adds	r7, #72	; 0x48
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40021000 	.word	0x40021000

08003bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e01d      	b.n	8003bfe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d106      	bne.n	8003bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fe f81e 	bl	8001c18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3304      	adds	r3, #4
 8003bec:	4619      	mov	r1, r3
 8003bee:	4610      	mov	r0, r2
 8003bf0:	f000 f9a6 	bl	8003f40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
	...

08003c08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68da      	ldr	r2, [r3, #12]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f042 0201 	orr.w	r2, r2, #1
 8003c1e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <HAL_TIM_Base_Start_IT+0x50>)
 8003c28:	4013      	ands	r3, r2
 8003c2a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2b06      	cmp	r3, #6
 8003c30:	d00b      	beq.n	8003c4a <HAL_TIM_Base_Start_IT+0x42>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c38:	d007      	beq.n	8003c4a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3714      	adds	r7, #20
 8003c50:	46bd      	mov	sp, r7
 8003c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c56:	4770      	bx	lr
 8003c58:	00010007 	.word	0x00010007

08003c5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68da      	ldr	r2, [r3, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0201 	bic.w	r2, r2, #1
 8003c72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6a1a      	ldr	r2, [r3, #32]
 8003c7a:	f241 1311 	movw	r3, #4369	; 0x1111
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10f      	bne.n	8003ca4 <HAL_TIM_Base_Stop_IT+0x48>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6a1a      	ldr	r2, [r3, #32]
 8003c8a:	f240 4344 	movw	r3, #1092	; 0x444
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d107      	bne.n	8003ca4 <HAL_TIM_Base_Stop_IT+0x48>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0201 	bic.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b082      	sub	sp, #8
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d122      	bne.n	8003d0e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d11b      	bne.n	8003d0e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f06f 0202 	mvn.w	r2, #2
 8003cde:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	f003 0303 	and.w	r3, r3, #3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d003      	beq.n	8003cfc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f905 	bl	8003f04 <HAL_TIM_IC_CaptureCallback>
 8003cfa:	e005      	b.n	8003d08 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f8f7 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f908 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b04      	cmp	r3, #4
 8003d1a:	d122      	bne.n	8003d62 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d11b      	bne.n	8003d62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f06f 0204 	mvn.w	r2, #4
 8003d32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f000 f8db 	bl	8003f04 <HAL_TIM_IC_CaptureCallback>
 8003d4e:	e005      	b.n	8003d5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f8cd 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f000 f8de 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d122      	bne.n	8003db6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d11b      	bne.n	8003db6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f06f 0208 	mvn.w	r2, #8
 8003d86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2204      	movs	r2, #4
 8003d8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f8b1 	bl	8003f04 <HAL_TIM_IC_CaptureCallback>
 8003da2:	e005      	b.n	8003db0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 f8a3 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f8b4 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	2b10      	cmp	r3, #16
 8003dc2:	d122      	bne.n	8003e0a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0310 	and.w	r3, r3, #16
 8003dce:	2b10      	cmp	r3, #16
 8003dd0:	d11b      	bne.n	8003e0a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f06f 0210 	mvn.w	r2, #16
 8003dda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2208      	movs	r2, #8
 8003de0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f887 	bl	8003f04 <HAL_TIM_IC_CaptureCallback>
 8003df6:	e005      	b.n	8003e04 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f879 	bl	8003ef0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 f88a 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d10e      	bne.n	8003e36 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d107      	bne.n	8003e36 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f06f 0201 	mvn.w	r2, #1
 8003e2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7fc ff15 	bl	8000c60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e40:	2b80      	cmp	r3, #128	; 0x80
 8003e42:	d10e      	bne.n	8003e62 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e4e:	2b80      	cmp	r3, #128	; 0x80
 8003e50:	d107      	bne.n	8003e62 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f9a3 	bl	80041a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e70:	d10e      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7c:	2b80      	cmp	r3, #128	; 0x80
 8003e7e:	d107      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 f996 	bl	80041bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9a:	2b40      	cmp	r3, #64	; 0x40
 8003e9c:	d10e      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea8:	2b40      	cmp	r3, #64	; 0x40
 8003eaa:	d107      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f838 	bl	8003f2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b20      	cmp	r3, #32
 8003ec8:	d10e      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d107      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0220 	mvn.w	r2, #32
 8003ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f956 	bl	8004194 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ee8:	bf00      	nop
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a42      	ldr	r2, [pc, #264]	; (800405c <TIM_Base_SetConfig+0x11c>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d013      	beq.n	8003f80 <TIM_Base_SetConfig+0x40>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f5e:	d00f      	beq.n	8003f80 <TIM_Base_SetConfig+0x40>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a3f      	ldr	r2, [pc, #252]	; (8004060 <TIM_Base_SetConfig+0x120>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00b      	beq.n	8003f80 <TIM_Base_SetConfig+0x40>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a3e      	ldr	r2, [pc, #248]	; (8004064 <TIM_Base_SetConfig+0x124>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d007      	beq.n	8003f80 <TIM_Base_SetConfig+0x40>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a3d      	ldr	r2, [pc, #244]	; (8004068 <TIM_Base_SetConfig+0x128>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d003      	beq.n	8003f80 <TIM_Base_SetConfig+0x40>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a3c      	ldr	r2, [pc, #240]	; (800406c <TIM_Base_SetConfig+0x12c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d108      	bne.n	8003f92 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a31      	ldr	r2, [pc, #196]	; (800405c <TIM_Base_SetConfig+0x11c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01f      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa0:	d01b      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a2e      	ldr	r2, [pc, #184]	; (8004060 <TIM_Base_SetConfig+0x120>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d017      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a2d      	ldr	r2, [pc, #180]	; (8004064 <TIM_Base_SetConfig+0x124>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d013      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a2c      	ldr	r2, [pc, #176]	; (8004068 <TIM_Base_SetConfig+0x128>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d00f      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a2c      	ldr	r2, [pc, #176]	; (8004070 <TIM_Base_SetConfig+0x130>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00b      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a2b      	ldr	r2, [pc, #172]	; (8004074 <TIM_Base_SetConfig+0x134>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d007      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a2a      	ldr	r2, [pc, #168]	; (8004078 <TIM_Base_SetConfig+0x138>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d003      	beq.n	8003fda <TIM_Base_SetConfig+0x9a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a25      	ldr	r2, [pc, #148]	; (800406c <TIM_Base_SetConfig+0x12c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d108      	bne.n	8003fec <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a12      	ldr	r2, [pc, #72]	; (800405c <TIM_Base_SetConfig+0x11c>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d013      	beq.n	8004040 <TIM_Base_SetConfig+0x100>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a13      	ldr	r2, [pc, #76]	; (8004068 <TIM_Base_SetConfig+0x128>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00f      	beq.n	8004040 <TIM_Base_SetConfig+0x100>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a13      	ldr	r2, [pc, #76]	; (8004070 <TIM_Base_SetConfig+0x130>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d00b      	beq.n	8004040 <TIM_Base_SetConfig+0x100>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a12      	ldr	r2, [pc, #72]	; (8004074 <TIM_Base_SetConfig+0x134>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d007      	beq.n	8004040 <TIM_Base_SetConfig+0x100>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a11      	ldr	r2, [pc, #68]	; (8004078 <TIM_Base_SetConfig+0x138>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d003      	beq.n	8004040 <TIM_Base_SetConfig+0x100>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a0c      	ldr	r2, [pc, #48]	; (800406c <TIM_Base_SetConfig+0x12c>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d103      	bne.n	8004048 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	691a      	ldr	r2, [r3, #16]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	615a      	str	r2, [r3, #20]
}
 800404e:	bf00      	nop
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40012c00 	.word	0x40012c00
 8004060:	40000400 	.word	0x40000400
 8004064:	40000800 	.word	0x40000800
 8004068:	40013400 	.word	0x40013400
 800406c:	40015000 	.word	0x40015000
 8004070:	40014000 	.word	0x40014000
 8004074:	40014400 	.word	0x40014400
 8004078:	40014800 	.word	0x40014800

0800407c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004090:	2302      	movs	r3, #2
 8004092:	e06d      	b.n	8004170 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a30      	ldr	r2, [pc, #192]	; (800417c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d009      	beq.n	80040d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a2f      	ldr	r2, [pc, #188]	; (8004180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d004      	beq.n	80040d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a2d      	ldr	r2, [pc, #180]	; (8004184 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d108      	bne.n	80040e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80040d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a1e      	ldr	r2, [pc, #120]	; (800417c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d01d      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004110:	d018      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a1c      	ldr	r2, [pc, #112]	; (8004188 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d013      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a1a      	ldr	r2, [pc, #104]	; (800418c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d00e      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a15      	ldr	r2, [pc, #84]	; (8004180 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d009      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a16      	ldr	r2, [pc, #88]	; (8004190 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a11      	ldr	r2, [pc, #68]	; (8004184 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d10c      	bne.n	800415e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800414a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	4313      	orrs	r3, r2
 8004154:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	40012c00 	.word	0x40012c00
 8004180:	40013400 	.word	0x40013400
 8004184:	40015000 	.word	0x40015000
 8004188:	40000400 	.word	0x40000400
 800418c:	40000800 	.word	0x40000800
 8004190:	40014000 	.word	0x40014000

08004194 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e040      	b.n	8004264 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd fd82 	bl	8001cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2224      	movs	r2, #36	; 0x24
 80041fc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0201 	bic.w	r2, r2, #1
 800420c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f986 	bl	8004520 <UART_SetConfig>
 8004214:	4603      	mov	r3, r0
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e022      	b.n	8004264 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fb94 	bl	8004954 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800423a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800424a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f042 0201 	orr.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f000 fc1b 	bl	8004a98 <UART_CheckIdleState>
 8004262:	4603      	mov	r3, r0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3708      	adds	r7, #8
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b088      	sub	sp, #32
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800428c:	69fa      	ldr	r2, [r7, #28]
 800428e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004292:	4013      	ands	r3, r2
 8004294:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d113      	bne.n	80042c4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	f003 0320 	and.w	r3, r3, #32
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00e      	beq.n	80042c4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	f003 0320 	and.w	r3, r3, #32
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d009      	beq.n	80042c4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8114 	beq.w	80044e2 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
      }
      return;
 80042c2:	e10e      	b.n	80044e2 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 80d6 	beq.w	8004478 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 80cb 	beq.w	8004478 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d00e      	beq.n	800430a <HAL_UART_IRQHandler+0x9e>
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2201      	movs	r2, #1
 80042fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004302:	f043 0201 	orr.w	r2, r3, #1
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00e      	beq.n	8004332 <HAL_UART_IRQHandler+0xc6>
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d009      	beq.n	8004332 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2202      	movs	r2, #2
 8004324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800432a:	f043 0204 	orr.w	r2, r3, #4
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00e      	beq.n	800435a <HAL_UART_IRQHandler+0xee>
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d009      	beq.n	800435a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2204      	movs	r2, #4
 800434c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004352:	f043 0202 	orr.w	r2, r3, #2
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	f003 0308 	and.w	r3, r3, #8
 8004360:	2b00      	cmp	r3, #0
 8004362:	d013      	beq.n	800438c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	f003 0320 	and.w	r3, r3, #32
 800436a:	2b00      	cmp	r3, #0
 800436c:	d104      	bne.n	8004378 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004374:	2b00      	cmp	r3, #0
 8004376:	d009      	beq.n	800438c <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2208      	movs	r2, #8
 800437e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004384:	f043 0208 	orr.w	r2, r3, #8
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00f      	beq.n	80043b6 <HAL_UART_IRQHandler+0x14a>
 8004396:	69bb      	ldr	r3, [r7, #24]
 8004398:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00a      	beq.n	80043b6 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80043a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043ae:	f043 0220 	orr.w	r2, r3, #32
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 8093 	beq.w	80044e6 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00c      	beq.n	80043e4 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	f003 0320 	and.w	r3, r3, #32
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d007      	beq.n	80043e4 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043e8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043f4:	2b40      	cmp	r3, #64	; 0x40
 80043f6:	d004      	beq.n	8004402 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d031      	beq.n	8004466 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fc08 	bl	8004c18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d123      	bne.n	800445e <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004424:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800442a:	2b00      	cmp	r3, #0
 800442c:	d013      	beq.n	8004456 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004432:	4a30      	ldr	r2, [pc, #192]	; (80044f4 <HAL_UART_IRQHandler+0x288>)
 8004434:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800443a:	4618      	mov	r0, r3
 800443c:	f7fd fe6d 	bl	800211a <HAL_DMA_Abort_IT>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d016      	beq.n	8004474 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004450:	4610      	mov	r0, r2
 8004452:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004454:	e00e      	b.n	8004474 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f858 	bl	800450c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800445c:	e00a      	b.n	8004474 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f854 	bl	800450c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004464:	e006      	b.n	8004474 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f850 	bl	800450c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8004472:	e038      	b.n	80044e6 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004474:	bf00      	nop
    return;
 8004476:	e036      	b.n	80044e6 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00d      	beq.n	800449e <HAL_UART_IRQHandler+0x232>
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d008      	beq.n	800449e <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004494:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fc0d 	bl	8004cb6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800449c:	e026      	b.n	80044ec <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00d      	beq.n	80044c4 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d008      	beq.n	80044c4 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d017      	beq.n	80044ea <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	4798      	blx	r3
    }
    return;
 80044c2:	e012      	b.n	80044ea <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00e      	beq.n	80044ec <HAL_UART_IRQHandler+0x280>
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d009      	beq.n	80044ec <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 fbd3 	bl	8004c84 <UART_EndTransmit_IT>
    return;
 80044de:	bf00      	nop
 80044e0:	e004      	b.n	80044ec <HAL_UART_IRQHandler+0x280>
      return;
 80044e2:	bf00      	nop
 80044e4:	e002      	b.n	80044ec <HAL_UART_IRQHandler+0x280>
    return;
 80044e6:	bf00      	nop
 80044e8:	e000      	b.n	80044ec <HAL_UART_IRQHandler+0x280>
    return;
 80044ea:	bf00      	nop
  }

}
 80044ec:	3720      	adds	r7, #32
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	08004c59 	.word	0x08004c59

080044f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004528:	2300      	movs	r3, #0
 800452a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	431a      	orrs	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	4313      	orrs	r3, r2
 8004546:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	4bac      	ldr	r3, [pc, #688]	; (8004800 <UART_SetConfig+0x2e0>)
 8004550:	4013      	ands	r3, r2
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6812      	ldr	r2, [r2, #0]
 8004556:	6939      	ldr	r1, [r7, #16]
 8004558:	430b      	orrs	r3, r1
 800455a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	430a      	orrs	r2, r1
 8004594:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a9a      	ldr	r2, [pc, #616]	; (8004804 <UART_SetConfig+0x2e4>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d121      	bne.n	80045e4 <UART_SetConfig+0xc4>
 80045a0:	4b99      	ldr	r3, [pc, #612]	; (8004808 <UART_SetConfig+0x2e8>)
 80045a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a4:	f003 0303 	and.w	r3, r3, #3
 80045a8:	2b03      	cmp	r3, #3
 80045aa:	d817      	bhi.n	80045dc <UART_SetConfig+0xbc>
 80045ac:	a201      	add	r2, pc, #4	; (adr r2, 80045b4 <UART_SetConfig+0x94>)
 80045ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b2:	bf00      	nop
 80045b4:	080045c5 	.word	0x080045c5
 80045b8:	080045d1 	.word	0x080045d1
 80045bc:	080045d7 	.word	0x080045d7
 80045c0:	080045cb 	.word	0x080045cb
 80045c4:	2301      	movs	r3, #1
 80045c6:	77fb      	strb	r3, [r7, #31]
 80045c8:	e0b2      	b.n	8004730 <UART_SetConfig+0x210>
 80045ca:	2302      	movs	r3, #2
 80045cc:	77fb      	strb	r3, [r7, #31]
 80045ce:	e0af      	b.n	8004730 <UART_SetConfig+0x210>
 80045d0:	2304      	movs	r3, #4
 80045d2:	77fb      	strb	r3, [r7, #31]
 80045d4:	e0ac      	b.n	8004730 <UART_SetConfig+0x210>
 80045d6:	2308      	movs	r3, #8
 80045d8:	77fb      	strb	r3, [r7, #31]
 80045da:	e0a9      	b.n	8004730 <UART_SetConfig+0x210>
 80045dc:	2310      	movs	r3, #16
 80045de:	77fb      	strb	r3, [r7, #31]
 80045e0:	bf00      	nop
 80045e2:	e0a5      	b.n	8004730 <UART_SetConfig+0x210>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a88      	ldr	r2, [pc, #544]	; (800480c <UART_SetConfig+0x2ec>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d123      	bne.n	8004636 <UART_SetConfig+0x116>
 80045ee:	4b86      	ldr	r3, [pc, #536]	; (8004808 <UART_SetConfig+0x2e8>)
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045fa:	d012      	beq.n	8004622 <UART_SetConfig+0x102>
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004600:	d802      	bhi.n	8004608 <UART_SetConfig+0xe8>
 8004602:	2b00      	cmp	r3, #0
 8004604:	d007      	beq.n	8004616 <UART_SetConfig+0xf6>
 8004606:	e012      	b.n	800462e <UART_SetConfig+0x10e>
 8004608:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800460c:	d00c      	beq.n	8004628 <UART_SetConfig+0x108>
 800460e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004612:	d003      	beq.n	800461c <UART_SetConfig+0xfc>
 8004614:	e00b      	b.n	800462e <UART_SetConfig+0x10e>
 8004616:	2300      	movs	r3, #0
 8004618:	77fb      	strb	r3, [r7, #31]
 800461a:	e089      	b.n	8004730 <UART_SetConfig+0x210>
 800461c:	2302      	movs	r3, #2
 800461e:	77fb      	strb	r3, [r7, #31]
 8004620:	e086      	b.n	8004730 <UART_SetConfig+0x210>
 8004622:	2304      	movs	r3, #4
 8004624:	77fb      	strb	r3, [r7, #31]
 8004626:	e083      	b.n	8004730 <UART_SetConfig+0x210>
 8004628:	2308      	movs	r3, #8
 800462a:	77fb      	strb	r3, [r7, #31]
 800462c:	e080      	b.n	8004730 <UART_SetConfig+0x210>
 800462e:	2310      	movs	r3, #16
 8004630:	77fb      	strb	r3, [r7, #31]
 8004632:	bf00      	nop
 8004634:	e07c      	b.n	8004730 <UART_SetConfig+0x210>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a75      	ldr	r2, [pc, #468]	; (8004810 <UART_SetConfig+0x2f0>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d123      	bne.n	8004688 <UART_SetConfig+0x168>
 8004640:	4b71      	ldr	r3, [pc, #452]	; (8004808 <UART_SetConfig+0x2e8>)
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004648:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800464c:	d012      	beq.n	8004674 <UART_SetConfig+0x154>
 800464e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004652:	d802      	bhi.n	800465a <UART_SetConfig+0x13a>
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <UART_SetConfig+0x148>
 8004658:	e012      	b.n	8004680 <UART_SetConfig+0x160>
 800465a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800465e:	d00c      	beq.n	800467a <UART_SetConfig+0x15a>
 8004660:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004664:	d003      	beq.n	800466e <UART_SetConfig+0x14e>
 8004666:	e00b      	b.n	8004680 <UART_SetConfig+0x160>
 8004668:	2300      	movs	r3, #0
 800466a:	77fb      	strb	r3, [r7, #31]
 800466c:	e060      	b.n	8004730 <UART_SetConfig+0x210>
 800466e:	2302      	movs	r3, #2
 8004670:	77fb      	strb	r3, [r7, #31]
 8004672:	e05d      	b.n	8004730 <UART_SetConfig+0x210>
 8004674:	2304      	movs	r3, #4
 8004676:	77fb      	strb	r3, [r7, #31]
 8004678:	e05a      	b.n	8004730 <UART_SetConfig+0x210>
 800467a:	2308      	movs	r3, #8
 800467c:	77fb      	strb	r3, [r7, #31]
 800467e:	e057      	b.n	8004730 <UART_SetConfig+0x210>
 8004680:	2310      	movs	r3, #16
 8004682:	77fb      	strb	r3, [r7, #31]
 8004684:	bf00      	nop
 8004686:	e053      	b.n	8004730 <UART_SetConfig+0x210>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a61      	ldr	r2, [pc, #388]	; (8004814 <UART_SetConfig+0x2f4>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d123      	bne.n	80046da <UART_SetConfig+0x1ba>
 8004692:	4b5d      	ldr	r3, [pc, #372]	; (8004808 <UART_SetConfig+0x2e8>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800469a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800469e:	d012      	beq.n	80046c6 <UART_SetConfig+0x1a6>
 80046a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046a4:	d802      	bhi.n	80046ac <UART_SetConfig+0x18c>
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d007      	beq.n	80046ba <UART_SetConfig+0x19a>
 80046aa:	e012      	b.n	80046d2 <UART_SetConfig+0x1b2>
 80046ac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046b0:	d00c      	beq.n	80046cc <UART_SetConfig+0x1ac>
 80046b2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046b6:	d003      	beq.n	80046c0 <UART_SetConfig+0x1a0>
 80046b8:	e00b      	b.n	80046d2 <UART_SetConfig+0x1b2>
 80046ba:	2300      	movs	r3, #0
 80046bc:	77fb      	strb	r3, [r7, #31]
 80046be:	e037      	b.n	8004730 <UART_SetConfig+0x210>
 80046c0:	2302      	movs	r3, #2
 80046c2:	77fb      	strb	r3, [r7, #31]
 80046c4:	e034      	b.n	8004730 <UART_SetConfig+0x210>
 80046c6:	2304      	movs	r3, #4
 80046c8:	77fb      	strb	r3, [r7, #31]
 80046ca:	e031      	b.n	8004730 <UART_SetConfig+0x210>
 80046cc:	2308      	movs	r3, #8
 80046ce:	77fb      	strb	r3, [r7, #31]
 80046d0:	e02e      	b.n	8004730 <UART_SetConfig+0x210>
 80046d2:	2310      	movs	r3, #16
 80046d4:	77fb      	strb	r3, [r7, #31]
 80046d6:	bf00      	nop
 80046d8:	e02a      	b.n	8004730 <UART_SetConfig+0x210>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a4e      	ldr	r2, [pc, #312]	; (8004818 <UART_SetConfig+0x2f8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d123      	bne.n	800472c <UART_SetConfig+0x20c>
 80046e4:	4b48      	ldr	r3, [pc, #288]	; (8004808 <UART_SetConfig+0x2e8>)
 80046e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80046ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046f0:	d012      	beq.n	8004718 <UART_SetConfig+0x1f8>
 80046f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046f6:	d802      	bhi.n	80046fe <UART_SetConfig+0x1de>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <UART_SetConfig+0x1ec>
 80046fc:	e012      	b.n	8004724 <UART_SetConfig+0x204>
 80046fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004702:	d00c      	beq.n	800471e <UART_SetConfig+0x1fe>
 8004704:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004708:	d003      	beq.n	8004712 <UART_SetConfig+0x1f2>
 800470a:	e00b      	b.n	8004724 <UART_SetConfig+0x204>
 800470c:	2300      	movs	r3, #0
 800470e:	77fb      	strb	r3, [r7, #31]
 8004710:	e00e      	b.n	8004730 <UART_SetConfig+0x210>
 8004712:	2302      	movs	r3, #2
 8004714:	77fb      	strb	r3, [r7, #31]
 8004716:	e00b      	b.n	8004730 <UART_SetConfig+0x210>
 8004718:	2304      	movs	r3, #4
 800471a:	77fb      	strb	r3, [r7, #31]
 800471c:	e008      	b.n	8004730 <UART_SetConfig+0x210>
 800471e:	2308      	movs	r3, #8
 8004720:	77fb      	strb	r3, [r7, #31]
 8004722:	e005      	b.n	8004730 <UART_SetConfig+0x210>
 8004724:	2310      	movs	r3, #16
 8004726:	77fb      	strb	r3, [r7, #31]
 8004728:	bf00      	nop
 800472a:	e001      	b.n	8004730 <UART_SetConfig+0x210>
 800472c:	2310      	movs	r3, #16
 800472e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	69db      	ldr	r3, [r3, #28]
 8004734:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004738:	f040 8090 	bne.w	800485c <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 800473c:	7ffb      	ldrb	r3, [r7, #31]
 800473e:	2b08      	cmp	r3, #8
 8004740:	d86c      	bhi.n	800481c <UART_SetConfig+0x2fc>
 8004742:	a201      	add	r2, pc, #4	; (adr r2, 8004748 <UART_SetConfig+0x228>)
 8004744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004748:	0800476d 	.word	0x0800476d
 800474c:	0800478d 	.word	0x0800478d
 8004750:	080047ad 	.word	0x080047ad
 8004754:	0800481d 	.word	0x0800481d
 8004758:	080047c9 	.word	0x080047c9
 800475c:	0800481d 	.word	0x0800481d
 8004760:	0800481d 	.word	0x0800481d
 8004764:	0800481d 	.word	0x0800481d
 8004768:	080047e9 	.word	0x080047e9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800476c:	f7fe ffbe 	bl	80036ec <HAL_RCC_GetPCLK1Freq>
 8004770:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	005a      	lsls	r2, r3, #1
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	085b      	lsrs	r3, r3, #1
 800477c:	441a      	add	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	fbb2 f3f3 	udiv	r3, r2, r3
 8004786:	b29b      	uxth	r3, r3
 8004788:	61bb      	str	r3, [r7, #24]
        break;
 800478a:	e04a      	b.n	8004822 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800478c:	f7fe ffd0 	bl	8003730 <HAL_RCC_GetPCLK2Freq>
 8004790:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	005a      	lsls	r2, r3, #1
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	085b      	lsrs	r3, r3, #1
 800479c:	441a      	add	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	61bb      	str	r3, [r7, #24]
        break;
 80047aa:	e03a      	b.n	8004822 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	085b      	lsrs	r3, r3, #1
 80047b2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80047b6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6852      	ldr	r2, [r2, #4]
 80047be:	fbb3 f3f2 	udiv	r3, r3, r2
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	61bb      	str	r3, [r7, #24]
        break;
 80047c6:	e02c      	b.n	8004822 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047c8:	f7fe ff1a 	bl	8003600 <HAL_RCC_GetSysClockFreq>
 80047cc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	005a      	lsls	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	441a      	add	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	61bb      	str	r3, [r7, #24]
        break;
 80047e6:	e01c      	b.n	8004822 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	085b      	lsrs	r3, r3, #1
 80047ee:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	61bb      	str	r3, [r7, #24]
        break;
 80047fe:	e010      	b.n	8004822 <UART_SetConfig+0x302>
 8004800:	efff69f3 	.word	0xefff69f3
 8004804:	40013800 	.word	0x40013800
 8004808:	40021000 	.word	0x40021000
 800480c:	40004400 	.word	0x40004400
 8004810:	40004800 	.word	0x40004800
 8004814:	40004c00 	.word	0x40004c00
 8004818:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	75fb      	strb	r3, [r7, #23]
        break;
 8004820:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	2b0f      	cmp	r3, #15
 8004826:	d916      	bls.n	8004856 <UART_SetConfig+0x336>
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800482e:	d212      	bcs.n	8004856 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	b29b      	uxth	r3, r3
 8004834:	f023 030f 	bic.w	r3, r3, #15
 8004838:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	085b      	lsrs	r3, r3, #1
 800483e:	b29b      	uxth	r3, r3
 8004840:	f003 0307 	and.w	r3, r3, #7
 8004844:	b29a      	uxth	r2, r3
 8004846:	897b      	ldrh	r3, [r7, #10]
 8004848:	4313      	orrs	r3, r2
 800484a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	897a      	ldrh	r2, [r7, #10]
 8004852:	60da      	str	r2, [r3, #12]
 8004854:	e072      	b.n	800493c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	75fb      	strb	r3, [r7, #23]
 800485a:	e06f      	b.n	800493c <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 800485c:	7ffb      	ldrb	r3, [r7, #31]
 800485e:	2b08      	cmp	r3, #8
 8004860:	d85b      	bhi.n	800491a <UART_SetConfig+0x3fa>
 8004862:	a201      	add	r2, pc, #4	; (adr r2, 8004868 <UART_SetConfig+0x348>)
 8004864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004868:	0800488d 	.word	0x0800488d
 800486c:	080048ab 	.word	0x080048ab
 8004870:	080048c9 	.word	0x080048c9
 8004874:	0800491b 	.word	0x0800491b
 8004878:	080048e5 	.word	0x080048e5
 800487c:	0800491b 	.word	0x0800491b
 8004880:	0800491b 	.word	0x0800491b
 8004884:	0800491b 	.word	0x0800491b
 8004888:	08004903 	.word	0x08004903
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800488c:	f7fe ff2e 	bl	80036ec <HAL_RCC_GetPCLK1Freq>
 8004890:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	085a      	lsrs	r2, r3, #1
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	441a      	add	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	61bb      	str	r3, [r7, #24]
        break;
 80048a8:	e03a      	b.n	8004920 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048aa:	f7fe ff41 	bl	8003730 <HAL_RCC_GetPCLK2Freq>
 80048ae:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	085a      	lsrs	r2, r3, #1
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	441a      	add	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	61bb      	str	r3, [r7, #24]
        break;
 80048c6:	e02b      	b.n	8004920 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	085b      	lsrs	r3, r3, #1
 80048ce:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80048d2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6852      	ldr	r2, [r2, #4]
 80048da:	fbb3 f3f2 	udiv	r3, r3, r2
 80048de:	b29b      	uxth	r3, r3
 80048e0:	61bb      	str	r3, [r7, #24]
        break;
 80048e2:	e01d      	b.n	8004920 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048e4:	f7fe fe8c 	bl	8003600 <HAL_RCC_GetSysClockFreq>
 80048e8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	085a      	lsrs	r2, r3, #1
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	441a      	add	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	61bb      	str	r3, [r7, #24]
        break;
 8004900:	e00e      	b.n	8004920 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	085b      	lsrs	r3, r3, #1
 8004908:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	fbb2 f3f3 	udiv	r3, r2, r3
 8004914:	b29b      	uxth	r3, r3
 8004916:	61bb      	str	r3, [r7, #24]
        break;
 8004918:	e002      	b.n	8004920 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	75fb      	strb	r3, [r7, #23]
        break;
 800491e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	2b0f      	cmp	r3, #15
 8004924:	d908      	bls.n	8004938 <UART_SetConfig+0x418>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800492c:	d204      	bcs.n	8004938 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	60da      	str	r2, [r3, #12]
 8004936:	e001      	b.n	800493c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004948:	7dfb      	ldrb	r3, [r7, #23]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3720      	adds	r7, #32
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop

08004954 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	430a      	orrs	r2, r1
 800497c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004982:	f003 0302 	and.w	r3, r3, #2
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	430a      	orrs	r2, r1
 800499e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	430a      	orrs	r2, r1
 80049e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	f003 0310 	and.w	r3, r3, #16
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	f003 0320 	and.w	r3, r3, #32
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d01a      	beq.n	8004a6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a52:	d10a      	bne.n	8004a6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	605a      	str	r2, [r3, #4]
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b086      	sub	sp, #24
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004aa6:	f7fd f9f9 	bl	8001e9c <HAL_GetTick>
 8004aaa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0308 	and.w	r3, r3, #8
 8004ab6:	2b08      	cmp	r3, #8
 8004ab8:	d10e      	bne.n	8004ad8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004aba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004abe:	9300      	str	r3, [sp, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 f82a 	bl	8004b22 <UART_WaitOnFlagUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e020      	b.n	8004b1a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0304 	and.w	r3, r3, #4
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d10e      	bne.n	8004b04 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ae6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f000 f814 	bl	8004b22 <UART_WaitOnFlagUntilTimeout>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e00a      	b.n	8004b1a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b32:	e05d      	b.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3a:	d059      	beq.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b3c:	f7fd f9ae 	bl	8001e9c <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	69ba      	ldr	r2, [r7, #24]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d302      	bcc.n	8004b52 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d11b      	bne.n	8004b8a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004b60:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0201 	bic.w	r2, r2, #1
 8004b70:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2220      	movs	r2, #32
 8004b76:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e042      	b.n	8004c10 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d02b      	beq.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ba6:	d123      	bne.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bb0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004bc0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0201 	bic.w	r2, r2, #1
 8004bd0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2220      	movs	r2, #32
 8004be2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e00f      	b.n	8004c10 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	69da      	ldr	r2, [r3, #28]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	68ba      	ldr	r2, [r7, #8]
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	bf0c      	ite	eq
 8004c00:	2301      	moveq	r3, #1
 8004c02:	2300      	movne	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	461a      	mov	r2, r3
 8004c08:	79fb      	ldrb	r3, [r7, #7]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d092      	beq.n	8004b34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3710      	adds	r7, #16
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c2e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	689a      	ldr	r2, [r3, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0201 	bic.w	r2, r2, #1
 8004c3e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2220      	movs	r2, #32
 8004c44:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	661a      	str	r2, [r3, #96]	; 0x60
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f7ff fc48 	bl	800450c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c7c:	bf00      	nop
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b082      	sub	sp, #8
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c9a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f7ff fc25 	bl	80044f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cae:	bf00      	nop
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
	...

08004ccc <__errno>:
 8004ccc:	4b01      	ldr	r3, [pc, #4]	; (8004cd4 <__errno+0x8>)
 8004cce:	6818      	ldr	r0, [r3, #0]
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	2000017c 	.word	0x2000017c

08004cd8 <__libc_init_array>:
 8004cd8:	b570      	push	{r4, r5, r6, lr}
 8004cda:	4e0d      	ldr	r6, [pc, #52]	; (8004d10 <__libc_init_array+0x38>)
 8004cdc:	4c0d      	ldr	r4, [pc, #52]	; (8004d14 <__libc_init_array+0x3c>)
 8004cde:	1ba4      	subs	r4, r4, r6
 8004ce0:	10a4      	asrs	r4, r4, #2
 8004ce2:	2500      	movs	r5, #0
 8004ce4:	42a5      	cmp	r5, r4
 8004ce6:	d109      	bne.n	8004cfc <__libc_init_array+0x24>
 8004ce8:	4e0b      	ldr	r6, [pc, #44]	; (8004d18 <__libc_init_array+0x40>)
 8004cea:	4c0c      	ldr	r4, [pc, #48]	; (8004d1c <__libc_init_array+0x44>)
 8004cec:	f000 f978 	bl	8004fe0 <_init>
 8004cf0:	1ba4      	subs	r4, r4, r6
 8004cf2:	10a4      	asrs	r4, r4, #2
 8004cf4:	2500      	movs	r5, #0
 8004cf6:	42a5      	cmp	r5, r4
 8004cf8:	d105      	bne.n	8004d06 <__libc_init_array+0x2e>
 8004cfa:	bd70      	pop	{r4, r5, r6, pc}
 8004cfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d00:	4798      	blx	r3
 8004d02:	3501      	adds	r5, #1
 8004d04:	e7ee      	b.n	8004ce4 <__libc_init_array+0xc>
 8004d06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d0a:	4798      	blx	r3
 8004d0c:	3501      	adds	r5, #1
 8004d0e:	e7f2      	b.n	8004cf6 <__libc_init_array+0x1e>
 8004d10:	08005030 	.word	0x08005030
 8004d14:	08005030 	.word	0x08005030
 8004d18:	08005030 	.word	0x08005030
 8004d1c:	08005034 	.word	0x08005034

08004d20 <malloc>:
 8004d20:	4b02      	ldr	r3, [pc, #8]	; (8004d2c <malloc+0xc>)
 8004d22:	4601      	mov	r1, r0
 8004d24:	6818      	ldr	r0, [r3, #0]
 8004d26:	f000 b86d 	b.w	8004e04 <_malloc_r>
 8004d2a:	bf00      	nop
 8004d2c:	2000017c 	.word	0x2000017c

08004d30 <free>:
 8004d30:	4b02      	ldr	r3, [pc, #8]	; (8004d3c <free+0xc>)
 8004d32:	4601      	mov	r1, r0
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	f000 b817 	b.w	8004d68 <_free_r>
 8004d3a:	bf00      	nop
 8004d3c:	2000017c 	.word	0x2000017c

08004d40 <memcpy>:
 8004d40:	b510      	push	{r4, lr}
 8004d42:	1e43      	subs	r3, r0, #1
 8004d44:	440a      	add	r2, r1
 8004d46:	4291      	cmp	r1, r2
 8004d48:	d100      	bne.n	8004d4c <memcpy+0xc>
 8004d4a:	bd10      	pop	{r4, pc}
 8004d4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d54:	e7f7      	b.n	8004d46 <memcpy+0x6>

08004d56 <memset>:
 8004d56:	4402      	add	r2, r0
 8004d58:	4603      	mov	r3, r0
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d100      	bne.n	8004d60 <memset+0xa>
 8004d5e:	4770      	bx	lr
 8004d60:	f803 1b01 	strb.w	r1, [r3], #1
 8004d64:	e7f9      	b.n	8004d5a <memset+0x4>
	...

08004d68 <_free_r>:
 8004d68:	b538      	push	{r3, r4, r5, lr}
 8004d6a:	4605      	mov	r5, r0
 8004d6c:	2900      	cmp	r1, #0
 8004d6e:	d045      	beq.n	8004dfc <_free_r+0x94>
 8004d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d74:	1f0c      	subs	r4, r1, #4
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	bfb8      	it	lt
 8004d7a:	18e4      	addlt	r4, r4, r3
 8004d7c:	f000 f8ac 	bl	8004ed8 <__malloc_lock>
 8004d80:	4a1f      	ldr	r2, [pc, #124]	; (8004e00 <_free_r+0x98>)
 8004d82:	6813      	ldr	r3, [r2, #0]
 8004d84:	4610      	mov	r0, r2
 8004d86:	b933      	cbnz	r3, 8004d96 <_free_r+0x2e>
 8004d88:	6063      	str	r3, [r4, #4]
 8004d8a:	6014      	str	r4, [r2, #0]
 8004d8c:	4628      	mov	r0, r5
 8004d8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d92:	f000 b8a2 	b.w	8004eda <__malloc_unlock>
 8004d96:	42a3      	cmp	r3, r4
 8004d98:	d90c      	bls.n	8004db4 <_free_r+0x4c>
 8004d9a:	6821      	ldr	r1, [r4, #0]
 8004d9c:	1862      	adds	r2, r4, r1
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	bf04      	itt	eq
 8004da2:	681a      	ldreq	r2, [r3, #0]
 8004da4:	685b      	ldreq	r3, [r3, #4]
 8004da6:	6063      	str	r3, [r4, #4]
 8004da8:	bf04      	itt	eq
 8004daa:	1852      	addeq	r2, r2, r1
 8004dac:	6022      	streq	r2, [r4, #0]
 8004dae:	6004      	str	r4, [r0, #0]
 8004db0:	e7ec      	b.n	8004d8c <_free_r+0x24>
 8004db2:	4613      	mov	r3, r2
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	b10a      	cbz	r2, 8004dbc <_free_r+0x54>
 8004db8:	42a2      	cmp	r2, r4
 8004dba:	d9fa      	bls.n	8004db2 <_free_r+0x4a>
 8004dbc:	6819      	ldr	r1, [r3, #0]
 8004dbe:	1858      	adds	r0, r3, r1
 8004dc0:	42a0      	cmp	r0, r4
 8004dc2:	d10b      	bne.n	8004ddc <_free_r+0x74>
 8004dc4:	6820      	ldr	r0, [r4, #0]
 8004dc6:	4401      	add	r1, r0
 8004dc8:	1858      	adds	r0, r3, r1
 8004dca:	4282      	cmp	r2, r0
 8004dcc:	6019      	str	r1, [r3, #0]
 8004dce:	d1dd      	bne.n	8004d8c <_free_r+0x24>
 8004dd0:	6810      	ldr	r0, [r2, #0]
 8004dd2:	6852      	ldr	r2, [r2, #4]
 8004dd4:	605a      	str	r2, [r3, #4]
 8004dd6:	4401      	add	r1, r0
 8004dd8:	6019      	str	r1, [r3, #0]
 8004dda:	e7d7      	b.n	8004d8c <_free_r+0x24>
 8004ddc:	d902      	bls.n	8004de4 <_free_r+0x7c>
 8004dde:	230c      	movs	r3, #12
 8004de0:	602b      	str	r3, [r5, #0]
 8004de2:	e7d3      	b.n	8004d8c <_free_r+0x24>
 8004de4:	6820      	ldr	r0, [r4, #0]
 8004de6:	1821      	adds	r1, r4, r0
 8004de8:	428a      	cmp	r2, r1
 8004dea:	bf04      	itt	eq
 8004dec:	6811      	ldreq	r1, [r2, #0]
 8004dee:	6852      	ldreq	r2, [r2, #4]
 8004df0:	6062      	str	r2, [r4, #4]
 8004df2:	bf04      	itt	eq
 8004df4:	1809      	addeq	r1, r1, r0
 8004df6:	6021      	streq	r1, [r4, #0]
 8004df8:	605c      	str	r4, [r3, #4]
 8004dfa:	e7c7      	b.n	8004d8c <_free_r+0x24>
 8004dfc:	bd38      	pop	{r3, r4, r5, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000204 	.word	0x20000204

08004e04 <_malloc_r>:
 8004e04:	b570      	push	{r4, r5, r6, lr}
 8004e06:	1ccd      	adds	r5, r1, #3
 8004e08:	f025 0503 	bic.w	r5, r5, #3
 8004e0c:	3508      	adds	r5, #8
 8004e0e:	2d0c      	cmp	r5, #12
 8004e10:	bf38      	it	cc
 8004e12:	250c      	movcc	r5, #12
 8004e14:	2d00      	cmp	r5, #0
 8004e16:	4606      	mov	r6, r0
 8004e18:	db01      	blt.n	8004e1e <_malloc_r+0x1a>
 8004e1a:	42a9      	cmp	r1, r5
 8004e1c:	d903      	bls.n	8004e26 <_malloc_r+0x22>
 8004e1e:	230c      	movs	r3, #12
 8004e20:	6033      	str	r3, [r6, #0]
 8004e22:	2000      	movs	r0, #0
 8004e24:	bd70      	pop	{r4, r5, r6, pc}
 8004e26:	f000 f857 	bl	8004ed8 <__malloc_lock>
 8004e2a:	4a21      	ldr	r2, [pc, #132]	; (8004eb0 <_malloc_r+0xac>)
 8004e2c:	6814      	ldr	r4, [r2, #0]
 8004e2e:	4621      	mov	r1, r4
 8004e30:	b991      	cbnz	r1, 8004e58 <_malloc_r+0x54>
 8004e32:	4c20      	ldr	r4, [pc, #128]	; (8004eb4 <_malloc_r+0xb0>)
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	b91b      	cbnz	r3, 8004e40 <_malloc_r+0x3c>
 8004e38:	4630      	mov	r0, r6
 8004e3a:	f000 f83d 	bl	8004eb8 <_sbrk_r>
 8004e3e:	6020      	str	r0, [r4, #0]
 8004e40:	4629      	mov	r1, r5
 8004e42:	4630      	mov	r0, r6
 8004e44:	f000 f838 	bl	8004eb8 <_sbrk_r>
 8004e48:	1c43      	adds	r3, r0, #1
 8004e4a:	d124      	bne.n	8004e96 <_malloc_r+0x92>
 8004e4c:	230c      	movs	r3, #12
 8004e4e:	6033      	str	r3, [r6, #0]
 8004e50:	4630      	mov	r0, r6
 8004e52:	f000 f842 	bl	8004eda <__malloc_unlock>
 8004e56:	e7e4      	b.n	8004e22 <_malloc_r+0x1e>
 8004e58:	680b      	ldr	r3, [r1, #0]
 8004e5a:	1b5b      	subs	r3, r3, r5
 8004e5c:	d418      	bmi.n	8004e90 <_malloc_r+0x8c>
 8004e5e:	2b0b      	cmp	r3, #11
 8004e60:	d90f      	bls.n	8004e82 <_malloc_r+0x7e>
 8004e62:	600b      	str	r3, [r1, #0]
 8004e64:	50cd      	str	r5, [r1, r3]
 8004e66:	18cc      	adds	r4, r1, r3
 8004e68:	4630      	mov	r0, r6
 8004e6a:	f000 f836 	bl	8004eda <__malloc_unlock>
 8004e6e:	f104 000b 	add.w	r0, r4, #11
 8004e72:	1d23      	adds	r3, r4, #4
 8004e74:	f020 0007 	bic.w	r0, r0, #7
 8004e78:	1ac3      	subs	r3, r0, r3
 8004e7a:	d0d3      	beq.n	8004e24 <_malloc_r+0x20>
 8004e7c:	425a      	negs	r2, r3
 8004e7e:	50e2      	str	r2, [r4, r3]
 8004e80:	e7d0      	b.n	8004e24 <_malloc_r+0x20>
 8004e82:	428c      	cmp	r4, r1
 8004e84:	684b      	ldr	r3, [r1, #4]
 8004e86:	bf16      	itet	ne
 8004e88:	6063      	strne	r3, [r4, #4]
 8004e8a:	6013      	streq	r3, [r2, #0]
 8004e8c:	460c      	movne	r4, r1
 8004e8e:	e7eb      	b.n	8004e68 <_malloc_r+0x64>
 8004e90:	460c      	mov	r4, r1
 8004e92:	6849      	ldr	r1, [r1, #4]
 8004e94:	e7cc      	b.n	8004e30 <_malloc_r+0x2c>
 8004e96:	1cc4      	adds	r4, r0, #3
 8004e98:	f024 0403 	bic.w	r4, r4, #3
 8004e9c:	42a0      	cmp	r0, r4
 8004e9e:	d005      	beq.n	8004eac <_malloc_r+0xa8>
 8004ea0:	1a21      	subs	r1, r4, r0
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	f000 f808 	bl	8004eb8 <_sbrk_r>
 8004ea8:	3001      	adds	r0, #1
 8004eaa:	d0cf      	beq.n	8004e4c <_malloc_r+0x48>
 8004eac:	6025      	str	r5, [r4, #0]
 8004eae:	e7db      	b.n	8004e68 <_malloc_r+0x64>
 8004eb0:	20000204 	.word	0x20000204
 8004eb4:	20000208 	.word	0x20000208

08004eb8 <_sbrk_r>:
 8004eb8:	b538      	push	{r3, r4, r5, lr}
 8004eba:	4c06      	ldr	r4, [pc, #24]	; (8004ed4 <_sbrk_r+0x1c>)
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	4605      	mov	r5, r0
 8004ec0:	4608      	mov	r0, r1
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	f7fc fdf0 	bl	8001aa8 <_sbrk>
 8004ec8:	1c43      	adds	r3, r0, #1
 8004eca:	d102      	bne.n	8004ed2 <_sbrk_r+0x1a>
 8004ecc:	6823      	ldr	r3, [r4, #0]
 8004ece:	b103      	cbz	r3, 8004ed2 <_sbrk_r+0x1a>
 8004ed0:	602b      	str	r3, [r5, #0]
 8004ed2:	bd38      	pop	{r3, r4, r5, pc}
 8004ed4:	20000498 	.word	0x20000498

08004ed8 <__malloc_lock>:
 8004ed8:	4770      	bx	lr

08004eda <__malloc_unlock>:
 8004eda:	4770      	bx	lr
 8004edc:	0000      	movs	r0, r0
	...

08004ee0 <ceil>:
 8004ee0:	ec51 0b10 	vmov	r0, r1, d0
 8004ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ee8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004eec:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8004ef0:	2e13      	cmp	r6, #19
 8004ef2:	460c      	mov	r4, r1
 8004ef4:	ee10 5a10 	vmov	r5, s0
 8004ef8:	4680      	mov	r8, r0
 8004efa:	dc30      	bgt.n	8004f5e <ceil+0x7e>
 8004efc:	2e00      	cmp	r6, #0
 8004efe:	da12      	bge.n	8004f26 <ceil+0x46>
 8004f00:	a333      	add	r3, pc, #204	; (adr r3, 8004fd0 <ceil+0xf0>)
 8004f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f06:	f7fb f96d 	bl	80001e4 <__adddf3>
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f7fb fdaf 	bl	8000a70 <__aeabi_dcmpgt>
 8004f12:	b128      	cbz	r0, 8004f20 <ceil+0x40>
 8004f14:	2c00      	cmp	r4, #0
 8004f16:	db55      	blt.n	8004fc4 <ceil+0xe4>
 8004f18:	432c      	orrs	r4, r5
 8004f1a:	d057      	beq.n	8004fcc <ceil+0xec>
 8004f1c:	4c2e      	ldr	r4, [pc, #184]	; (8004fd8 <ceil+0xf8>)
 8004f1e:	2500      	movs	r5, #0
 8004f20:	4621      	mov	r1, r4
 8004f22:	4628      	mov	r0, r5
 8004f24:	e025      	b.n	8004f72 <ceil+0x92>
 8004f26:	4f2d      	ldr	r7, [pc, #180]	; (8004fdc <ceil+0xfc>)
 8004f28:	4137      	asrs	r7, r6
 8004f2a:	ea01 0307 	and.w	r3, r1, r7
 8004f2e:	4303      	orrs	r3, r0
 8004f30:	d01f      	beq.n	8004f72 <ceil+0x92>
 8004f32:	a327      	add	r3, pc, #156	; (adr r3, 8004fd0 <ceil+0xf0>)
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f7fb f954 	bl	80001e4 <__adddf3>
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	2300      	movs	r3, #0
 8004f40:	f7fb fd96 	bl	8000a70 <__aeabi_dcmpgt>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d0eb      	beq.n	8004f20 <ceil+0x40>
 8004f48:	2c00      	cmp	r4, #0
 8004f4a:	bfc2      	ittt	gt
 8004f4c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8004f50:	fa43 f606 	asrgt.w	r6, r3, r6
 8004f54:	19a4      	addgt	r4, r4, r6
 8004f56:	ea24 0407 	bic.w	r4, r4, r7
 8004f5a:	2500      	movs	r5, #0
 8004f5c:	e7e0      	b.n	8004f20 <ceil+0x40>
 8004f5e:	2e33      	cmp	r6, #51	; 0x33
 8004f60:	dd0b      	ble.n	8004f7a <ceil+0x9a>
 8004f62:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004f66:	d104      	bne.n	8004f72 <ceil+0x92>
 8004f68:	ee10 2a10 	vmov	r2, s0
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	f7fb f939 	bl	80001e4 <__adddf3>
 8004f72:	ec41 0b10 	vmov	d0, r0, r1
 8004f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f7a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f82:	fa23 f707 	lsr.w	r7, r3, r7
 8004f86:	4207      	tst	r7, r0
 8004f88:	d0f3      	beq.n	8004f72 <ceil+0x92>
 8004f8a:	a311      	add	r3, pc, #68	; (adr r3, 8004fd0 <ceil+0xf0>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb f928 	bl	80001e4 <__adddf3>
 8004f94:	2200      	movs	r2, #0
 8004f96:	2300      	movs	r3, #0
 8004f98:	f7fb fd6a 	bl	8000a70 <__aeabi_dcmpgt>
 8004f9c:	2800      	cmp	r0, #0
 8004f9e:	d0bf      	beq.n	8004f20 <ceil+0x40>
 8004fa0:	2c00      	cmp	r4, #0
 8004fa2:	dd02      	ble.n	8004faa <ceil+0xca>
 8004fa4:	2e14      	cmp	r6, #20
 8004fa6:	d103      	bne.n	8004fb0 <ceil+0xd0>
 8004fa8:	3401      	adds	r4, #1
 8004faa:	ea25 0507 	bic.w	r5, r5, r7
 8004fae:	e7b7      	b.n	8004f20 <ceil+0x40>
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004fb6:	fa03 f606 	lsl.w	r6, r3, r6
 8004fba:	4435      	add	r5, r6
 8004fbc:	4545      	cmp	r5, r8
 8004fbe:	bf38      	it	cc
 8004fc0:	18e4      	addcc	r4, r4, r3
 8004fc2:	e7f2      	b.n	8004faa <ceil+0xca>
 8004fc4:	2500      	movs	r5, #0
 8004fc6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8004fca:	e7a9      	b.n	8004f20 <ceil+0x40>
 8004fcc:	4625      	mov	r5, r4
 8004fce:	e7a7      	b.n	8004f20 <ceil+0x40>
 8004fd0:	8800759c 	.word	0x8800759c
 8004fd4:	7e37e43c 	.word	0x7e37e43c
 8004fd8:	3ff00000 	.word	0x3ff00000
 8004fdc:	000fffff 	.word	0x000fffff

08004fe0 <_init>:
 8004fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fe2:	bf00      	nop
 8004fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fe6:	bc08      	pop	{r3}
 8004fe8:	469e      	mov	lr, r3
 8004fea:	4770      	bx	lr

08004fec <_fini>:
 8004fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fee:	bf00      	nop
 8004ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff2:	bc08      	pop	{r3}
 8004ff4:	469e      	mov	lr, r3
 8004ff6:	4770      	bx	lr
