Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Sun Nov  5 13:22:37 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.489        0.000                      0                 7773        0.022        0.000                      0                 7773        0.666        0.000                       0                  4221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
default_sysclk_300_clk_p         {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
default_sysclk_300_clk_p                                                                                                                                                           0.666        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        3.489        0.000                      0                 7773        0.022        0.000                      0                 7773        4.145        0.000                       0                  4217  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.620        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  default_sysclk_300_clk_p
  To Clock:  default_sysclk_300_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_sysclk_300_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { default_sysclk_300_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.288ns (4.709%)  route 5.828ns (95.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.040 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.595ns, distribution 1.652ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.549ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.247    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.504 r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/Q
                         net (fo=88, routed)          3.218     2.714    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[4]_rep
    SLICE_X44Y96         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     2.888 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][31]_i_1/O
                         net (fo=32, routed)          2.610     5.498    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_8[0]
    SLICE_X31Y107        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.928     9.040    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X31Y107        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][18]/C
                         clock pessimism              0.067     9.108    
                         clock uncertainty           -0.074     9.034    
    SLICE_X31Y107        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.987    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][18]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.288ns (4.776%)  route 5.742ns (95.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.046 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.595ns, distribution 1.652ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.549ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.247    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.504 r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/Q
                         net (fo=88, routed)          3.218     2.714    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[4]_rep
    SLICE_X44Y96         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     2.888 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][31]_i_1/O
                         net (fo=32, routed)          2.524     5.412    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_8[0]
    SLICE_X32Y111        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.934     9.046    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][21]/C
                         clock pessimism              0.067     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X32Y111        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     8.993    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][21]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.431ns (7.183%)  route 5.569ns (92.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 9.067 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.595ns, distribution 1.654ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.549ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.249    -0.616    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X38Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.501 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/Q
                         net (fo=134, routed)         1.901     1.400    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[1]_rep__3
    SLICE_X31Y107        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     1.601 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[28][31]_i_3/O
                         net (fo=46, routed)          1.554     3.155    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__3_0
    SLICE_X41Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.270 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[12][31]_i_1/O
                         net (fo=32, routed)          2.114     5.384    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_10[0]
    SLICE_X36Y119        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.955     9.067    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X36Y119        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][28]/C
                         clock pessimism              0.067     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X36Y119        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     9.014    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][28]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.431ns (7.275%)  route 5.493ns (92.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 9.068 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.595ns, distribution 1.654ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.549ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.249    -0.616    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X38Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.501 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/Q
                         net (fo=134, routed)         1.901     1.400    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[1]_rep__3
    SLICE_X31Y107        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     1.601 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[28][31]_i_3/O
                         net (fo=46, routed)          1.554     3.155    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__3_0
    SLICE_X41Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.270 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[12][31]_i_1/O
                         net (fo=32, routed)          2.038     5.308    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_10[0]
    SLICE_X37Y117        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.956     9.068    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X37Y117        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][24]/C
                         clock pessimism              0.067     9.136    
                         clock uncertainty           -0.074     9.062    
    SLICE_X37Y117        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     9.015    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][24]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.431ns (7.320%)  route 5.457ns (92.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 9.048 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.595ns, distribution 1.654ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.549ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.249    -0.616    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X38Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.501 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/Q
                         net (fo=134, routed)         1.901     1.400    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[1]_rep__3
    SLICE_X31Y107        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     1.601 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[28][31]_i_3/O
                         net (fo=46, routed)          1.554     3.155    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__3_0
    SLICE_X41Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.270 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[12][31]_i_1/O
                         net (fo=32, routed)          2.002     5.272    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_10[0]
    SLICE_X34Y119        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.936     9.048    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X34Y119        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][23]/C
                         clock pessimism              0.067     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X34Y119        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.995    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][23]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[16][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 0.370ns (6.261%)  route 5.540ns (93.739%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 9.041 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.216ns (routing 0.595ns, distribution 1.621ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.549ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.216    -0.649    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X35Y123        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y123        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.532 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[0]/Q
                         net (fo=72, routed)          1.957     1.425    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/Q[0]
    SLICE_X46Y114        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.558 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[24][31]_i_3/O
                         net (fo=82, routed)          1.609     3.167    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]
    SLICE_X45Y96         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.120     3.287 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[16][31]_i_1/O
                         net (fo=32, routed)          1.974     5.261    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_9[0]
    SLICE_X31Y109        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[16][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.929     9.041    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X31Y109        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[16][21]/C
                         clock pessimism              0.067     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X31Y109        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.988    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[16][21]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 0.288ns (4.899%)  route 5.591ns (95.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.957ns = ( 9.042 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.595ns, distribution 1.652ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.549ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.247    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.504 r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/Q
                         net (fo=88, routed)          3.218     2.714    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[4]_rep
    SLICE_X44Y96         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     2.888 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][31]_i_1/O
                         net (fo=32, routed)          2.373     5.261    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_8[0]
    SLICE_X31Y113        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.930     9.042    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X31Y113        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][27]/C
                         clock pessimism              0.067     9.110    
                         clock uncertainty           -0.074     9.036    
    SLICE_X31Y113        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     8.989    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][27]
  -------------------------------------------------------------------
                         required time                          8.989    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.431ns (7.351%)  route 5.432ns (92.649%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.057 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 0.595ns, distribution 1.654ns)
  Clock Net Delay (Destination): 1.945ns (routing 0.549ns, distribution 1.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.249    -0.616    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X38Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.501 f  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[1]_rep__3/Q
                         net (fo=134, routed)         1.901     1.400    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpraddr_reg[1]_rep__3
    SLICE_X31Y107        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     1.601 f  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr[28][31]_i_3/O
                         net (fo=46, routed)          1.554     3.155    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[0]_rep__3_0
    SLICE_X41Y97         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.270 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[12][31]_i_1/O
                         net (fo=32, routed)          1.977     5.247    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_10[0]
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.945     9.057    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X48Y106        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][7]/C
                         clock pessimism              0.067     9.125    
                         clock uncertainty           -0.074     9.051    
    SLICE_X48Y106        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     9.004    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[12][7]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.288ns (4.920%)  route 5.566ns (95.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.046 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.595ns, distribution 1.652ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.549ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.247    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.504 r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/Q
                         net (fo=88, routed)          3.218     2.714    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[4]_rep
    SLICE_X44Y96         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     2.888 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][31]_i_1/O
                         net (fo=32, routed)          2.348     5.236    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_8[0]
    SLICE_X35Y105        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.934     9.046    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X35Y105        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][14]/C
                         clock pessimism              0.067     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X35Y105        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     8.993    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][14]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.288ns (4.920%)  route 5.566ns (95.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 9.046 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.595ns, distribution 1.652ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.549ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.822    -3.351 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -2.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.865 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        2.247    -0.618    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.504 r  design_1_i/top_wrapper_0/inst/t1/d1/fpraddr_reg[4]_rep/Q
                         net (fo=88, routed)          3.218     2.714    design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpraddr_reg[4]_rep
    SLICE_X44Y96         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.174     2.888 r  design_1_i/top_wrapper_0/inst/t1/d1/mem_ls/fpr[17][31]_i_1/O
                         net (fo=32, routed)          2.348     5.236    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/gpr_out_valid_reg[0]_8[0]
    SLICE_X35Y105        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.999     9.999 r  
    AK17                                              0.000     9.999 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     9.999    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.317 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.146    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.454     6.692 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     7.037    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.112 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.934     9.046    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/clk
    SLICE_X35Y105        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][15]/C
                         clock pessimism              0.067     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X35Y105        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     8.993    design_1_i/top_wrapper_0/inst/t1/d1/fpr_write/fpr_reg[17][15]
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  3.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      0.940ns (routing 0.263ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.290ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.940    -0.529    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X41Y74         FDRE                                         r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.481 r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.191    -0.290    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[0]
    SLICE_X38Y74         SRL16E                                       r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.128    -0.633    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X38Y74         SRL16E                                       r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
                         clock pessimism              0.202    -0.431    
    SLICE_X38Y74         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120    -0.311    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/f1/op_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/alu_data_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.063ns (37.725%)  route 0.104ns (62.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      0.956ns (routing 0.263ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.290ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.956    -0.513    design_1_i/top_wrapper_0/inst/t1/f1/clk
    SLICE_X35Y132        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.465 r  design_1_i/top_wrapper_0/inst/t1/f1/op_reg[30]/Q
                         net (fo=129, routed)         0.090    -0.375    design_1_i/top_wrapper_0/inst/t1/f1/Q[28]
    SLICE_X36Y132        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015    -0.360 r  design_1_i/top_wrapper_0/inst/t1/f1/alu_data_b[2]_i_1/O
                         net (fo=1, routed)           0.014    -0.346    design_1_i/top_wrapper_0/inst/t1/d1/op_reg[2]_0
    SLICE_X36Y132        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/alu_data_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.132    -0.629    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X36Y132        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/alu_data_b_reg[2]/C
                         clock pessimism              0.199    -0.430    
    SLICE_X36Y132        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.374    design_1_i/top_wrapper_0/inst/t1/d1/alu_data_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/mode_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.079ns (44.134%)  route 0.100ns (55.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      0.962ns (routing 0.263ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.290ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.962    -0.507    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/clk
    SLICE_X42Y138        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/mode_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y138        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.459 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/mode_reg[0]_rep__3/Q
                         net (fo=126, routed)         0.085    -0.374    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/mode_reg[0]_rep__3_n_0
    SLICE_X43Y138        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031    -0.343 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[30][8]_i_1/O
                         net (fo=1, routed)           0.015    -0.328    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[30][8]_i_1_n_0
    SLICE_X43Y138        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.146    -0.615    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/clk
    SLICE_X43Y138        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][8]/C
                         clock pessimism              0.200    -0.415    
    SLICE_X43Y138        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.359    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Net Delay (Source):      0.929ns (routing 0.263ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.290ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.929    -0.540    design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y85         FDRE                                         r  design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.492 r  design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.177    -0.315    design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X42Y85         SRL16E                                       r  design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.097    -0.664    design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y85         SRL16E                                       r  design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
                         clock pessimism              0.161    -0.503    
    SLICE_X42Y85         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.154    -0.349    design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[17][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.079ns (43.889%)  route 0.101ns (56.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      0.965ns (routing 0.263ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.290ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.965    -0.504    design_1_i/top_wrapper_0/inst/t1/r1/clk
    SLICE_X42Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y164        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.455 r  design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/Q
                         net (fo=46, routed)          0.085    -0.370    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/uart_recv_data[24]
    SLICE_X41Y164        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030    -0.340 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[17][24]_i_1/O
                         net (fo=1, routed)           0.016    -0.324    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[17][24]_i_1_n_0
    SLICE_X41Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[17][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.145    -0.616    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/clk
    SLICE_X41Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[17][24]/C
                         clock pessimism              0.200    -0.416    
    SLICE_X41Y164        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.360    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[17][24]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.048ns (28.070%)  route 0.123ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      0.925ns (routing 0.263ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.290ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.925    -0.544    design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X34Y74         FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.496 r  design_1_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_no_z_tready.reg1_b_tdata_reg[24]/Q
                         net (fo=7, routed)           0.123    -0.373    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/gen_no_z_tready.reg1_b_tdata_reg[30][1]
    SLICE_X35Y74         FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.091    -0.670    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X35Y74         FDRE                                         r  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.201    -0.469    
    SLICE_X35Y74         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056    -0.413    design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[6][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.200ns
  Clock Net Delay (Source):      0.965ns (routing 0.263ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.290ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.965    -0.504    design_1_i/top_wrapper_0/inst/t1/r1/clk
    SLICE_X42Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y164        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.455 r  design_1_i/top_wrapper_0/inst/t1/r1/rdata_reg[24]/Q
                         net (fo=46, routed)          0.089    -0.366    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/uart_recv_data[24]
    SLICE_X40Y164        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031    -0.335 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[6][24]_i_1/O
                         net (fo=1, routed)           0.016    -0.319    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[6][24]_i_1_n_0
    SLICE_X40Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.146    -0.615    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/clk
    SLICE_X40Y164        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[6][24]/C
                         clock pessimism              0.200    -0.415    
    SLICE_X40Y164        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.359    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[6][24]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.201ns
  Clock Net Delay (Source):      0.932ns (routing 0.263ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.290ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.932    -0.537    design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/aclk
    SLICE_X46Y83         FDRE                                         r  design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.489 r  design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=5, routed)           0.113    -0.376    design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/D[8]
    SLICE_X44Y83         FDRE                                         r  design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.086    -0.675    design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/aclk
    SLICE_X44Y83         FDRE                                         r  design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.201    -0.474    
    SLICE_X44Y83         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.418    design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_wrapper_0/inst/t1/d1/gpraddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      0.962ns (routing 0.263ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.290ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.962    -0.507    design_1_i/top_wrapper_0/inst/t1/d1/clk
    SLICE_X41Y138        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpraddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y138        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.459 r  design_1_i/top_wrapper_0/inst/t1/d1/gpraddr_reg[3]_rep__0/Q
                         net (fo=112, routed)         0.073    -0.386    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpraddr_reg[3]_rep__0
    SLICE_X41Y139        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015    -0.371 r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[30][6]_i_1/O
                         net (fo=1, routed)           0.016    -0.355    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr[30][6]_i_1_n_0
    SLICE_X41Y139        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.137    -0.624    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/clk
    SLICE_X41Y139        FDRE                                         r  design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][6]/C
                         clock pessimism              0.171    -0.453    
    SLICE_X41Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.397    design_1_i/top_wrapper_0/inst/t1/d1/gpr_write/gpr_reg[30][6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.096ns (37.500%)  route 0.160ns (62.500%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      0.942ns (routing 0.263ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.290ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.291    -1.662 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.496    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.469 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        0.942    -0.527    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/aclk
    SLICE_X45Y60         FDRE                                         r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.478 r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=5, routed)           0.149    -0.329    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/opt_has_pipe.first_q_reg[22]_1[20]
    SLICE_X43Y57         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.015    -0.314 r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.001    -0.313    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/a_xor_b_sub[20]
    SLICE_X43Y57         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032    -0.281 r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.010    -0.271    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[20]
    SLICE_X43Y57         FDRE                                         r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  default_sysclk_300_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.957    -2.000 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.792    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.761 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4248, routed)        1.125    -0.636    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X43Y57         FDRE                                         r  design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.266    -0.371    
    SLICE_X43Y57         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.315    design_1_i/floating_point_3/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         9.999       8.290      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         9.999       8.620      BUFGCE_X0Y38   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X5Y28  design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X6Y28  design_1_i/floating_point_1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            1.250         9.999       8.749      DSP48E2_X5Y32  design_1_i/floating_point_2/U0/i_synth/MULT.OP/MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         9.999       8.883      SLICE_X45Y89   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         9.999       8.883      SLICE_X42Y80   design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.999       4.145      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.999       4.145      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X42Y85   design_1_i/floating_point_4/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X45Y79   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y27   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X45Y89   design_1_i/floating_point_4/U0/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         4.999       4.441      SLICE_X42Y80   design_1_i/floating_point_3/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         9.999       8.620      BUFGCE_X0Y44     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         9.999       8.928      MMCME3_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



