$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module LUT3_tb $end
  $var wire 1 # O $end
  $var wire 1 $ I0 $end
  $var wire 1 % I1 $end
  $var wire 1 & I2 $end
  $scope module LUT3_INST $end
   $var wire 8 ( INIT [7:0] $end
   $var wire 1 $ I0 $end
   $var wire 1 % I1 $end
   $var wire 1 & I2 $end
   $var wire 1 # O $end
   $var wire 1 ' tmp $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b11111110 (
#5
1#
1$
1'
#10
0$
1%
#15
1$
0'
#20
0$
0%
1&
1'
#25
1$
0'
#30
0$
1%
#35
1$
1'
