

================================================================
== Vitis HLS Report for 'keccak_absorb_once_hls_Pipeline_init_state'
================================================================
* Date:           Tue Aug  5 17:14:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z010-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.171 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   26|   26|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_state  |       25|       25|         1|          1|          1|    25|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../fips202.c:268]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 0, i5 %i" [../fips202.c:268]   --->   Operation 7 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %phi_mul"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %phi_urem"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_urem_load = load i5 %phi_urem" [../fips202.c:268]   --->   Operation 11 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../fips202.c:268]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%icmp_ln268 = icmp_eq  i5 %i_1, i5 25" [../fips202.c:268]   --->   Operation 13 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln268 = add i5 %i_1, i5 1" [../fips202.c:268]   --->   Operation 14 'add' 'add_ln268' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.inc.split, void %absorb_blocks.exitStub" [../fips202.c:268]   --->   Operation 15 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_mul_load = load i11 %phi_mul" [../fips202.c:268]   --->   Operation 16 'load' 'phi_mul_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../fips202.c:269]   --->   Operation 17 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln268 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [../fips202.c:268]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../fips202.c:268]   --->   Operation 19 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%add_ln268_1 = add i11 %phi_mul_load, i11 52" [../fips202.c:268]   --->   Operation 20 'add' 'add_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %phi_mul_load, i32 8, i32 10" [../fips202.c:268]   --->   Operation 21 'partselect' 'tmp' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i3 %tmp" [../fips202.c:268]   --->   Operation 22 'zext' 'zext_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i5 %phi_urem_load" [../fips202.c:268]   --->   Operation 23 'trunc' 'trunc_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%s_0_addr = getelementptr i64 %s_0, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 24 'getelementptr' 's_0_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_1_addr = getelementptr i64 %s_1, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 25 'getelementptr' 's_1_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%s_2_addr = getelementptr i64 %s_2, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 26 'getelementptr' 's_2_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_3_addr = getelementptr i64 %s_3, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 27 'getelementptr' 's_3_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%s_4_addr = getelementptr i64 %s_4, i64 0, i64 %zext_ln268" [../fips202.c:270]   --->   Operation 28 'getelementptr' 's_4_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.65ns)   --->   "%switch_ln270 = switch i3 %trunc_ln268, void %arrayidx1.case.4, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3" [../fips202.c:270]   --->   Operation 29 'switch' 'switch_ln270' <Predicate = (!icmp_ln268)> <Delay = 1.65>
ST_1 : Operation 30 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_3_addr" [../fips202.c:270]   --->   Operation 30 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 31 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_2_addr" [../fips202.c:270]   --->   Operation 32 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 33 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_1_addr" [../fips202.c:270]   --->   Operation 34 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 35 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_0_addr" [../fips202.c:270]   --->   Operation 36 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 37 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln270 = store i64 0, i3 %s_4_addr" [../fips202.c:270]   --->   Operation 38 'store' 'store_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 != 0 & trunc_ln268 != 1 & trunc_ln268 != 2 & trunc_ln268 != 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln270 = br void %arrayidx1.exit" [../fips202.c:270]   --->   Operation 39 'br' 'br_ln270' <Predicate = (!icmp_ln268 & trunc_ln268 != 0 & trunc_ln268 != 1 & trunc_ln268 != 2 & trunc_ln268 != 3)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.78ns)   --->   "%add_ln268_2 = add i5 %phi_urem_load, i5 1" [../fips202.c:268]   --->   Operation 40 'add' 'add_ln268_2' <Predicate = (!icmp_ln268)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%icmp_ln268_1 = icmp_eq  i5 %phi_urem_load, i5 4" [../fips202.c:268]   --->   Operation 41 'icmp' 'icmp_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%select_ln268 = select i1 %icmp_ln268_1, i5 0, i5 %add_ln268_2" [../fips202.c:268]   --->   Operation 42 'select' 'select_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 %add_ln268, i5 %i" [../fips202.c:268]   --->   Operation 43 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln268 = store i11 %add_ln268_1, i11 %phi_mul" [../fips202.c:268]   --->   Operation 44 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 %select_ln268, i5 %phi_urem" [../fips202.c:268]   --->   Operation 45 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.inc" [../fips202.c:268]   --->   Operation 46 'br' 'br_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                (alloca           ) [ 01]
phi_mul                 (alloca           ) [ 01]
i                       (alloca           ) [ 01]
store_ln268             (store            ) [ 00]
store_ln0               (store            ) [ 00]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
phi_urem_load           (load             ) [ 00]
i_1                     (load             ) [ 00]
icmp_ln268              (icmp             ) [ 01]
add_ln268               (add              ) [ 00]
br_ln268                (br               ) [ 00]
phi_mul_load            (load             ) [ 00]
specpipeline_ln269      (specpipeline     ) [ 00]
speclooptripcount_ln268 (speclooptripcount) [ 00]
specloopname_ln268      (specloopname     ) [ 00]
add_ln268_1             (add              ) [ 00]
tmp                     (partselect       ) [ 00]
zext_ln268              (zext             ) [ 00]
trunc_ln268             (trunc            ) [ 01]
s_0_addr                (getelementptr    ) [ 00]
s_1_addr                (getelementptr    ) [ 00]
s_2_addr                (getelementptr    ) [ 00]
s_3_addr                (getelementptr    ) [ 00]
s_4_addr                (getelementptr    ) [ 00]
switch_ln270            (switch           ) [ 00]
store_ln270             (store            ) [ 00]
br_ln270                (br               ) [ 00]
store_ln270             (store            ) [ 00]
br_ln270                (br               ) [ 00]
store_ln270             (store            ) [ 00]
br_ln270                (br               ) [ 00]
store_ln270             (store            ) [ 00]
br_ln270                (br               ) [ 00]
store_ln270             (store            ) [ 00]
br_ln270                (br               ) [ 00]
add_ln268_2             (add              ) [ 00]
icmp_ln268_1            (icmp             ) [ 00]
select_ln268            (select           ) [ 00]
store_ln268             (store            ) [ 00]
store_ln268             (store            ) [ 00]
store_ln268             (store            ) [ 00]
br_ln268                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="phi_urem_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="s_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_0_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="s_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="s_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_2_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="s_3_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_3_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_4_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_4_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln270_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln270_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln270_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln270_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln270_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln268_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="phi_urem_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_1_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln268_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln268_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="phi_mul_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln268_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="0" index="3" bw="5" slack="0"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln268_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln268/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln268_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln268/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln268_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268_2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln268_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln268_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln268/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln268_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln268_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="11" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln268_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="phi_urem_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="243" class="1005" name="phi_mul_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="87" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="80" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="73" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="66" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="94" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="169" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="200"><net_src comp="151" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="151" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="151" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="163" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="172" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="213" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="54" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="246"><net_src comp="58" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="253"><net_src comp="62" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="221" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_4 | {1 }
	Port: s_3 | {1 }
	Port: s_2 | {1 }
	Port: s_1 | {1 }
	Port: s_0 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln268 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		i_1 : 1
		icmp_ln268 : 2
		add_ln268 : 2
		br_ln268 : 3
		phi_mul_load : 1
		add_ln268_1 : 2
		tmp : 2
		zext_ln268 : 3
		trunc_ln268 : 2
		s_0_addr : 4
		s_1_addr : 4
		s_2_addr : 4
		s_3_addr : 4
		s_4_addr : 4
		switch_ln270 : 3
		store_ln270 : 5
		store_ln270 : 5
		store_ln270 : 5
		store_ln270 : 5
		store_ln270 : 5
		add_ln268_2 : 2
		icmp_ln268_1 : 2
		select_ln268 : 3
		store_ln268 : 3
		store_ln268 : 3
		store_ln268 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln268_fu_163  |    0    |    13   |
|    add   |  add_ln268_1_fu_172 |    0    |    12   |
|          |  add_ln268_2_fu_201 |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln268_fu_157  |    0    |    13   |
|          | icmp_ln268_1_fu_207 |    0    |    13   |
|----------|---------------------|---------|---------|
|  select  | select_ln268_fu_213 |    0    |    5    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_178     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln268_fu_188  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln268_fu_197 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    69   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_250   |    5   |
| phi_mul_reg_243|   11   |
|phi_urem_reg_236|    5   |
+----------------+--------+
|      Total     |   21   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   69   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   21   |    -   |
+-----------+--------+--------+
|   Total   |   21   |   69   |
+-----------+--------+--------+
