#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 10 20:06:02 2021
# Process ID: 13884
# Current directory: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20476 C:\Users\Damien\Documents\Development\Verilog\FPGA Pmod Project\FPGA Pmod Project.xpr
# Log file: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/vivado.log
# Journal file: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:23:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:23:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:24:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:24:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Mar 10 20:27:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1362.086 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1978.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1978.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2133.703 ; gain = 1044.816
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:31:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:31:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2176.688 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6004A
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA6004A
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:41:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:41:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:42:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:42:24 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:46:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:46:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:49:49 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:49:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3575.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3724.863 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3724.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3724.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3821.969 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6004A
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:56:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:56:19 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 20:58:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 20:58:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3878.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3878.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3878.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3878.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3878.930 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6004A
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 10 21:23:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/synth_1/runme.log
[Wed Mar 10 21:23:35 2021] Launched impl_1...
Run output will be captured here: C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3880.309 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA6004A
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Damien/Documents/Development/Verilog/FPGA Pmod Project/FPGA Pmod Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 21:26:07 2021...
