v 4
file "/home/gijs/Development/VHDL/RV64I/" "src/wb_stage.vhd" "474bb5caafbaa826da7e784fd33e18ab78026319" "20171125140234.637":
  entity wb_stage at 1( 0) + 0 on 5023;
  architecture rtl of wb_stage at 22( 509) + 0 on 5024;
file "/home/gijs/Development/VHDL/RV64I/" "src/reg.vhd" "7e209433532e7c5cbbbc0dc393155166117929bd" "20171125140234.513":
  entity reg at 1( 0) + 0 on 5019;
  architecture rtl of reg at 21( 365) + 0 on 5020;
file "/home/gijs/Development/VHDL/RV64I/" "src/registerfile.vhd" "bf0c41e2d1b4232f66d41b78b132bbf0ae6f98aa" "20171125140234.303":
  entity registerfile at 1( 0) + 0 on 5015;
  architecture rtl of registerfile at 22( 536) + 0 on 5016;
file "/home/gijs/Development/VHDL/RV64I/" "src/itype_decoder.vhd" "6c108a96aab72722758af8fdd23b47f82f9b7eb6" "20171125140234.109":
  entity itype_decoder at 1( 0) + 0 on 5011;
  architecture rtl of itype_decoder at 12( 247) + 0 on 5012;
file "/home/gijs/Development/VHDL/RV64I/" "src/id_stage.vhd" "ef48daeb6d6ddad2d0dd32e91c7425b9759fd7ec" "20171125140233.923":
  entity id_stage at 1( 0) + 0 on 5007;
  architecture rtl of id_stage at 29( 851) + 0 on 5008;
file "/home/gijs/Development/VHDL/RV64I/" "src/d_cache.vhd" "e98b24de29cba1c85a7c42272c806df56fe359d2" "20171125140233.772":
  entity d_cache at 1( 0) + 0 on 5003;
  architecture rtl of d_cache at 27( 647) + 0 on 5004;
file "/home/gijs/Development/VHDL/RV64I/" "src/cpu_core.vhd" "8a2add28793314ed27e0eb2299a9cef36979f694" "20171125140233.627":
  entity cpu_core at 1( 0) + 0 on 4999;
  architecture rtl of cpu_core at 23( 546) + 0 on 5000;
file "/home/gijs/Development/VHDL/RV64I/" "src/alu.vhd" "f78d08970b6448944451f07dc13842fef4d7c51f" "20171125140233.514":
  entity alu at 1( 0) + 0 on 4995;
  architecture rtl of alu at 21( 487) + 0 on 4996;
file "/home/gijs/Development/VHDL/RV64I/" "test/testbench.vhd" "9f0045c528e5fca4a4753afdb39446f095607d2a" "20171125140233.454":
  entity testbench at 1( 0) + 0 on 4991;
  architecture rtl of testbench at 8( 113) + 0 on 4992;
file "/home/gijs/Development/VHDL/RV64I/" "test/ram.vhd" "be02c0b4459906ee381dd4bf36b9d9a23be80e12" "20171125140233.354":
  entity ram at 1( 0) + 0 on 4987;
  architecture rtl of ram at 37( 967) + 0 on 4988;
file "C:\Users\Gijs\workspaceSigasi\RV64-priv\" "src/cache.vhd" "09ea583b7260d76062da2ff89e9e3575ce73d49d" "20170720072843.662":
  architecture rtl of cache at 23( 510) + 0 on 4640;
file "/home/gijs/Development/VHDL/RV64I/" "test/cache.vhd" "806042316f4256ec1c7d4f874ae38efd2f46f7ad" "20171125140233.091":
  entity cache at 1( 0) + 0 on 4985;
  architecture cache_arch of cache at 41( 1380) + 0 on 4986;
file "/home/gijs/Development/VHDL/RV64I/" "test/syscon.vhd" "478a9f6961a8485f1ddb557b3e6e475ea5e27e35" "20171125140233.433":
  entity syscon at 1( 0) + 0 on 4989;
  architecture rtl of syscon at 12( 167) + 0 on 4990;
file "/home/gijs/Development/VHDL/RV64I/" "src/0constants.vhd" "0d22a9ce053d8999fb9661aeace721ed186dea59" "20171125140233.486":
  package constants at 1( 0) + 0 on 4993;
  package body constants at 104( 5928) + 0 on 4994;
file "/home/gijs/Development/VHDL/RV64I/" "src/cpu_top.vhd" "38d6cd4c7f6b96b9e8214f77820e62c36e0086f8" "20171125140233.710":
  entity cpu_top at 1( 0) + 0 on 5001;
  architecture rtl of cpu_top at 31( 786) + 0 on 5002;
file "/home/gijs/Development/VHDL/RV64I/" "src/ex_stage.vhd" "78474144948819450ce96b2ff1de9b56974a3abc" "20171125140233.811":
  entity ex_stage at 1( 0) + 0 on 5005;
  architecture rtl of ex_stage at 34( 1142) + 0 on 5006;
file "/home/gijs/Development/VHDL/RV64I/" "src/if_stage.vhd" "6678bfb97cfca4511888aabe95223b82217674da" "20171125140234.073":
  entity if_stage at 1( 0) + 0 on 5009;
  architecture rtl of if_stage at 22( 489) + 0 on 5010;
file "/home/gijs/Development/VHDL/RV64I/" "src/ma_stage.vhd" "72d8a6b7c3d653164ea7444bbd1d441d7016b300" "20171125140234.201":
  entity ma_stage at 1( 0) + 0 on 5013;
  architecture rtl of ma_stage at 30( 897) + 0 on 5014;
file "/home/gijs/Development/VHDL/RV64I/" "src/reg_rst.vhd" "ae5a0e96b88dba87883d04e902fdba1ce987f274" "20171125140234.488":
  entity reg_rst at 1( 0) + 0 on 5017;
  architecture rtl of reg_rst at 22( 402) + 0 on 5018;
file "/home/gijs/Development/VHDL/RV64I/" "src/system_handler.vhd" "8be9c04c63ab414da8cee7e1ecbc5140d9dd64a5" "20171125140234.537":
  entity system_handler at 1( 0) + 0 on 5021;
  architecture rtl of system_handler at 34( 1016) + 0 on 5022;
file "/home/gijs/Development/VHDL/RV64I/" "src/cache_i.vhd" "772a1cb2b469d25a98804a0a487c80157e885300" "20171125140233.592":
  entity cache_i at 1( 0) + 0 on 4997;
  architecture rtl of cache_i at 25( 507) + 0 on 4998;
