{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602288548273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602288548274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 19:09:08 2020 " "Processing started: Fri Oct 09 19:09:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602288548274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602288548274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off light -c light --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off light -c light --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602288548274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602288548504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602288548504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_processorv1.v 1 1 " "Found 1 design units, including 1 entities, in source file t_processorv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_processorV1 " "Found entity 1: t_processorV1" {  } { { "t_processorV1.v" "" { Text "C:/Users/brian/Documents/introtutorial/t_processorV1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorv1.v 1 1 " "Found 1 design units, including 1 entities, in source file processorv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorV1 " "Found entity 1: processorV1" {  } { { "processorV1.v" "" { Text "C:/Users/brian/Documents/introtutorial/processorV1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file register4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register4x8 " "Found entity 1: register4x8" {  } { { "register4x8.v" "" { Text "C:/Users/brian/Documents/introtutorial/register4x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_register4x8.v 1 1 " "Found 1 design units, including 1 entities, in source file t_register4x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "t_register4x8.v" "" { Text "C:/Users/brian/Documents/introtutorial/t_register4x8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/brian/Documents/introtutorial/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file t_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_alu " "Found entity 1: t_alu" {  } { { "t_alu.v" "" { Text "C:/Users/brian/Documents/introtutorial/t_alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602288554585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602288554585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "t_processorV1 " "Elaborating entity \"t_processorV1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602288554604 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock_50 t_processorV1.v(27) " "Verilog HDL warning at t_processorV1.v(27): assignments to Clock_50 create a combinational loop" {  } { { "t_processorV1.v" "" { Text "C:/Users/brian/Documents/introtutorial/t_processorV1.v" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1602288554604 "|t_processorV1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorV1 processorV1:proc " "Elaborating entity \"processorV1\" for hierarchy \"processorV1:proc\"" {  } { { "t_processorV1.v" "proc" { Text "C:/Users/brian/Documents/introtutorial/t_processorV1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602288554605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4x8 processorV1:proc\|register4x8:reg1 " "Elaborating entity \"register4x8\" for hierarchy \"processorV1:proc\|register4x8:reg1\"" {  } { { "processorV1.v" "reg1" { Text "C:/Users/brian/Documents/introtutorial/processorV1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602288554605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processorV1:proc\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"processorV1:proc\|alu:alu1\"" {  } { { "processorV1.v" "alu1" { Text "C:/Users/brian/Documents/introtutorial/processorV1.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602288554632 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Clock_50 " "Net \"Clock_50\" is missing source, defaulting to GND" {  } { { "t_processorV1.v" "Clock_50" { Text "C:/Users/brian/Documents/introtutorial/t_processorV1.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602288554648 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1602288554648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602288554722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 19:09:14 2020 " "Processing ended: Fri Oct 09 19:09:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602288554722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602288554722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602288554722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602288554722 ""}
