start_gui
open_project C:/fpga/dnn_fpga/dnn_fpga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/fpga/dnn_fpga/dnn_fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'dnn_fpga_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'dnn_fpga_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_7.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_4.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_2.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_2.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_8.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_3.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_9.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_9.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_5.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_7.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_5.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_6.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_1.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_1.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/input_image.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_6.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_2.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_4.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_6.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_0.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_0.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_6.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_4.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_5.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_9.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_5.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_0.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_1.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_7.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_1.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_9.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_3.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_7.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_8.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_weights_3.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_4.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_3.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/hidden_bias_8.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_0.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_bias_8.mem'
INFO: [SIM-utils-43] Exported 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim/output_weights_2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj dnn_fpga_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dnn_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/fpga/dnn_fpga/dnn_fpga.srcs/sim_1/imports/DNN_FPGA-main/dnn_fpga_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dnn_fpga_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dnn_fpga_tb_behav xil_defaultlib.dnn_fpga_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot dnn_fpga_tb_behav xil_defaultlib.dnn_fpga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv" Line 1. Module dnn_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv" Line 1. Module dnn_top_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 1. Module neuron(INPUT_SIZE=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron
WARNING: [XSIM 43-3373] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 40. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.neuron(INPUT_SIZE=10)
WARNING: [XSIM 43-3373] "C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/neuron.sv" Line 40. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.dnn_top_default
Compiling module xil_defaultlib.dnn_fpga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dnn_fpga_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1550.008 ; gain = 0.148
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fpga/dnn_fpga/dnn_fpga.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dnn_fpga_tb_behav -key {Behavioral:sim_1:Functional:dnn_fpga_tb} -tclbatch {dnn_fpga_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source dnn_fpga_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File weights_hidden_0.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_0.mem could not be opened
Error: Could not open bias file for neuron 0
WARNING: File weights_hidden_1.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_1.mem could not be opened
Error: Could not open bias file for neuron 1
WARNING: File weights_hidden_2.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_2.mem could not be opened
Error: Could not open bias file for neuron 2
WARNING: File weights_hidden_3.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_3.mem could not be opened
Error: Could not open bias file for neuron 3
WARNING: File weights_hidden_4.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_4.mem could not be opened
Error: Could not open bias file for neuron 4
WARNING: File weights_hidden_5.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_5.mem could not be opened
Error: Could not open bias file for neuron 5
WARNING: File weights_hidden_6.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_6.mem could not be opened
Error: Could not open bias file for neuron 6
WARNING: File weights_hidden_7.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_7.mem could not be opened
Error: Could not open bias file for neuron 7
WARNING: File weights_hidden_8.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_8.mem could not be opened
Error: Could not open bias file for neuron 8
WARNING: File weights_hidden_9.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_hidden_9.mem could not be opened
Error: Could not open bias file for neuron 9
WARNING: File weights_output_0.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_0.mem could not be opened
Error: Could not open bias file for neuron 0
WARNING: File weights_output_1.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_1.mem could not be opened
Error: Could not open bias file for neuron 1
WARNING: File weights_output_2.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_2.mem could not be opened
Error: Could not open bias file for neuron 2
WARNING: File weights_output_3.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_3.mem could not be opened
Error: Could not open bias file for neuron 3
WARNING: File weights_output_4.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_4.mem could not be opened
Error: Could not open bias file for neuron 4
WARNING: File weights_output_5.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_5.mem could not be opened
Error: Could not open bias file for neuron 5
WARNING: File weights_output_6.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_6.mem could not be opened
Error: Could not open bias file for neuron 6
WARNING: File weights_output_7.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_7.mem could not be opened
Error: Could not open bias file for neuron 7
WARNING: File weights_output_8.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_8.mem could not be opened
Error: Could not open bias file for neuron 8
WARNING: File weights_output_9.mem referenced on C:/fpga/dnn_fpga/dnn_fpga.srcs/sources_1/imports/DNN_FPGA-main/dnn_top.sv at line 104 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: file bias_output_9.mem could not be opened
Error: Could not open bias file for neuron 9
WARNING: File UserspupreDownloadsDNN_FPGA-mainDNN_FPGA-main/input_image.mem referenced from process on C:/fpga/dnn_fpga/dnn_fpga.srcs/sim_1/imports/DNN_FPGA-main/dnn_fpga_tb.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
Predicted Digit:  0
$stop called at time : 65 ns : File "C:/fpga/dnn_fpga/dnn_fpga.srcs/sim_1/imports/DNN_FPGA-main/dnn_fpga_tb.sv" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dnn_fpga_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1600.812 ; gain = 50.953
