Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep  5 17:09:38 2022
| Host         : zpoyqx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DoubleDMA_wrapper_control_sets_placed.rpt
| Design       : DoubleDMA_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   366 |
|    Minimum number of control sets                        |   366 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1064 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   366 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     6 |
| >= 16              |   187 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1557 |          441 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |             872 |          293 |
| Yes          | No                    | No                     |           23096 |         5121 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            3965 |         1029 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/FinalDehaze_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[53]_i_1__1_n_0                           |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U5/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]                                                                                     |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/FinalDehaze_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[53]_i_1__1_n_0                   |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]                                                                                     |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U4/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]                                                                                     |                1 |              1 |         1.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                              | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                      | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                           | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                1 |              5 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                1 |              5 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              5 |         1.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                        | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | DoubleDMA_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5                                                                                                                                          |                2 |              6 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              7 |         1.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                            | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/FinalDehaze_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                                             |                3 |              7 |         2.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              7 |         3.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/FinalDehaze_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                                     |                3 |              7 |         2.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2[0]                                                              | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_incr_dbeat_cntr                                                                                                                          | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                                               |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_3_reg_423[63]_i_1_n_3                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_1_reg_377[63]_i_1_n_3                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_5_reg_469[63]_i_1_n_3                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/B_V_data_1_payload_A[7]_i_1_n_3                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/B_V_data_1_state_reg[0]_1                                                                                                                                                                            | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[8]_0                                                                                                                                                                                   | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[7]_1                                                                                                                                                                                   | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U5/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                          |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                3 |              9 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[7][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                   |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/dictB_U/AirLight_dictB_ram_U/ap_NS_fsm142_out                                                                                                                                                                                     | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/dictG_U/AirLight_dictB_ram_U/ap_NS_fsm140_out                                                                                                                                                                                     | DoubleDMA_i/AirLight_0/inst/clear                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/dictR_U/AirLight_dictB_ram_U/ap_NS_fsm138_out                                                                                                                                                                                     | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_reg_n_3_[4]                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              9 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U4/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                          |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/p_1_in10_out                                                                                                          |                2 |              9 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dexp_64ns_64ns_64_21_full_dsp_1_U13/FinalDehaze_ap_dexp_19_full_dsp_64_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]_0                                          |                5 |             10 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |             10 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                       |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/FinalDehaze_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                                              | DoubleDMA_i/FinalDehaze_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/FinalDehaze_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/p_1_in10_out                                                                                                           |                3 |             10 |         3.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |             11 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |             11 |         2.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |             11 |         5.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |             11 |         5.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/AirLight_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/AirLight_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                                                  |                3 |             11 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             13 |         4.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             13 |         2.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             13 |         3.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                3 |             13 |         4.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             13 |         3.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             14 |         4.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             14 |         4.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             16 |         3.20 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                           |                5 |             18 |         3.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                          |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                          |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                8 |             20 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     |                                                                                                                                                                                                                                                                                |                3 |             24 |         8.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |         3.12 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             25 |         3.12 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             25 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                7 |             25 |         3.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             25 |         4.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             25 |         3.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             26 |         5.20 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | DoubleDMA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                4 |             26 |         6.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                7 |             26 |         3.71 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             26 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                    | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                4 |             26 |         6.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                     |                                                                                                                                                                                                                                                                                |                4 |             29 |         7.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[8]_rep                                                                                                                                                                              | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/reg_280_reg[62]_0                                                                                                                                                                                                  |               12 |             31 |         2.58 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/FinalDehaze_0/inst/sitodp_32s_64_6_no_dsp_1_U11/FinalDehaze_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                            |                8 |             31 |         3.88 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ack_out2                                                                                                                                                                                          | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/reg_280_reg[62]_1                                                                                                                                                                                                  |               15 |             31 |         2.07 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                |                6 |             31 |         5.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/FinalDehaze_0/inst/sitodp_32s_64_6_no_dsp_1_U12/FinalDehaze_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                            |                8 |             31 |         3.88 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ack_out314_out                                                                                                                                                                                    | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/reg_280_reg[62]                                                                                                                                                                                                    |               11 |             31 |         2.82 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/uitodp_32ns_64_6_no_dsp_1_U9/FinalDehaze_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                                                |               10 |             31 |         3.10 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/AirLight_0/inst/sitodp_32ns_64_6_no_dsp_1_U2/AirLight_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                                                  |                8 |             31 |         3.88 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                           | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |             31 |         7.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                                 | DoubleDMA_i/AirLight_0/inst/val_reg_1190[31]                                                                                                                                                                                                                                   |               18 |             31 |         1.72 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                9 |             32 |         3.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               10 |             32 |         3.20 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                5 |             32 |         6.40 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             32 |         4.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/mul_ln35_reg_1256[31]_i_1_n_3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/mul_ln46_reg_1324[31]_i_1_n_3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/mul_ln57_reg_1392[31]_i_1_n_3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalB_1_reg_12120                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalB_w_reg_3870                                                                                                                                                                                                                 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalG_w_reg_4330                                                                                                                                                                                                                 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state78                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalG_1_reg_12800                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalR_w_reg_4790                                                                                                                                                                                                                 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state125                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/totalR_1_reg_13480                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               13 |             32 |         2.46 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/int_ap_start_reg_3[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/size_reg_3420                                                                                                                                                                                        | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[8][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[8][0]                                                                                                                                                                                  | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[9][0]                                                                                                                                                                                  | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_enable_reg_pp3_iter1_reg_0[0]                                                                                                                                                                     | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U4/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U6/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U8/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_u_0/E[0]                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/int_ap_start_reg_4[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             33 |         4.12 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                9 |             33 |         3.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                            | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                6 |             33 |         5.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                8 |             35 |         4.38 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                7 |             36 |         5.14 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               10 |             36 |         3.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ack_out314_out                                                                                                                                                                                    | DoubleDMA_i/FinalDehaze_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                    |               16 |             41 |         2.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_NS_fsm134_out                                                                                                                                                                                                                  | DoubleDMA_i/AirLight_0/inst/i_reg_353                                                                                                                                                                                                                                          |                8 |             41 |         5.12 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                7 |             41 |         5.86 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_NS_fsm126_out                                                                                                                                                                                                                  | DoubleDMA_i/AirLight_0/inst/i_1_reg_399                                                                                                                                                                                                                                        |                9 |             41 |         4.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               12 |             41 |         3.42 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             41 |         5.86 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/ap_CS_fsm_reg[7]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               14 |             41 |         2.93 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               11 |             41 |         3.73 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_NS_fsm118_out                                                                                                                                                                                                                  | DoubleDMA_i/AirLight_0/inst/i_2_reg_445                                                                                                                                                                                                                                        |                7 |             41 |         5.86 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             42 |         3.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               13 |             42 |         3.23 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               14 |             42 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/regslice_both_src_V_data_V_U/add_ln22_reg_11430                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               14 |             42 |         3.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             42 |         3.82 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter2_reg[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               16 |             42 |         2.62 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             43 |         4.78 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                            |                                                                                                                                                                                                                                                                                |                6 |             43 |         7.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                |                6 |             43 |         7.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                                |                6 |             43 |         7.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                9 |             44 |         4.89 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             44 |         5.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                |               11 |             44 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                7 |             44 |         6.29 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             45 |         3.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                      |                8 |             46 |         5.75 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/FinalDehaze_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/ce_r_reg                                                                            |                9 |             46 |         5.11 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/FinalDehaze_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/ce_r_reg                                                                                    |               13 |             46 |         3.54 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                          | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                7 |             46 |         6.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                          | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                7 |             46 |         6.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             47 |         3.36 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                |                7 |             47 |         6.71 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                |                8 |             47 |         5.88 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dexp_64ns_64ns_64_21_full_dsp_1_U13/FinalDehaze_ap_dexp_19_full_dsp_64_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_9                                          |               11 |             51 |         4.64 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U6/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                         |               13 |             51 |         3.92 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U5/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                         |               11 |             51 |         4.64 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/AirLight_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U1/AirLight_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                                                  |                8 |             51 |         6.38 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/ddiv_64ns_64ns_64_59_no_dsp_1_U4/FinalDehaze_ap_ddiv_57_no_dsp_64_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                                         |               15 |             51 |         3.40 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       | DoubleDMA_i/FinalDehaze_0/inst/dmul_64ns_64ns_64_7_max_dsp_1_U3/FinalDehaze_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_2                                                                              |               12 |             51 |         4.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/sitodp_64s_64_6_no_dsp_1_U10/ce_r                                                                                                                                                                                              | DoubleDMA_i/FinalDehaze_0/inst/sitodp_64s_64_6_no_dsp_1_U10/FinalDehaze_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                                                  |               14 |             52 |         3.71 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                    |               15 |             52 |         3.47 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_1_reg_377[63]_i_1_n_3                                                                                                                                                                                                           | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state31                                                                                                                                                                                                                                  |               15 |             56 |         3.73 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_3_reg_423[63]_i_1_n_3                                                                                                                                                                                                           | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state78                                                                                                                                                                                                                                  |               15 |             56 |         3.73 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/j_5_reg_469[63]_i_1_n_3                                                                                                                                                                                                           | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state125                                                                                                                                                                                                                                 |               15 |             56 |         3.73 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/FinalDehaze_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                    |               21 |             58 |         2.76 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                      | DoubleDMA_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                8 |             59 |         7.38 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                      | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               13 |             59 |         4.54 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                   | DoubleDMA_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                9 |             59 |         6.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                9 |             60 |         6.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               12 |             60 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | DoubleDMA_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                9 |             60 |         6.67 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter21_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               20 |             63 |         3.15 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[8]_rep                                                                                                                                                                              | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/SR[0]                                                                                                                                                                                                              |               14 |             63 |         4.50 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter21_reg_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               24 |             63 |         2.62 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_enable_reg_pp0_iter22_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               20 |             63 |         3.15 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ack_out2                                                                                                                                                                                          | DoubleDMA_i/FinalDehaze_0/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U8/FinalDehaze_ap_dcmp_0_no_dsp_64_u/SR[0]                                                                                                                                                                          |               12 |             63 |         5.25 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter78_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter27_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               26 |             64 |         2.46 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_enable_reg_pp0_iter26_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               18 |             64 |         3.56 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter58_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_enable_reg_pp0_iter48_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ap_enable_reg_pp0_iter59_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               14 |             64 |         4.57 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter59_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter81_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               17 |             64 |         3.76 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter25_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               19 |             64 |         3.37 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter50_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               29 |             64 |         2.21 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               21 |             64 |         3.05 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U4/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/start0                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U8/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/start0                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/AirLight_0/inst/sdiv_32ns_32ns_32_36_seq_1_U6/AirLight_sdiv_32ns_32ns_32_36_seq_1_div_U/start0                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               13 |             65 |         5.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             66 |         4.71 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                |               18 |             67 |         3.72 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                |               20 |             67 |         3.35 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                |               20 |             67 |         3.35 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                |               16 |             67 |         4.19 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | DoubleDMA_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             68 |         5.23 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                |               13 |             69 |         5.31 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             69 |         6.90 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               25 |             69 |         2.76 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               18 |             96 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | DoubleDMA_i/AirLight_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                       |               35 |            111 |         3.17 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_enable_reg_pp0_iter79_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |               32 |            128 |         4.00 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[8]_rep                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               45 |            163 |         3.62 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               64 |            246 |         3.84 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/sitodp_64s_64_6_no_dsp_1_U10/ce_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               72 |            273 |         3.79 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_src_V_data_V_U/ack_out2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               66 |            352 |         5.33 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ack_out314_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |              121 |            488 |         4.03 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/regslice_both_dst_V_data_V_U/ap_CS_fsm_reg[7][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |              254 |            886 |         3.49 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |              442 |           1590 |         3.60 |
|  DoubleDMA_i/processing_system7_0/inst/FCLK_CLK0 | DoubleDMA_i/FinalDehaze_0/inst/dadd_64ns_64ns_64_7_full_dsp_1_U2/aclken                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |             3624 |          18068 |         4.99 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


