//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE.h generated by: addrfile2all.pl
// QCSR addrfile2all.pl 4.4
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// QUALCOMM Proprietary
// Copyright Qualcomm Technologies Incorporated.  All rights reserved.
//
// All data and information contained in or disclosed by this document are
// confidential and proprietary information of Qualcomm Technologies Incorporated, and
// all rights therein are expressly reserved. By accepting this material,
// the recipient agrees that this material and the information contained
// therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in
// any manner to others without the express written permission of QUALCOMM
// Incorporated.
//
// This technology was exported from the United States in accordance with
// the Export Administration Regulations. Diversion contrary to U.S. law
// prohibited.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_AVTIMER_V2_H

#define LPASS_ADDRESS_AVTIMER_V2_H


#define LPASS_LPASS_SYNC_WRAPPER                                                            (0xFE0C9000)

#define LPASS_AVTIMER_HW_VERSION                                                         (0xFE0C9000)
#define   AVTIMER_HW_VERSION___RWC                                                         QCSR_REG_RO
#define   AVTIMER_HW_VERSION___POR                                                         0x20000000
#define   AVTIMER_HW_VERSION__MAJOR___M                                                    0xF0000000
#define   AVTIMER_HW_VERSION__MAJOR___S                                                    28
#define   AVTIMER_HW_VERSION__MINOR___M                                                    0x0FFF0000
#define   AVTIMER_HW_VERSION__MINOR___S                                                    16
#define   AVTIMER_HW_VERSION__STEP___M                                                     0x0000FFFF
#define   AVTIMER_HW_VERSION__STEP___S                                                     0
#define   AVTIMER_HW_VERSION___M                                                           0xFFFFFFFF
#define   AVTIMER_HW_VERSION___S                                                           0

#define LPASS_AVTIMER_CTL                                                                (0xFE0C9004)
#define   AVTIMER_CTL___RWC                                                                QCSR_REG_RW
#define   AVTIMER_CTL___POR                                                                0x00000000
#define   AVTIMER_CTL__TIMEOUT_EN___M                                                      0x00000200
#define   AVTIMER_CTL__TIMEOUT_EN___S                                                      9
#define   AVTIMER_CTL__TIMER_RST___M                                                       0x00000100
#define   AVTIMER_CTL__TIMER_RST___S                                                       8
#define   AVTIMER_CTL__TIMER_EN___M                                                        0x00000080
#define   AVTIMER_CTL__TIMER_EN___S                                                        7
#define   AVTIMER_CTL___M                                                                  0x00000380
#define   AVTIMER_CTL___S                                                                  7

#define LPASS_AVTIMER_RESMOD                                                             (0xFE0C9008)
#define   AVTIMER_RESMOD___RWC                                                             QCSR_REG_RW
#define   AVTIMER_RESMOD___POR                                                             0x00000000
#define   AVTIMER_RESMOD__RESMOD___M                                                       0xFFFFFFFF
#define   AVTIMER_RESMOD__RESMOD___S                                                       0
#define   AVTIMER_RESMOD___M                                                               0xFFFFFFFF
#define   AVTIMER_RESMOD___S                                                               0

#define LPASS_AVTIMER_TIMER_LSB                                                          (0xFE0C900C)
#define   AVTIMER_TIMER_LSB___RWC                                                          QCSR_REG_RW
#define   AVTIMER_TIMER_LSB___POR                                                          0x00000000
#define   AVTIMER_TIMER_LSB__TIMER_LSB_R___M                                               0xFFFFFFFF
#define   AVTIMER_TIMER_LSB__TIMER_LSB_R___S                                               0
#define   AVTIMER_TIMER_LSB__TIMER_LSB_W___M                                               0xFFFFFFFF
#define   AVTIMER_TIMER_LSB__TIMER_LSB_W___S                                               0
#define   AVTIMER_TIMER_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_TIMER_LSB___S                                                            0

#define LPASS_AVTIMER_TIMER_MSB                                                          (0xFE0C9010)
#define   AVTIMER_TIMER_MSB___RWC                                                          QCSR_REG_RW
#define   AVTIMER_TIMER_MSB___POR                                                          0x00000000
#define   AVTIMER_TIMER_MSB__TIMER_MSB_R___M                                               0x00FFFFFF
#define   AVTIMER_TIMER_MSB__TIMER_MSB_R___S                                               0
#define   AVTIMER_TIMER_MSB__TIMER_MSB_W___M                                               0x00FFFFFF
#define   AVTIMER_TIMER_MSB__TIMER_MSB_W___S                                               0
#define   AVTIMER_TIMER_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_TIMER_MSB___S                                                            0

#define LPASS_AVTIMER_INT0_LSB                                                           (0xFE0C9014)
#define   AVTIMER_INT0_LSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_LSB___POR                                                           0x00000000
#define   AVTIMER_INT0_LSB__INT0_LSB___M                                                   0xFFFFFFFF
#define   AVTIMER_INT0_LSB__INT0_LSB___S                                                   0
#define   AVTIMER_INT0_LSB___M                                                             0xFFFFFFFF
#define   AVTIMER_INT0_LSB___S                                                             0

#define LPASS_AVTIMER_INT0_MSB                                                           (0xFE0C9018)
#define   AVTIMER_INT0_MSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_MSB___POR                                                           0x00000000
#define   AVTIMER_INT0_MSB__INT0_MSB___M                                                   0x00FFFFFF
#define   AVTIMER_INT0_MSB__INT0_MSB___S                                                   0
#define   AVTIMER_INT0_MSB___M                                                             0x00FFFFFF
#define   AVTIMER_INT0_MSB___S                                                             0

#define LPASS_AVTIMER_INT1_LSB                                                           (0xFE0C901C)
#define   AVTIMER_INT1_LSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_LSB___POR                                                           0x00000000
#define   AVTIMER_INT1_LSB__INT1_LSB___M                                                   0xFFFFFFFF
#define   AVTIMER_INT1_LSB__INT1_LSB___S                                                   0
#define   AVTIMER_INT1_LSB___M                                                             0xFFFFFFFF
#define   AVTIMER_INT1_LSB___S                                                             0

#define LPASS_AVTIMER_INT1_MSB                                                           (0xFE0C9020)
#define   AVTIMER_INT1_MSB___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_MSB___POR                                                           0x00000000
#define   AVTIMER_INT1_MSB__INT1_MSB___M                                                   0x00FFFFFF
#define   AVTIMER_INT1_MSB__INT1_MSB___S                                                   0
#define   AVTIMER_INT1_MSB___M                                                             0x00FFFFFF
#define   AVTIMER_INT1_MSB___S                                                             0

#define LPASS_AVTIMER_TIMEOUT_VAL                                                        (0xFE0C9024)
#define   AVTIMER_TIMEOUT_VAL___RWC                                                        QCSR_REG_RW
#define   AVTIMER_TIMEOUT_VAL___POR                                                        0x00000000
#define   AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___M                                             0x00000FFF
#define   AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___S                                             0
#define   AVTIMER_TIMEOUT_VAL___M                                                          0x00000FFF
#define   AVTIMER_TIMEOUT_VAL___S                                                          0

#define LPASS_AVTIMER_L0_VAL_NEXT                                                        (0xFE0C9028)
#define   AVTIMER_L0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_L0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___M                                             0x00001FFF
#define   AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___S                                             0
#define   AVTIMER_L0_VAL_NEXT___M                                                          0x00001FFF
#define   AVTIMER_L0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_M0_VAL_NEXT                                                        (0xFE0C902C)
#define   AVTIMER_M0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_M0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___M                                             0x00FFFFFF
#define   AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___S                                             0
#define   AVTIMER_M0_VAL_NEXT___M                                                          0x00FFFFFF
#define   AVTIMER_M0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_N0_VAL_NEXT                                                        (0xFE0C9030)
#define   AVTIMER_N0_VAL_NEXT___RWC                                                        QCSR_REG_RW
#define   AVTIMER_N0_VAL_NEXT___POR                                                        0x00000000
#define   AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___M                                             0x00FFFFFF
#define   AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___S                                             0
#define   AVTIMER_N0_VAL_NEXT___M                                                          0x00FFFFFF
#define   AVTIMER_N0_VAL_NEXT___S                                                          0

#define LPASS_AVTIMER_L0_VAL_CURR                                                        (0xFE0C9034)
#define   AVTIMER_L0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_L0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_L0_VAL_CURR__L0_VAL_CURR___M                                             0x00001FFF
#define   AVTIMER_L0_VAL_CURR__L0_VAL_CURR___S                                             0
#define   AVTIMER_L0_VAL_CURR___M                                                          0x00001FFF
#define   AVTIMER_L0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_M0_VAL_CURR                                                        (0xFE0C9038)
#define   AVTIMER_M0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_M0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_M0_VAL_CURR__M0_VAL_CURR___M                                             0x00FFFFFF
#define   AVTIMER_M0_VAL_CURR__M0_VAL_CURR___S                                             0
#define   AVTIMER_M0_VAL_CURR___M                                                          0x00FFFFFF
#define   AVTIMER_M0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_N0_VAL_CURR                                                        (0xFE0C903C)
#define   AVTIMER_N0_VAL_CURR___RWC                                                        QCSR_REG_RO
#define   AVTIMER_N0_VAL_CURR___POR                                                        0x00000000
#define   AVTIMER_N0_VAL_CURR__N0_VAL_CURR___M                                             0x00FFFFFF
#define   AVTIMER_N0_VAL_CURR__N0_VAL_CURR___S                                             0
#define   AVTIMER_N0_VAL_CURR___M                                                          0x00FFFFFF
#define   AVTIMER_N0_VAL_CURR___S                                                          0

#define LPASS_AVTIMER_MODE_CTL                                                           (0xFE0C9040)
#define   AVTIMER_MODE_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_MODE_CTL___POR                                                           0x00000000
#define   AVTIMER_MODE_CTL__EN_QCOUNTER___M                                                0x00000004
#define   AVTIMER_MODE_CTL__EN_QCOUNTER___S                                                2
#define   AVTIMER_MODE_CTL__MN_MODE___M                                                    0x00000002
#define   AVTIMER_MODE_CTL__MN_MODE___S                                                    1
#define   AVTIMER_MODE_CTL__TIMER_2X_RATE___M                                              0x00000001
#define   AVTIMER_MODE_CTL__TIMER_2X_RATE___S                                              0
#define   AVTIMER_MODE_CTL___M                                                             0x00000007
#define   AVTIMER_MODE_CTL___S                                                             0

#define LPASS_AVTIMER_LMN_DWT                                                            (0xFE0C9044)
#define   AVTIMER_LMN_DWT___RWC                                                            QCSR_REG_RW
#define   AVTIMER_LMN_DWT___POR                                                            0x00000000
#define   AVTIMER_LMN_DWT__UPDATE_STATUS___M                                               0x00000010
#define   AVTIMER_LMN_DWT__UPDATE_STATUS___S                                               4
#define   AVTIMER_LMN_DWT__UPDATE_EN___M                                                   0x0000000F
#define   AVTIMER_LMN_DWT__UPDATE_EN___S                                                   0
#define   AVTIMER_LMN_DWT___M                                                              0x0000001F
#define   AVTIMER_LMN_DWT___S                                                              0

#define LPASS_AVTIMER_LTIME_LSB                                                          (0xFE0C9048)
#define   AVTIMER_LTIME_LSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_LTIME_LSB___POR                                                          0x00000000
#define   AVTIMER_LTIME_LSB__LTIME_LSB___M                                                 0xFFFFFFFF
#define   AVTIMER_LTIME_LSB__LTIME_LSB___S                                                 0
#define   AVTIMER_LTIME_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_LTIME_LSB___S                                                            0

#define LPASS_AVTIMER_LTIME_MSB                                                          (0xFE0C904C)
#define   AVTIMER_LTIME_MSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_LTIME_MSB___POR                                                          0x00000000
#define   AVTIMER_LTIME_MSB__LTIME_MSB___M                                                 0x00FFFFFF
#define   AVTIMER_LTIME_MSB__LTIME_MSB___S                                                 0
#define   AVTIMER_LTIME_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_LTIME_MSB___S                                                            0

#define LPASS_AVTIMER_EXT_STC_LSB                                                        (0xFE0C9050)
#define   AVTIMER_EXT_STC_LSB___RWC                                                        QCSR_REG_RO
#define   AVTIMER_EXT_STC_LSB___POR                                                        0x00000000
#define   AVTIMER_EXT_STC_LSB__EXT_STC_LSB___M                                             0xFFFFFFFF
#define   AVTIMER_EXT_STC_LSB__EXT_STC_LSB___S                                             0
#define   AVTIMER_EXT_STC_LSB___M                                                          0xFFFFFFFF
#define   AVTIMER_EXT_STC_LSB___S                                                          0

#define LPASS_AVTIMER_EXT_STC_MSB                                                        (0xFE0C9054)
#define   AVTIMER_EXT_STC_MSB___RWC                                                        QCSR_REG_RO
#define   AVTIMER_EXT_STC_MSB___POR                                                        0x00000000
#define   AVTIMER_EXT_STC_MSB__EXT_STC_MSB___M                                             0x00FFFFFF
#define   AVTIMER_EXT_STC_MSB__EXT_STC_MSB___S                                             0
#define   AVTIMER_EXT_STC_MSB___M                                                          0x00FFFFFF
#define   AVTIMER_EXT_STC_MSB___S                                                          0

#define LPASS_AVTIMER_RTIME_LSB                                                          (0xFE0C9058)
#define   AVTIMER_RTIME_LSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_RTIME_LSB___POR                                                          0x00000000
#define   AVTIMER_RTIME_LSB__RTIME_LSB___M                                                 0xFFFFFFFF
#define   AVTIMER_RTIME_LSB__RTIME_LSB___S                                                 0
#define   AVTIMER_RTIME_LSB___M                                                            0xFFFFFFFF
#define   AVTIMER_RTIME_LSB___S                                                            0

#define LPASS_AVTIMER_RTIME_MSB                                                          (0xFE0C905C)
#define   AVTIMER_RTIME_MSB___RWC                                                          QCSR_REG_RO
#define   AVTIMER_RTIME_MSB___POR                                                          0x00000000
#define   AVTIMER_RTIME_MSB__RTIME_MSB___M                                                 0x00FFFFFF
#define   AVTIMER_RTIME_MSB__RTIME_MSB___S                                                 0
#define   AVTIMER_RTIME_MSB___M                                                            0x00FFFFFF
#define   AVTIMER_RTIME_MSB___S                                                            0

#define LPASS_AVTIMER_RTIME_CTL                                                          (0xFE0C9060)
#define   AVTIMER_RTIME_CTL___RWC                                                          QCSR_REG_RW
#define   AVTIMER_RTIME_CTL___POR                                                          0x00000000
#define   AVTIMER_RTIME_CTL__RTIME_SEL___M                                                 0x00000003
#define   AVTIMER_RTIME_CTL__RTIME_SEL___S                                                 0
#define   AVTIMER_RTIME_CTL___M                                                            0x00000003
#define   AVTIMER_RTIME_CTL___S                                                            0

#define LPASS_AVTIMER_TIME_CTL                                                           (0xFE0C9064)
#define   AVTIMER_TIME_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_TIME_CTL___POR                                                           0x00000000
#define   AVTIMER_TIME_CTL__TIME_SAMPLE___M                                                0x00000001
#define   AVTIMER_TIME_CTL__TIME_SAMPLE___S                                                0
#define   AVTIMER_TIME_CTL___M                                                             0x00000001
#define   AVTIMER_TIME_CTL___S                                                             0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT                                                (0xFE0C9068)
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___RWC                                                QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___M                             0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___S                             0
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___M                                                  0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_NEXT___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT                                                (0xFE0C906C)
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___RWC                                                QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___M                             0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___S                             0
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___M                                                  0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_NEXT___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_CURR                                                (0xFE0C9070)
#define   AVTIMER_TIMER_LOAD_LSB_CURR___RWC                                                QCSR_REG_RO
#define   AVTIMER_TIMER_LOAD_LSB_CURR___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___M                             0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___S                             0
#define   AVTIMER_TIMER_LOAD_LSB_CURR___M                                                  0xFFFFFFFF
#define   AVTIMER_TIMER_LOAD_LSB_CURR___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_CURR                                                (0xFE0C9074)
#define   AVTIMER_TIMER_LOAD_MSB_CURR___RWC                                                QCSR_REG_RO
#define   AVTIMER_TIMER_LOAD_MSB_CURR___POR                                                0x00000000
#define   AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___M                             0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___S                             0
#define   AVTIMER_TIMER_LOAD_MSB_CURR___M                                                  0x00FFFFFF
#define   AVTIMER_TIMER_LOAD_MSB_CURR___S                                                  0

#define LPASS_AVTIMER_TIMER_LOAD_DWT                                                     (0xFE0C9078)
#define   AVTIMER_TIMER_LOAD_DWT___RWC                                                     QCSR_REG_RW
#define   AVTIMER_TIMER_LOAD_DWT___POR                                                     0x00000000
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___M                                        0x00000010
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___S                                        4
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___M                                            0x0000000F
#define   AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___S                                            0
#define   AVTIMER_TIMER_LOAD_DWT___M                                                       0x0000001F
#define   AVTIMER_TIMER_LOAD_DWT___S                                                       0

#define LPASS_AVTIMER_INT1_ST                                                            (0xFE0C907C)
#define   AVTIMER_INT1_ST___RWC                                                            QCSR_REG_RW
#define   AVTIMER_INT1_ST___POR                                                            0x00000000
#define   AVTIMER_INT1_ST__INT1_ST___M                                                     0x00000001
#define   AVTIMER_INT1_ST__INT1_ST___S                                                     0
#define   AVTIMER_INT1_ST__INT1_CLR___M                                                    0x00000001
#define   AVTIMER_INT1_ST__INT1_CLR___S                                                    0
#define   AVTIMER_INT1_ST___M                                                              0x00000001
#define   AVTIMER_INT1_ST___S                                                              0

#define LPASS_AVTIMER_INT0_ST                                                            (0xFE0C9080)
#define   AVTIMER_INT0_ST___RWC                                                            QCSR_REG_RW
#define   AVTIMER_INT0_ST___POR                                                            0x00000000
#define   AVTIMER_INT0_ST__INT0_ST___M                                                     0x00000001
#define   AVTIMER_INT0_ST__INT0_ST___S                                                     0
#define   AVTIMER_INT0_ST__INT0_CLR___M                                                    0x00000001
#define   AVTIMER_INT0_ST__INT0_CLR___S                                                    0
#define   AVTIMER_INT0_ST___M                                                              0x00000001
#define   AVTIMER_INT0_ST___S                                                              0

#define LPASS_AVTIMER_INT1_CTL                                                           (0xFE0C9084)
#define   AVTIMER_INT1_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT1_CTL___POR                                                           0x00000000
#define   AVTIMER_INT1_CTL__INT1_MENR___M                                                  0x00000010
#define   AVTIMER_INT1_CTL__INT1_MENR___S                                                  4
#define   AVTIMER_INT1_CTL__INT1_MENW___M                                                  0x00000010
#define   AVTIMER_INT1_CTL__INT1_MENW___S                                                  4
#define   AVTIMER_INT1_CTL__INT1_ENR___M                                                   0x00000001
#define   AVTIMER_INT1_CTL__INT1_ENR___S                                                   0
#define   AVTIMER_INT1_CTL__INT1_ENW___M                                                   0x00000001
#define   AVTIMER_INT1_CTL__INT1_ENW___S                                                   0
#define   AVTIMER_INT1_CTL___M                                                             0x0000001F
#define   AVTIMER_INT1_CTL___S                                                             0

#define LPASS_AVTIMER_INT0_CTL                                                           (0xFE0C9088)
#define   AVTIMER_INT0_CTL___RWC                                                           QCSR_REG_RW
#define   AVTIMER_INT0_CTL___POR                                                           0x00000000
#define   AVTIMER_INT0_CTL__INT0_MENR___M                                                  0x00000010
#define   AVTIMER_INT0_CTL__INT0_MENR___S                                                  4
#define   AVTIMER_INT0_CTL__INT0_MENW___M                                                  0x00000010
#define   AVTIMER_INT0_CTL__INT0_MENW___S                                                  4
#define   AVTIMER_INT0_CTL__INT0_ENR___M                                                   0x00000001
#define   AVTIMER_INT0_CTL__INT0_ENR___S                                                   0
#define   AVTIMER_INT0_CTL__INT0_ENW___M                                                   0x00000001
#define   AVTIMER_INT0_CTL__INT0_ENW___S                                                   0
#define   AVTIMER_INT0_CTL___M                                                             0x0000001F
#define   AVTIMER_INT0_CTL___S                                                             0

#define LPASS_AVTIMER_INT_ON                                                             (0xFE0C908C)
#define   AVTIMER_INT_ON___RWC                                                             QCSR_REG_RW
#define   AVTIMER_INT_ON___POR                                                             0x00000000
#define   AVTIMER_INT_ON__INT_ON_INPUT_STC___M                                             0x00000001
#define   AVTIMER_INT_ON__INT_ON_INPUT_STC___S                                             0
#define   AVTIMER_INT_ON___M                                                               0x00000001
#define   AVTIMER_INT_ON___S                                                               0

#define LPASS_AVTIMER_TICK_DIV                                                           (0xFE0C9090)
#define   AVTIMER_TICK_DIV___RWC                                                           QCSR_REG_RW
#define   AVTIMER_TICK_DIV___POR                                                           0x00000000
#define   AVTIMER_TICK_DIV__TICK_DIV___M                                                   0x0000000F
#define   AVTIMER_TICK_DIV__TICK_DIV___S                                                   0
#define   AVTIMER_TICK_DIV___M                                                             0x0000000F
#define   AVTIMER_TICK_DIV___S                                                             0

#define LPASS_AUD_SYNC_CTL                                                               (0xFE0C9200)
#define   AUD_SYNC_CTL___RWC                                                               QCSR_REG_RW
#define   AUD_SYNC_CTL___POR                                                               0x00000000
#define   AUD_SYNC_CTL__VFR_INT_SEL___M                                                    0x00010000
#define   AUD_SYNC_CTL__VFR_INT_SEL___S                                                    16
#define   AUD_SYNC_CTL__VFR_INT_SEL__INTERNAL                                              0x0
#define   AUD_SYNC_CTL__VFR_INT_SEL__EXTERNAL                                              0x1
#define   AUD_SYNC_CTL__FM_PH_ADJ_NEG_WE___M                                               0x00002000
#define   AUD_SYNC_CTL__FM_PH_ADJ_NEG_WE___S                                               13
#define   AUD_SYNC_CTL__FM_PH_ADJ_POS_WE___M                                               0x00001000
#define   AUD_SYNC_CTL__FM_PH_ADJ_POS_WE___S                                               12
#define   AUD_SYNC_CTL__FM_XO_DIV_EN___M                                                   0x00000800
#define   AUD_SYNC_CTL__FM_XO_DIV_EN___S                                                   11
#define   AUD_SYNC_CTL__FM_XO_DIV_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__FM_PH_TRK_EN___M                                                   0x00000400
#define   AUD_SYNC_CTL__FM_PH_TRK_EN___S                                                   10
#define   AUD_SYNC_CTL__FM_PH_TRK_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET___M                                                0x00000200
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET___S                                                9
#define   AUD_SYNC_CTL__FM_XO_DIV_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET___M                                                0x00000100
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET___S                                                8
#define   AUD_SYNC_CTL__FM_PH_TRK_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE2___M                                              0x00000080
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE2___S                                              7
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE2___M                                              0x00000040
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE2___S                                              6
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE1___M                                              0x00000020
#define   AUD_SYNC_CTL__BT_PH_ADJ_NEG_WE1___S                                              5
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE1___M                                              0x00000010
#define   AUD_SYNC_CTL__BT_PH_ADJ_POS_WE1___S                                              4
#define   AUD_SYNC_CTL__BT_XO_DIV_EN___M                                                   0x00000008
#define   AUD_SYNC_CTL__BT_XO_DIV_EN___S                                                   3
#define   AUD_SYNC_CTL__BT_XO_DIV_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__BT_PH_TRK_EN___M                                                   0x00000004
#define   AUD_SYNC_CTL__BT_PH_TRK_EN___S                                                   2
#define   AUD_SYNC_CTL__BT_PH_TRK_EN__ENABLE                                               0x1
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET___M                                                0x00000002
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET___S                                                1
#define   AUD_SYNC_CTL__BT_XO_DIV_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET___M                                                0x00000001
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET___S                                                0
#define   AUD_SYNC_CTL__BT_PH_TRK_RESET__RESET                                             0x1
#define   AUD_SYNC_CTL___M                                                                 0x0001FFFF
#define   AUD_SYNC_CTL___S                                                                 0

#define LPASS_AUD_SYNC_STATUS                                                            (0xFE0C9204)
#define   AUD_SYNC_STATUS___RWC                                                            QCSR_REG_RW
#define   AUD_SYNC_STATUS___POR                                                            0x00000000
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_REF___M                                            0x00000020
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_REF___S                                            5
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_XO___M                                             0x00000010
#define   AUD_SYNC_STATUS__FM_COUNT_OVF_XO___S                                             4
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF2___M                                           0x00000008
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF2___S                                           3
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO2___M                                            0x00000004
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO2___S                                            2
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF1___M                                           0x00000002
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_REF1___S                                           1
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO1___M                                            0x00000001
#define   AUD_SYNC_STATUS__BT_COUNT_OVF_XO1___S                                            0
#define   AUD_SYNC_STATUS___M                                                              0x0000003F
#define   AUD_SYNC_STATUS___S                                                              0

#define LPASS_AUD_SYNC_BT_REF_INC                                                        (0xFE0C9208)
#define   AUD_SYNC_BT_REF_INC___RWC                                                        QCSR_REG_RW
#define   AUD_SYNC_BT_REF_INC___POR                                                        0x00000000
#define   AUD_SYNC_BT_REF_INC__REF_INC2___M                                                0xFFFF0000
#define   AUD_SYNC_BT_REF_INC__REF_INC2___S                                                16
#define   AUD_SYNC_BT_REF_INC__REF_INC1___M                                                0x0000FFFF
#define   AUD_SYNC_BT_REF_INC__REF_INC1___S                                                0
#define   AUD_SYNC_BT_REF_INC___M                                                          0xFFFFFFFF
#define   AUD_SYNC_BT_REF_INC___S                                                          0

#define LPASS_AUD_SYNC_BT_XO_DIV_MOD                                                     (0xFE0C920C)
#define   AUD_SYNC_BT_XO_DIV_MOD___RWC                                                     QCSR_REG_RW
#define   AUD_SYNC_BT_XO_DIV_MOD___POR                                                     0x00000000
#define   AUD_SYNC_BT_XO_DIV_MOD__L___M                                                    0x0FFF0000
#define   AUD_SYNC_BT_XO_DIV_MOD__L___S                                                    16
#define   AUD_SYNC_BT_XO_DIV_MOD__M___M                                                    0x00000FFF
#define   AUD_SYNC_BT_XO_DIV_MOD__M___S                                                    0
#define   AUD_SYNC_BT_XO_DIV_MOD___M                                                       0x0FFFFFFF
#define   AUD_SYNC_BT_XO_DIV_MOD___S                                                       0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_XO1                                                  (0xFE0C9210)
#define   AUD_SYNC_BT_PHASE_CHK_XO1___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_XO1___POR                                                  0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_XO1__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO1__COUNTER___S                                           0
#define   AUD_SYNC_BT_PHASE_CHK_XO1___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO1___S                                                    0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_REF1                                                 (0xFE0C9214)
#define   AUD_SYNC_BT_PHASE_CHK_REF1___RWC                                                 QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_REF1___POR                                                 0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_REF1__COUNTER___M                                          0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF1__COUNTER___S                                          0
#define   AUD_SYNC_BT_PHASE_CHK_REF1___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF1___S                                                   0

#define LPASS_AUD_SYNC_BT_VFR_TIMESTAMP                                                  (0xFE0C9218)
#define   AUD_SYNC_BT_VFR_TIMESTAMP___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_VFR_TIMESTAMP___POR                                                  0x00000000
#define   AUD_SYNC_BT_VFR_TIMESTAMP__TIMESTAMP___M                                         0xFFFFFFFF
#define   AUD_SYNC_BT_VFR_TIMESTAMP__TIMESTAMP___S                                         0
#define   AUD_SYNC_BT_VFR_TIMESTAMP___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_VFR_TIMESTAMP___S                                                    0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_XO1                                                 (0xFE0C921C)
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___POR                                                 0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_XO1__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO1__COUNT___S                                            0
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO1___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_REF1                                                (0xFE0C9220)
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___RWC                                                QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___POR                                                0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_REF1__COUNT___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF1__COUNT___S                                           0
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___M                                                  0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF1___S                                                  0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_XO2                                                  (0xFE0C9224)
#define   AUD_SYNC_BT_PHASE_CHK_XO2___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_XO2___POR                                                  0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_XO2__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO2__COUNTER___S                                           0
#define   AUD_SYNC_BT_PHASE_CHK_XO2___M                                                    0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_XO2___S                                                    0

#define LPASS_AUD_SYNC_BT_PHASE_CHK_REF2                                                 (0xFE0C9228)
#define   AUD_SYNC_BT_PHASE_CHK_REF2___RWC                                                 QCSR_REG_RO
#define   AUD_SYNC_BT_PHASE_CHK_REF2___POR                                                 0x00000000
#define   AUD_SYNC_BT_PHASE_CHK_REF2__COUNTER___M                                          0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF2__COUNTER___S                                          0
#define   AUD_SYNC_BT_PHASE_CHK_REF2___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_PHASE_CHK_REF2___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_XO2                                                 (0xFE0C922C)
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___POR                                                 0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_XO2__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO2__COUNT___S                                            0
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___M                                                   0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_XO2___S                                                   0

#define LPASS_AUD_SYNC_BT_COUNT_LOAD_REF2                                                (0xFE0C9230)
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___RWC                                                QCSR_REG_RW
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___POR                                                0x00000000
#define   AUD_SYNC_BT_COUNT_LOAD_REF2__COUNT___M                                           0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF2__COUNT___S                                           0
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___M                                                  0xFFFFFFFF
#define   AUD_SYNC_BT_COUNT_LOAD_REF2___S                                                  0

#define LPASS_AUD_SYNC_FM_REF_INC                                                        (0xFE0C9234)
#define   AUD_SYNC_FM_REF_INC___RWC                                                        QCSR_REG_RW
#define   AUD_SYNC_FM_REF_INC___POR                                                        0x00000000
#define   AUD_SYNC_FM_REF_INC__REF_INC1___M                                                0x0000FFFF
#define   AUD_SYNC_FM_REF_INC__REF_INC1___S                                                0
#define   AUD_SYNC_FM_REF_INC___M                                                          0x0000FFFF
#define   AUD_SYNC_FM_REF_INC___S                                                          0

#define LPASS_AUD_SYNC_FM_XO_DIV_MOD                                                     (0xFE0C9238)
#define   AUD_SYNC_FM_XO_DIV_MOD___RWC                                                     QCSR_REG_RW
#define   AUD_SYNC_FM_XO_DIV_MOD___POR                                                     0x00000000
#define   AUD_SYNC_FM_XO_DIV_MOD__L___M                                                    0x0FFF0000
#define   AUD_SYNC_FM_XO_DIV_MOD__L___S                                                    16
#define   AUD_SYNC_FM_XO_DIV_MOD__M___M                                                    0x00000FFF
#define   AUD_SYNC_FM_XO_DIV_MOD__M___S                                                    0
#define   AUD_SYNC_FM_XO_DIV_MOD___M                                                       0x0FFFFFFF
#define   AUD_SYNC_FM_XO_DIV_MOD___S                                                       0

#define LPASS_AUD_SYNC_FM_PHASE_CHK_XO                                                   (0xFE0C923C)
#define   AUD_SYNC_FM_PHASE_CHK_XO___RWC                                                   QCSR_REG_RO
#define   AUD_SYNC_FM_PHASE_CHK_XO___POR                                                   0x00000000
#define   AUD_SYNC_FM_PHASE_CHK_XO__COUNTER___M                                            0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_XO__COUNTER___S                                            0
#define   AUD_SYNC_FM_PHASE_CHK_XO___M                                                     0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_XO___S                                                     0

#define LPASS_AUD_SYNC_FM_PHASE_CHK_REF                                                  (0xFE0C9240)
#define   AUD_SYNC_FM_PHASE_CHK_REF___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_FM_PHASE_CHK_REF___POR                                                  0x00000000
#define   AUD_SYNC_FM_PHASE_CHK_REF__COUNTER___M                                           0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_REF__COUNTER___S                                           0
#define   AUD_SYNC_FM_PHASE_CHK_REF___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_PHASE_CHK_REF___S                                                    0

#define LPASS_AUD_SYNC_FM_VFR_TIMESTAMP                                                  (0xFE0C9244)
#define   AUD_SYNC_FM_VFR_TIMESTAMP___RWC                                                  QCSR_REG_RO
#define   AUD_SYNC_FM_VFR_TIMESTAMP___POR                                                  0x00000000
#define   AUD_SYNC_FM_VFR_TIMESTAMP__TIMESTAMP___M                                         0xFFFFFFFF
#define   AUD_SYNC_FM_VFR_TIMESTAMP__TIMESTAMP___S                                         0
#define   AUD_SYNC_FM_VFR_TIMESTAMP___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_VFR_TIMESTAMP___S                                                    0

#define LPASS_AUD_SYNC_FM_COUNT_LOAD_XO                                                  (0xFE0C9248)
#define   AUD_SYNC_FM_COUNT_LOAD_XO___RWC                                                  QCSR_REG_RW
#define   AUD_SYNC_FM_COUNT_LOAD_XO___POR                                                  0x00000000
#define   AUD_SYNC_FM_COUNT_LOAD_XO__COUNT___M                                             0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_XO__COUNT___S                                             0
#define   AUD_SYNC_FM_COUNT_LOAD_XO___M                                                    0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_XO___S                                                    0

#define LPASS_AUD_SYNC_FM_COUNT_LOAD_REF                                                 (0xFE0C924C)
#define   AUD_SYNC_FM_COUNT_LOAD_REF___RWC                                                 QCSR_REG_RW
#define   AUD_SYNC_FM_COUNT_LOAD_REF___POR                                                 0x00000000
#define   AUD_SYNC_FM_COUNT_LOAD_REF__COUNT___M                                            0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_REF__COUNT___S                                            0
#define   AUD_SYNC_FM_COUNT_LOAD_REF___M                                                   0xFFFFFFFF
#define   AUD_SYNC_FM_COUNT_LOAD_REF___S                                                   0


////////////////////////////////////////////////////////////////////////// END
#endif
