<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3572' ll='3575' type='bool llvm::TargetLowering::isDesirableToTransformToIntegerOp(unsigned int , llvm::EVT ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3569'>/// Return true if it is profitable for dag combiner to transform a floating
  /// point op of specified opcode to a equivalent op of an integer
  /// type. e.g. f32 load -&gt; i32 load can be profitable on ARM.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3572'>/*Opc*/</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16287' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner24TransformFPLoadStorePairEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16288' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner24TransformFPLoadStorePairEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='16500' c='_ZNK4llvm17ARMTargetLowering33isDesirableToTransformToIntegerOpEjNS_3EVTE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='934' c='_ZNK4llvm17PPCTargetLowering33isDesirableToTransformToIntegerOpEjNS_3EVTE'/>
