// Seed: 2142232063
module module_0 (
    input  id_1,
    output id_2
    , id_3,
    input  id_4,
    input  id_5,
    output id_6,
    output id_7
);
  logic id_8 = id_1;
  assign id_3 = 1;
  assign id_5[1<1] = id_4[1];
  type_12(
      1, 1, id_1
  );
  logic id_9;
  assign id_8 = id_9;
  logic id_10 = id_5;
  logic id_11 = 1;
endmodule
