// Seed: 3208385582
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12[-1  *  -1 : -1];
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4
    , id_46,
    output wor id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    output supply1 id_10,
    output tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri0 id_17,
    output wire id_18,
    output tri id_19,
    input supply0 id_20,
    output tri id_21,
    input tri0 id_22,
    output tri id_23,
    output tri0 id_24,
    input wire id_25,
    input tri id_26,
    output uwire id_27,
    input wor id_28,
    input tri0 id_29,
    input tri0 id_30,
    input tri1 id_31,
    output wire id_32,
    output tri1 id_33,
    output supply0 id_34,
    input tri id_35,
    input wire id_36,
    output tri1 id_37,
    input tri id_38,
    output tri id_39,
    input tri0 id_40,
    output wor id_41,
    input wor id_42,
    input tri0 id_43,
    input uwire id_44
);
  id_47 :
  assert property (@(-1 or posedge id_40 or posedge id_4) id_22)
  else;
  module_0 modCall_1 (
      id_47,
      id_46,
      id_47,
      id_46,
      id_46,
      id_47,
      id_46,
      id_46,
      id_46,
      id_46,
      id_47
  );
endmodule
