$date
	Sat Dec 27 17:41:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 3 $ delay [2:0] $end
$var reg 1 % rstn $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 % rstn $end
$var reg 1 ! q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
bx $
0#
0"
0!
$end
#5
1"
#10
0"
#15
1#
1"
#20
0"
#25
1%
1"
b100 $
#29
0#
b1 $
b1 &
#30
1#
b10 &
0"
#31
0#
b11 $
b11 &
#34
1#
b101 $
b100 &
#35
1!
1"
#39
0#
b101 &
