INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/FIFO_Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/Read_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/Write_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/imports/new/bcd_to_hex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_hex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/display_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sources_1/new/synchronizer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Sync_FIFO/Sync_FIFO.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
