static int F_1 ( T_1 V_1 )\r\n{\r\nint V_2 , V_3 = 0 ;\r\nfor ( V_2 = 0 ; V_2 < 4 ; V_2 ++ ) {\r\nT_2 V_4 = ( T_2 ) ( V_1 >> ( V_2 * 8 ) ) ;\r\nif ( ( V_4 < 0x01 ) || ( V_4 > 0x04 ) ) {\r\nV_3 = 1 ;\r\nbreak;\r\n}\r\n}\r\nreturn ! V_3 ;\r\n}\r\nint F_2 ( struct V_5 * V_6 )\r\n{\r\nint V_7 ;\r\nif ( F_3 ( V_6 , V_8 ) ) {\r\nF_4 ( V_6 , V_9 , V_10 ,\r\nV_11 ) ;\r\nF_4 ( V_6 , V_9 , V_12 ,\r\nV_12 ) ;\r\nF_4 ( V_6 , V_13 , 0x30 , 0x10 ) ;\r\nF_4 ( V_6 , V_14 , 0x03 , 0x01 ) ;\r\nF_4 ( V_6 , V_15 , 0x0C , 0x04 ) ;\r\n}\r\nif ( V_6 -> V_16 ) {\r\nF_4 ( V_6 , V_17 , V_18 , V_19 ) ;\r\nF_4 ( V_6 , V_20 , 0xFF , 0x08 ) ;\r\nF_5 ( V_6 , V_21 , V_22 ,\r\n0x00 ) ;\r\nF_5 ( V_6 , V_23 , V_24 ,\r\nV_6 -> V_25 . V_26 ) ;\r\nF_5 ( V_6 , V_27 , V_28 ,\r\nV_6 -> V_25 . V_29 ) ;\r\nif ( V_6 -> V_30 )\r\nF_5 ( V_6 , V_14 , 0x03 , 0x01 ) ;\r\nif ( ! V_6 -> V_25 . V_31 ) {\r\nif ( F_3 ( V_6 , V_8 ) ) {\r\nF_5 ( V_6 , V_32 ,\r\n0x80 , 0x80 ) ;\r\nF_5 ( V_6 , V_15 ,\r\n0xf0 , 0xA0 ) ;\r\n} else {\r\nF_5 ( V_6 , V_13 ,\r\n0x30 , 0x20 ) ;\r\nF_5 ( V_6 , V_32 ,\r\n0x80 , 0x80 ) ;\r\nF_5 ( V_6 , V_15 ,\r\n0x0c , 0x08 ) ;\r\n}\r\n}\r\n}\r\nif ( V_6 -> V_25 . V_33 & V_34 ) {\r\nF_6 ( V_6 ) ;\r\nF_7 ( L_1 ,\r\nV_6 -> V_25 . V_33 ) ;\r\n} else {\r\nif ( ( F_8 ( V_6 , 0x0139 ) && F_3 ( V_6 , V_8 ) )\r\n|| V_6 -> V_30 ) {\r\nF_6 ( V_6 ) ;\r\nF_7 ( L_2 ) ;\r\n} else {\r\nF_9 ( V_6 ) ;\r\nF_7 ( L_3 ) ;\r\n}\r\n}\r\nif ( V_6 -> V_25 . V_35 && ( V_6 -> V_36 > 1 ) )\r\nF_5 ( V_6 , 0xFD4D , 0x01 , 0x01 ) ;\r\nV_7 = F_10 ( V_6 , 0xC2 , 0x7C ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nF_12 ( V_6 ) ;\r\nF_13 ( V_6 , V_38 , V_39 , V_40 , V_40 ) ;\r\n#ifdef F_14\r\nF_13 ( V_6 , V_38 , V_41 ,\r\nV_42 | V_43 ,\r\nV_42 | V_6 -> V_25 . V_44 ) ;\r\n#endif\r\nF_13 ( V_6 , V_38 , V_45 ,\r\nV_46 , V_46 ) ;\r\nV_7 = F_15 ( V_6 , V_47 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\n#ifdef F_16\r\nif ( V_6 -> V_16 ) {\r\nF_5 ( V_6 , V_48 , V_49 ,\r\nV_49 ) ;\r\nF_7 ( L_4 ) ;\r\n}\r\n#endif\r\nif ( V_6 -> V_25 . V_50 ) {\r\nF_17 ( V_6 , V_51 | V_52 | V_53 ) ;\r\nF_18 ( 10 ) ;\r\n}\r\nF_19 ( V_6 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_20 ( struct V_5 * V_6 )\r\n{\r\nint V_7 ;\r\nT_2 V_54 ;\r\nV_6 -> V_55 = 0 ;\r\nV_6 -> V_56 = 0 ;\r\nV_6 -> V_57 = 0 ;\r\nV_6 -> V_58 [ V_53 ] = 0 ;\r\nV_6 -> V_58 [ V_51 ] = 0 ;\r\nV_6 -> V_58 [ V_52 ] = 0 ;\r\nV_6 -> V_59 = 0 ;\r\nV_6 -> V_60 [ 0 ] = V_53 | V_51 | V_52 ;\r\n#if 0\r\nchip->option.sdr50_tx_phase = 0x01;\r\nchip->option.sdr50_rx_phase = 0x05;\r\nchip->option.ddr50_tx_phase = 0x09;\r\nchip->option.ddr50_rx_phase = 0x06;\r\n#endif\r\n#ifdef F_21\r\nF_5 ( V_6 , V_61 , V_62 , V_63 ) ;\r\nF_22 ( 100 ) ;\r\nF_5 ( V_6 , V_64 , V_65 , 0x00 ) ;\r\n#endif\r\nF_23 ( V_6 , V_66 ) ;\r\nF_24 ( V_6 , V_67 , & V_54 ) ;\r\nif ( ( V_54 & 0x0f ) >= 2 )\r\nV_6 -> V_25 . V_68 = 0 ;\r\nF_7 ( L_5 , V_6 -> V_25 . V_68 ) ;\r\nF_7 ( L_6 , V_54 ) ;\r\nif ( V_54 & V_69 ) {\r\nV_6 -> V_16 = 0 ;\r\nF_7 ( L_7 ) ;\r\n} else {\r\nV_6 -> V_16 = 1 ;\r\nF_7 ( L_8 ) ;\r\n}\r\nV_6 -> V_36 = V_54 & V_70 ;\r\nif ( ! F_1 ( V_6 -> V_25 . V_1 ) )\r\nV_6 -> V_25 . V_1 = 0x01020403 ;\r\nF_7 ( L_9 ,\r\nV_6 -> V_25 . V_1 ) ;\r\nF_24 ( V_6 , V_71 , & V_54 ) ;\r\nif ( V_54 & V_72 ) {\r\nV_6 -> V_73 = V_8 ;\r\nF_7 ( L_10 ) ;\r\n} else {\r\nV_6 -> V_73 = V_74 ;\r\nF_7 ( L_11 ) ;\r\n}\r\nF_24 ( V_6 , V_75 , & V_54 ) ;\r\nif ( V_54 & V_76 ) {\r\nV_6 -> V_77 = V_78 ;\r\nF_7 ( L_12 ) ;\r\n} else {\r\nV_6 -> V_77 = V_79 ;\r\nF_7 ( L_13 ) ;\r\n}\r\nF_24 ( V_6 , V_80 , & V_54 ) ;\r\nif ( V_54 & V_81 ) {\r\nV_6 -> V_30 = 1 ;\r\nF_7 ( L_14 ) ;\r\n} else {\r\nV_6 -> V_30 = 0 ;\r\n}\r\nV_7 = F_2 ( V_6 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_82 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_25 ( struct V_5 * V_6 )\r\n{\r\nF_26 ( V_6 ) ;\r\nF_27 ( V_6 ) ;\r\nV_6 -> V_83 = 0 ;\r\nreturn V_37 ;\r\n}\r\nstatic inline void F_28 ( struct V_5 * V_6 )\r\n{\r\nif ( V_6 -> V_83 ) {\r\nif ( V_6 -> V_84 <\r\nV_6 -> V_25 . V_85 ) {\r\nV_6 -> V_84 ++ ;\r\n} else {\r\nV_6 -> V_84 = 0 ;\r\nF_29 ( V_6 , V_86 ) ;\r\n}\r\n}\r\n}\r\nint F_30 ( struct V_5 * V_6 )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_31 ( struct V_5 * V_6 )\r\n{\r\n}\r\nvoid F_19 ( struct V_5 * V_6 )\r\n{\r\n}\r\nstatic void F_32 ( struct V_5 * V_6 )\r\n{\r\nF_5 ( V_6 , V_87 ,\r\nV_88 , V_88 ) ;\r\n}\r\nstatic void F_33 ( struct V_5 * V_6 )\r\n{\r\nF_5 ( V_6 , V_87 ,\r\nV_88 | V_89 ,\r\nV_88 | V_89 ) ;\r\n}\r\nstatic void F_34 ( struct V_5 * V_6 )\r\n{\r\nif ( V_6 -> V_90 <=\r\nV_6 -> V_25 . V_91 * 2 ) {\r\nif ( V_6 -> V_90 ==\r\nV_6 -> V_25 . V_91 ) {\r\nF_35 ( V_6 ) ;\r\nif ( V_6 -> V_92 ) {\r\nif ( ! V_6 -> V_59 ) {\r\nF_7 ( L_15\r\nL_16 ) ;\r\nF_33 ( V_6 ) ;\r\nV_6 -> V_90 =\r\nV_6 -> V_25 . V_91 * 2 + 1 ;\r\n}\r\n} else {\r\nF_7 ( L_17 ) ;\r\nF_32 ( V_6 ) ;\r\n}\r\n}\r\nif ( V_6 -> V_90 ==\r\nV_6 -> V_25 . V_91 * 2 ) {\r\nF_7 ( L_18 ) ;\r\nF_33 ( V_6 ) ;\r\n}\r\nV_6 -> V_90 ++ ;\r\n}\r\n}\r\nstatic void F_36 ( struct V_5 * V_6 )\r\n{\r\nF_34 ( V_6 ) ;\r\n}\r\nstatic void F_37 ( struct V_5 * V_6 )\r\n{\r\n}\r\nstatic void F_36 ( struct V_5 * V_6 )\r\n{\r\nF_37 ( V_6 ) ;\r\n}\r\nvoid F_38 ( struct V_5 * V_6 )\r\n{\r\n#ifdef F_39\r\nstruct V_93 * V_94 = & ( V_6 -> V_94 ) ;\r\nif ( V_94 -> V_95 ) {\r\nif ( V_6 -> V_92 & V_51 ) {\r\nT_2 V_54 ;\r\nF_40 ( V_6 , V_96 , & V_54 ) ;\r\nif ( V_54 & V_97 ) {\r\nV_94 -> V_95 = V_98 ;\r\nV_94 -> V_99 = 1 ;\r\nF_41 ( V_6 ) ;\r\nF_42 ( V_6 ) ;\r\nV_6 -> V_83 &= ~ V_51 ;\r\nV_6 -> V_92 &= ~ V_51 ;\r\nV_6 -> V_100 [ V_6 -> V_58 [ V_51 ] ] = NULL ;\r\nF_43 ( V_6 -> V_58 [ V_51 ] ,\r\n& ( V_6 -> V_101 ) ) ;\r\n}\r\n} else {\r\nV_94 -> V_95 = V_98 ;\r\n}\r\n}\r\n#endif\r\nF_44 ( V_6 ) ;\r\n#ifdef F_16\r\nif ( ( V_6 -> V_102 & ( V_103 | V_104 ) ) &&\r\n( V_6 -> V_92 ) ) {\r\nF_45 ( V_6 ) ;\r\nif ( V_6 -> V_92 & V_51 )\r\nF_5 ( V_6 , V_105 , V_106 , 0 ) ;\r\nelse if ( V_6 -> V_92 & V_52 )\r\nF_5 ( V_6 , V_105 , V_107 , 0 ) ;\r\nelse if ( V_6 -> V_92 & V_53 )\r\nF_5 ( V_6 , V_105 , V_108 , 0 ) ;\r\n}\r\n#endif\r\nif ( V_6 -> V_109 < V_110 ) {\r\nV_6 -> V_109 ++ ;\r\n} else {\r\nif ( ! F_46 ( V_6 , V_111 ) ) {\r\nF_7 ( L_19 ) ;\r\nF_23 ( V_6 , V_111 ) ;\r\n#ifndef F_14\r\nV_6 -> V_84 = 0 ;\r\n#endif\r\nif ( V_6 -> V_25 . V_112\r\n&& ( V_6 -> V_92 &\r\n( V_51 | V_52 | V_53 ) )\r\n&& ( ! V_6 -> V_59 ) ) {\r\nF_47 ( V_6 , V_86 ) ;\r\n} else {\r\nif ( V_6 -> V_30 ) {\r\nF_48 ( V_6 ,\r\nV_39 ,\r\n0x03 , 0x00 ) ;\r\n} else {\r\nF_49 ( V_6 , V_86 ) ;\r\n}\r\n}\r\n#ifdef F_21\r\nif ( ! V_6 -> V_83 ) {\r\nF_5 ( V_6 , V_64 , V_65 ,\r\nV_65 ) ;\r\nF_5 ( V_6 , V_61 ,\r\nV_62 ,\r\nV_113 ) ;\r\nF_7 ( L_20 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\nswitch ( F_50 ( V_6 ) ) {\r\ncase V_66 :\r\n#ifndef F_14\r\nF_28 ( V_6 ) ;\r\n#endif\r\nF_51 ( V_6 ) ;\r\nbreak;\r\ncase V_111 :\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_6 -> V_25 . V_114 && ! V_6 -> V_83 ) {\r\nF_36 ( V_6 ) ;\r\n} else {\r\nV_6 -> V_90 = 0 ;\r\nF_19 ( V_6 ) ;\r\n}\r\n}\r\nvoid F_13 ( struct V_5 * V_6 ,\r\nT_2 V_115 , T_3 V_116 , T_2 V_117 , T_2 V_118 )\r\n{\r\nint V_2 ;\r\nif ( V_6 -> V_119 < ( ( V_120 - V_121 ) / 4 ) ) {\r\nV_2 = V_121 + V_6 -> V_119 * 4 ;\r\nV_6 -> V_122 [ V_2 ++ ] =\r\n( ( V_115 & 0x03 ) << 6 ) | ( T_2 ) ( ( V_116 >> 8 ) & 0x3F ) ;\r\nV_6 -> V_122 [ V_2 ++ ] = ( T_2 ) V_116 ;\r\nV_6 -> V_122 [ V_2 ++ ] = V_117 ;\r\nV_6 -> V_122 [ V_2 ++ ] = V_118 ;\r\nV_6 -> V_119 ++ ;\r\n}\r\n}\r\nint F_15 ( struct V_5 * V_6 , T_2 V_123 , int V_124 )\r\n{\r\nint V_125 ;\r\nV_6 -> V_122 [ V_126 ] = ( T_2 ) ( V_6 -> V_119 >> 8 ) ;\r\nV_6 -> V_122 [ V_127 ] = ( T_2 ) ( V_6 -> V_119 ) ;\r\nV_6 -> V_122 [ V_128 ] = V_123 ;\r\nV_125 = F_52 ( V_6 , F_53 ( V_6 ) ,\r\n( void * ) ( V_6 -> V_122 ) ,\r\nV_6 -> V_119 * 4 + V_121 ,\r\n0 , NULL , V_124 , V_47 ) ;\r\nif ( V_125 != V_37 )\r\nF_11 ( V_6 , V_125 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_54 ( struct V_5 * V_6 , int V_129 , int V_124 )\r\n{\r\nint V_125 ;\r\nif ( V_129 <= 0 )\r\nF_11 ( V_6 , V_130 ) ;\r\nif ( V_129 % 4 )\r\nV_129 += ( 4 - V_129 % 4 ) ;\r\nV_125 = F_52 ( V_6 , F_55 ( V_6 ) ,\r\n( void * ) V_6 -> V_131 , V_129 ,\r\n0 , NULL , V_124 , V_132 ) ;\r\nif ( V_125 != V_37 )\r\nF_11 ( V_6 , V_125 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_56 ( struct V_5 * V_6 , T_3 * V_133 )\r\n{\r\nint V_7 ;\r\nT_3 V_54 ;\r\n#ifdef F_57\r\nV_7 = F_58 ( V_6 , & V_54 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\n#else\r\nV_7 = F_59 ( V_6 , F_60 ( V_6 ) , 0x02 , 0xC0 ,\r\n0 , 0 , & V_54 , 2 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\n#endif\r\nif ( V_133 )\r\n* V_133 = V_54 ;\r\nreturn V_37 ;\r\n}\r\nint F_5 ( struct V_5 * V_6 , T_3 V_134 , T_2 V_117 , T_2 V_118 )\r\n{\r\nint V_7 ;\r\nF_12 ( V_6 ) ;\r\nF_13 ( V_6 , V_38 , V_134 , V_117 , V_118 ) ;\r\nV_7 = F_15 ( V_6 , V_47 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_82 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_40 ( struct V_5 * V_6 , T_3 V_134 , T_2 * V_118 )\r\n{\r\nint V_7 ;\r\nif ( V_118 )\r\n* V_118 = 0 ;\r\nF_12 ( V_6 ) ;\r\nF_13 ( V_6 , V_135 , V_134 , 0 , 0 ) ;\r\nV_7 = F_15 ( V_6 , V_136 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_82 ) ;\r\nV_7 = F_54 ( V_6 , 1 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_82 ) ;\r\nif ( V_118 )\r\n* V_118 = V_6 -> V_131 [ 0 ] ;\r\nreturn V_37 ;\r\n}\r\nint F_48 ( struct V_5 * V_6 , T_3 V_134 , T_2 V_117 ,\r\nT_2 V_118 )\r\n{\r\nint V_7 ;\r\nT_3 V_137 = 0 , V_138 = 0 ;\r\nV_137 |= ( T_3 ) ( 3 & 0x03 ) << 14 ;\r\nV_137 |= ( T_3 ) ( V_134 & 0x3FFF ) ;\r\nV_138 |= ( T_3 ) V_117 << 8 ;\r\nV_138 |= ( T_3 ) V_118 ;\r\nV_7 = F_59 ( V_6 , F_61 ( V_6 ) , 0x00 , 0x40 ,\r\nF_62 ( V_137 ) , F_62 ( V_138 ) ,\r\nNULL , 0 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_63 ( struct V_5 * V_6 , T_3 V_134 , T_2 * V_118 )\r\n{\r\nint V_7 ;\r\nT_3 V_137 = 0 ;\r\nT_2 V_54 ;\r\nif ( V_118 )\r\n* V_118 = 0 ;\r\nV_137 |= ( T_3 ) ( 2 & 0x03 ) << 14 ;\r\nV_137 |= ( T_3 ) ( V_134 & 0x3FFF ) ;\r\nV_7 = F_59 ( V_6 , F_60 ( V_6 ) , 0x00 , 0xC0 ,\r\nF_62 ( V_137 ) , 0 , & V_54 , 1 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nif ( V_118 )\r\n* V_118 = V_54 ;\r\nreturn V_37 ;\r\n}\r\nint F_64 ( struct V_5 * V_6 , T_3 V_134 , T_3 V_139 ,\r\nT_2 * V_118 )\r\n{\r\nint V_125 ;\r\nT_3 V_140 = V_139 + 12 ;\r\nif ( ! V_118 )\r\nF_11 ( V_6 , V_130 ) ;\r\nV_140 = ( V_140 <= V_120 ) ? V_140 : V_120 ;\r\nif ( V_140 % 4 )\r\nV_140 += ( 4 - V_140 % 4 ) ;\r\nV_6 -> V_122 [ 0 ] = 'R' ;\r\nV_6 -> V_122 [ 1 ] = 'T' ;\r\nV_6 -> V_122 [ 2 ] = 'C' ;\r\nV_6 -> V_122 [ 3 ] = 'R' ;\r\nV_6 -> V_122 [ V_141 ] = V_142 ;\r\nV_6 -> V_122 [ 5 ] = ( T_2 ) ( V_139 >> 8 ) ;\r\nV_6 -> V_122 [ 6 ] = ( T_2 ) V_139 ;\r\nV_6 -> V_122 [ V_128 ] = 0 ;\r\nV_6 -> V_122 [ 8 ] = ( T_2 ) ( V_134 >> 8 ) ;\r\nV_6 -> V_122 [ 9 ] = ( T_2 ) V_134 ;\r\nmemcpy ( V_6 -> V_122 + 12 , V_118 , V_139 ) ;\r\nV_125 = F_52 ( V_6 , F_53 ( V_6 ) ,\r\n( void * ) ( V_6 -> V_122 ) , V_140 , 0 ,\r\nNULL , 100 , V_47 ) ;\r\nif ( V_125 != V_37 )\r\nF_11 ( V_6 , V_125 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_65 ( struct V_5 * V_6 , T_3 V_134 , T_3 V_139 ,\r\nT_2 * V_118 )\r\n{\r\nint V_125 ;\r\nT_3 V_129 ;\r\nif ( ! V_118 )\r\nF_11 ( V_6 , V_130 ) ;\r\nif ( V_139 % 4 )\r\nV_129 = V_139 + ( 4 - V_139 % 4 ) ;\r\nelse\r\nV_129 = V_139 ;\r\nV_6 -> V_122 [ 0 ] = 'R' ;\r\nV_6 -> V_122 [ 1 ] = 'T' ;\r\nV_6 -> V_122 [ 2 ] = 'C' ;\r\nV_6 -> V_122 [ 3 ] = 'R' ;\r\nV_6 -> V_122 [ V_141 ] = V_143 ;\r\nV_6 -> V_122 [ 5 ] = ( T_2 ) ( V_129 >> 8 ) ;\r\nV_6 -> V_122 [ 6 ] = ( T_2 ) V_129 ;\r\nV_6 -> V_122 [ V_128 ] = V_132 ;\r\nV_6 -> V_122 [ 8 ] = ( T_2 ) ( V_134 >> 8 ) ;\r\nV_6 -> V_122 [ 9 ] = ( T_2 ) V_134 ;\r\nV_125 = F_52 ( V_6 , F_53 ( V_6 ) ,\r\n( void * ) ( V_6 -> V_122 ) , 12 , 0 , NULL ,\r\n100 , V_47 ) ;\r\nif ( V_125 != V_37 )\r\nF_11 ( V_6 , V_125 ) ;\r\nV_125 = F_52 ( V_6 , F_55 ( V_6 ) ,\r\n( void * ) V_118 , V_129 , 0 , NULL , 100 ,\r\nV_144 ) ;\r\nif ( V_125 != V_37 )\r\nF_11 ( V_6 , V_125 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_66 ( struct V_5 * V_6 , T_2 * V_145 , int V_146 )\r\n{\r\nint V_7 ;\r\nif ( ! V_145 )\r\nF_11 ( V_6 , V_130 ) ;\r\nV_7 =\r\nF_65 ( V_6 , V_147 , ( T_3 ) V_146 , V_145 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_67 ( struct V_5 * V_6 , T_2 * V_145 , int V_146 )\r\n{\r\nint V_7 ;\r\nif ( ! V_145 )\r\nF_11 ( V_6 , V_130 ) ;\r\nV_7 =\r\nF_64 ( V_6 , V_147 , ( T_3 ) V_146 , V_145 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_10 ( struct V_5 * V_6 , T_2 V_134 , T_2 V_54 )\r\n{\r\nint V_7 ;\r\nF_7 ( L_21 , V_54 , V_134 ) ;\r\nF_12 ( V_6 ) ;\r\nF_13 ( V_6 , V_38 , V_148 , 0xFF , V_54 ) ;\r\nF_13 ( V_6 , V_38 , V_149 , 0xFF , V_134 & 0x0F ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x01 ) ;\r\nF_13 ( V_6 , V_38 , V_149 , 0xFF ,\r\n( V_134 >> 4 ) & 0x0F ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x01 ) ;\r\nV_7 = F_15 ( V_6 , V_47 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nreturn V_37 ;\r\n}\r\nint F_68 ( struct V_5 * V_6 , T_2 V_134 , T_2 * V_54 )\r\n{\r\nint V_7 ;\r\nF_7 ( L_22 , V_134 ) ;\r\nF_12 ( V_6 ) ;\r\nF_13 ( V_6 , V_38 , V_149 , 0xFF , 0x07 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x01 ) ;\r\nF_13 ( V_6 , V_38 , V_149 , 0xFF ,\r\n( V_134 >> 4 ) & 0x0F ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x01 ) ;\r\nF_13 ( V_6 , V_38 , V_149 , 0xFF , V_134 & 0x0F ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x00 ) ;\r\nF_13 ( V_6 , V_38 , V_150 , 0xFF , 0x01 ) ;\r\nF_13 ( V_6 , V_135 , V_151 , 0 , 0 ) ;\r\nV_7 = F_15 ( V_6 , V_136 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nV_7 = F_54 ( V_6 , 1 , 100 ) ;\r\nif ( V_7 != V_37 )\r\nF_11 ( V_6 , V_7 ) ;\r\nif ( V_54 )\r\n* V_54 = V_6 -> V_131 [ 0 ] ;\r\nF_7 ( L_23 , V_6 -> V_131 [ 0 ] ) ;\r\nreturn V_37 ;\r\n}\r\nvoid F_69 ( struct V_5 * V_6 )\r\n{\r\nF_7 ( L_24 ) ;\r\nF_45 ( V_6 ) ;\r\nF_70 ( V_6 ) ;\r\nif ( V_6 -> V_30 )\r\nF_48 ( V_6 , V_39 , 0x03 , 0x00 ) ;\r\nelse\r\nF_49 ( V_6 , V_86 ) ;\r\nV_6 -> V_56 = 0 ;\r\nV_6 -> V_92 = 0 ;\r\nV_6 -> V_57 = 0 ;\r\nif ( V_6 -> V_16 && ! V_6 -> V_25 . V_31 ) {\r\nif ( F_3 ( V_6 , V_8 ) ) {\r\nF_5 ( V_6 , V_32 , 0x80 , 0x00 ) ;\r\nF_5 ( V_6 , V_15 , 0xf0 , 0x50 ) ;\r\n} else {\r\nF_5 ( V_6 , V_13 , 0x30 , 0x10 ) ;\r\nF_5 ( V_6 , V_32 , 0x80 , 0x00 ) ;\r\nF_5 ( V_6 , V_15 , 0x0c , 0x04 ) ;\r\n}\r\n}\r\nif ( F_3 ( V_6 , V_8 ) )\r\nF_5 ( V_6 , V_9 , V_10 ,\r\nV_152 ) ;\r\n}\r\nvoid F_71 ( struct V_5 * V_6 )\r\n{\r\nF_48 ( V_6 , V_153 , 0xf8 , 0xf8 ) ;\r\n}\r\nvoid F_45 ( struct V_5 * V_6 )\r\n{\r\n#ifdef F_21\r\nif ( F_46 ( V_6 , V_111 ) && ( ! V_6 -> V_83 ) ) {\r\nF_5 ( V_6 , V_61 , V_62 ,\r\nV_63 ) ;\r\nF_22 ( 100 ) ;\r\nF_7 ( L_25 ) ;\r\nF_5 ( V_6 , V_64 , V_65 , 0x00 ) ;\r\n}\r\n#endif\r\n#if 0\r\nif (chip->option.ss_en && RTS51X_CHK_STAT(chip, STAT_SS)) {\r\nrts51x_try_to_exit_ss(chip);\r\nwait_timeout(100);\r\nrts51x_init_chip(chip);\r\nrts51x_init_cards(chip);\r\n}\r\nRTS51X_SET_STAT(chip, STAT_RUN);\r\n#endif\r\n}\r\nvoid F_72 ( struct V_5 * V_6 , unsigned char * V_145 , int V_154 )\r\n{\r\nunsigned char * V_155 ;\r\nint V_2 , V_156 ;\r\nif ( ! V_145 )\r\nreturn;\r\nV_155 = V_145 ;\r\nif ( V_6 -> V_157 [ V_6 -> V_158 ] . V_159 )\r\nV_156 = V_160 ;\r\nelse\r\nV_156 = V_6 -> V_158 ;\r\n* ( V_155 ++ ) = ( T_2 ) ( V_156 >> 24 ) ;\r\n* ( V_155 ++ ) = ( T_2 ) ( V_156 >> 16 ) ;\r\n* ( V_155 ++ ) = ( T_2 ) ( V_156 >> 8 ) ;\r\n* ( V_155 ++ ) = ( T_2 ) V_156 ;\r\nF_7 ( L_26 , V_156 ) ;\r\nfor ( V_2 = 1 ; V_2 <= V_156 ; V_2 ++ ) {\r\nint V_161 , V_162 ;\r\nV_162 = V_6 -> V_158 - V_2 ;\r\nif ( V_162 < 0 )\r\nV_162 += V_160 ;\r\n* ( V_155 ++ ) = ( T_2 ) ( V_6 -> V_157 [ V_162 ] . line >> 8 ) ;\r\n* ( V_155 ++ ) = ( T_2 ) ( V_6 -> V_157 [ V_162 ] . line ) ;\r\nfor ( V_161 = 0 ; V_161 < V_163 ; V_161 ++ )\r\n* ( V_155 ++ ) = V_6 -> V_157 [ V_162 ] . V_164 [ V_161 ] ;\r\nfor ( V_161 = 0 ; V_161 < V_165 ; V_161 ++ )\r\n* ( V_155 ++ ) = V_6 -> V_157 [ V_162 ] . V_166 [ V_161 ] ;\r\nfor ( V_161 = 0 ; V_161 < V_167 ; V_161 ++ )\r\n* ( V_155 ++ ) = V_6 -> V_157 [ V_162 ] . V_168 [ V_161 ] ;\r\n}\r\nif ( V_154 ) {\r\nV_6 -> V_158 = 0 ;\r\nfor ( V_2 = 0 ; V_2 < V_160 ; V_2 ++ )\r\nV_6 -> V_157 [ V_2 ] . V_159 = 0 ;\r\n}\r\n}\r\nvoid F_73 ( struct V_5 * V_6 , unsigned int V_169 , T_2 * V_133 ,\r\nT_2 V_170 )\r\n{\r\nstruct V_93 * V_94 = & ( V_6 -> V_94 ) ;\r\nstruct V_171 * V_172 = & ( V_6 -> V_172 ) ;\r\nT_2 V_173 = F_74 ( V_6 , V_169 ) ;\r\n#ifdef F_75\r\nT_2 V_174 = 0 , V_175 = 0 ;\r\n#endif\r\nif ( ! V_133 || ( V_170 < 32 ) )\r\nreturn;\r\nV_133 [ 0 ] = ( T_2 ) F_76 ( V_6 ) ;\r\nV_133 [ 1 ] = ( T_2 ) ( V_6 -> V_36 ) ;\r\nif ( V_6 -> V_25 . V_114 )\r\nV_133 [ 2 ] = 0x10 ;\r\nelse\r\nV_133 [ 2 ] = 0x00 ;\r\nV_133 [ 3 ] = 20 ;\r\nV_133 [ 4 ] = 10 ;\r\nV_133 [ 5 ] = 05 ;\r\nV_133 [ 6 ] = 21 ;\r\nif ( V_6 -> V_176 )\r\nV_133 [ 7 ] = 0x20 ;\r\nelse\r\nV_133 [ 7 ] = 0x00 ;\r\n#ifdef F_75\r\nV_133 [ 8 ] = 0 ;\r\nV_174 = V_103 ;\r\nV_175 = V_104 ;\r\nif ( V_6 -> V_102 & V_174 )\r\nV_133 [ 8 ] |= 0x02 ;\r\nif ( V_6 -> V_102 & V_175 )\r\nV_133 [ 8 ] |= 0x01 ;\r\n#endif\r\nif ( V_173 == V_51 ) {\r\nif ( F_77 ( V_94 ) ) {\r\nif ( F_78 ( V_94 ) ) {\r\nif ( V_94 -> V_177 > 0x4000000 )\r\nV_133 [ 0x0E ] = 0x02 ;\r\nelse\r\nV_133 [ 0x0E ] = 0x01 ;\r\n} else {\r\nV_133 [ 0x0E ] = 0x00 ;\r\n}\r\nif ( F_79 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x03 ;\r\nelse if ( F_80 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x04 ;\r\nelse if ( F_81 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x02 ;\r\nelse if ( F_82 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x01 ;\r\nelse\r\nV_133 [ 0x0F ] = 0x00 ;\r\n} else {\r\nif ( F_83 ( V_94 ) )\r\nV_133 [ 0x0E ] = 0x01 ;\r\nelse\r\nV_133 [ 0x0E ] = 0x00 ;\r\nif ( F_84 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x03 ;\r\nelse if ( F_85 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x02 ;\r\nelse if ( F_86 ( V_94 ) )\r\nV_133 [ 0x0F ] = 0x01 ;\r\nelse\r\nV_133 [ 0x0F ] = 0x00 ;\r\n}\r\n} else if ( V_173 == V_52 ) {\r\nif ( F_87 ( V_172 ) ) {\r\nif ( F_88 ( V_172 ) )\r\nV_133 [ 0x0E ] = 0x01 ;\r\nelse\r\nV_133 [ 0x0E ] = 0x00 ;\r\nif ( F_89 ( V_172 ) )\r\nV_133 [ 0x0F ] = 0x01 ;\r\nelse\r\nV_133 [ 0x0F ] = 0x00 ;\r\n}\r\n}\r\n#ifdef F_39\r\nif ( V_173 == V_51 ) {\r\nV_133 [ 0x17 ] = 0x80 ;\r\nif ( V_94 -> V_95 )\r\nV_133 [ 0x17 ] |= 0x01 ;\r\nif ( V_94 -> V_178 & V_179 ) {\r\nV_133 [ 0x17 ] |= 0x02 ;\r\nV_133 [ 0x07 ] |= 0x40 ;\r\n}\r\nif ( V_94 -> V_178 & V_180 )\r\nV_133 [ 0x17 ] |= 0x04 ;\r\n} else {\r\nV_133 [ 0x17 ] = 0x00 ;\r\n}\r\nF_7 ( L_27 , V_133 [ 0x17 ] ) ;\r\n#endif\r\nV_133 [ 0x18 ] = 0x8A ;\r\nV_133 [ 0x1A ] = 0x28 ;\r\n#ifdef F_39\r\nV_133 [ 0x1F ] = 0x01 ;\r\n#endif\r\nV_133 [ 0x1A ] = 0x28 ;\r\n}\r\nvoid F_90 ( struct V_5 * V_6 , unsigned int V_169 ,\r\nT_2 * V_181 , T_2 V_170 )\r\n{\r\nif ( ! V_181 || ( V_170 < 16 ) )\r\nreturn;\r\nV_181 [ 0 ] = ( T_2 ) ( F_91 ( V_6 ) >> 8 ) ;\r\nV_181 [ 1 ] = ( T_2 ) F_91 ( V_6 ) ;\r\nV_181 [ 2 ] = ( T_2 ) ( F_76 ( V_6 ) >> 8 ) ;\r\nV_181 [ 3 ] = ( T_2 ) F_76 ( V_6 ) ;\r\nV_181 [ 4 ] = ( T_2 ) V_169 ;\r\nif ( V_6 -> V_92 ) {\r\nif ( V_6 -> V_92 & V_53 )\r\nV_181 [ 5 ] = 4 ;\r\nelse if ( V_6 -> V_92 & V_51 )\r\nV_181 [ 5 ] = 2 ;\r\nelse if ( V_6 -> V_92 & V_52 )\r\nV_181 [ 5 ] = 3 ;\r\nelse\r\nV_181 [ 5 ] = 7 ;\r\n} else {\r\nV_181 [ 5 ] = 7 ;\r\n}\r\nV_181 [ 6 ] = 1 ;\r\nV_181 [ 7 ] = ( T_2 ) F_76 ( V_6 ) ;\r\nV_181 [ 8 ] = V_6 -> V_36 ;\r\nif ( F_92 ( V_6 , V_169 ) )\r\nV_181 [ 9 ] = 1 ;\r\nelse\r\nV_181 [ 9 ] = 0 ;\r\nV_181 [ 10 ] = 1 ;\r\nV_181 [ 11 ] = V_53 | V_51 | V_52 ;\r\nif ( F_93 ( V_6 , V_169 ) )\r\nV_181 [ 12 ] = 1 ;\r\nelse\r\nV_181 [ 12 ] = 0 ;\r\nif ( F_74 ( V_6 , V_169 ) == V_53 ) {\r\nV_181 [ 13 ] = 0x40 ;\r\n} else if ( F_74 ( V_6 , V_169 ) == V_51 ) {\r\nstruct V_93 * V_94 = & ( V_6 -> V_94 ) ;\r\nV_181 [ 13 ] = 0x20 ;\r\nif ( F_77 ( V_94 ) ) {\r\nif ( F_78 ( V_94 ) )\r\nV_181 [ 13 ] |= 0x04 ;\r\nif ( F_82 ( V_94 ) )\r\nV_181 [ 13 ] |= 0x02 ;\r\n} else {\r\nV_181 [ 13 ] |= 0x08 ;\r\nif ( F_85 ( V_94 ) )\r\nV_181 [ 13 ] |= 0x02 ;\r\nif ( F_83 ( V_94 ) )\r\nV_181 [ 13 ] |= 0x04 ;\r\n}\r\n} else if ( F_74 ( V_6 , V_169 ) == V_52 ) {\r\nstruct V_171 * V_172 = & ( V_6 -> V_172 ) ;\r\nif ( F_87 ( V_172 ) ) {\r\nV_181 [ 13 ] = 0x38 ;\r\nif ( F_89 ( V_172 ) )\r\nV_181 [ 13 ] |= 0x04 ;\r\n#ifdef F_94\r\nif ( F_88 ( V_172 ) )\r\nV_181 [ 13 ] |= 0x01 ;\r\n#endif\r\n} else {\r\nV_181 [ 13 ] = 0x30 ;\r\n}\r\n} else {\r\nV_181 [ 13 ] = 0x70 ;\r\n}\r\nV_181 [ 14 ] = 0x78 ;\r\nV_181 [ 15 ] = 0x82 ;\r\n}\r\nint F_52 ( struct V_5 * V_6 , unsigned int V_182 ,\r\nvoid * V_145 , unsigned int V_139 , int V_183 ,\r\nunsigned int * V_184 , int V_124 , T_2 V_185 )\r\n{\r\nint V_7 ;\r\nV_7 =\r\nF_95 ( V_6 , V_182 , V_145 , V_139 , V_183 , V_184 ,\r\nV_124 ) ;\r\nreturn V_7 ;\r\n}
