INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1118/1118.srcs/sources_1/new/rs_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/D-105/1118/1118.srcs/sim_1/new/rsff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rsff_tb
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [C:/Users/D-105/1118/1118.srcs/sim_1/new/rsff_tb.v:30]
INFO: [VRFC 10-2458] undeclared symbol NQ, assumed default net type wire [C:/Users/D-105/1118/1118.srcs/sim_1/new/rsff_tb.v:31]
