Warning (10268): Verilog HDL information at StateMachine-Input.sv(23): always construct contains both blocking and non-blocking assignments File: C:/Users/prins/Desktop/GENISAMA/VHDL Course/StateMachine/src/SV/Input-driven-attempt/StateMachine-Input.sv Line: 23
