# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1440 \
    name temp_382 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_382 \
    op interface \
    ports { temp_382 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1441 \
    name temp_381 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_381 \
    op interface \
    ports { temp_381 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1442 \
    name temp_380 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_380 \
    op interface \
    ports { temp_380 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1443 \
    name temp_379 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_379 \
    op interface \
    ports { temp_379 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1444 \
    name temp_378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_378 \
    op interface \
    ports { temp_378 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1445 \
    name temp_377 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_377 \
    op interface \
    ports { temp_377 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1446 \
    name temp_376 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_376 \
    op interface \
    ports { temp_376 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1447 \
    name temp_375 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_375 \
    op interface \
    ports { temp_375 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1448 \
    name mux_case_0637491 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0637491 \
    op interface \
    ports { mux_case_0637491 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1449 \
    name mux_case_1638495 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1638495 \
    op interface \
    ports { mux_case_1638495 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1450 \
    name mux_case_2639499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_2639499 \
    op interface \
    ports { mux_case_2639499 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1451 \
    name mux_case_3640503 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_3640503 \
    op interface \
    ports { mux_case_3640503 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1452 \
    name mux_case_4641507 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4641507 \
    op interface \
    ports { mux_case_4641507 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1453 \
    name mux_case_5642511 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5642511 \
    op interface \
    ports { mux_case_5642511 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1454 \
    name mux_case_6643515 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_6643515 \
    op interface \
    ports { mux_case_6643515 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1455 \
    name mux_case_7644519 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_7644519 \
    op interface \
    ports { mux_case_7644519 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1456 \
    name idx1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_idx1 \
    op interface \
    ports { idx1 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1457 \
    name arr_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_0_val \
    op interface \
    ports { arr_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1458 \
    name arr_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_1_val \
    op interface \
    ports { arr_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1459 \
    name arr_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_2_val \
    op interface \
    ports { arr_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1460 \
    name arr_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_3_val \
    op interface \
    ports { arr_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1461 \
    name arr_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_4_val \
    op interface \
    ports { arr_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1462 \
    name arr_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_5_val \
    op interface \
    ports { arr_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1463 \
    name arr_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_6_val \
    op interface \
    ports { arr_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1464 \
    name arr_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_7_val \
    op interface \
    ports { arr_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1465 \
    name arr_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_8_val \
    op interface \
    ports { arr_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1466 \
    name arr_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_9_val \
    op interface \
    ports { arr_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1467 \
    name arr_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_10_val \
    op interface \
    ports { arr_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1468 \
    name arr_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_11_val \
    op interface \
    ports { arr_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1469 \
    name arr_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_12_val \
    op interface \
    ports { arr_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1470 \
    name arr_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_13_val \
    op interface \
    ports { arr_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1471 \
    name arr_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_14_val \
    op interface \
    ports { arr_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1472 \
    name arr_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_15_val \
    op interface \
    ports { arr_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1473 \
    name arr_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_16_val \
    op interface \
    ports { arr_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1474 \
    name arr_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_17_val \
    op interface \
    ports { arr_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1475 \
    name arr_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_18_val \
    op interface \
    ports { arr_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1476 \
    name arr_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_19_val \
    op interface \
    ports { arr_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1477 \
    name arr_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_20_val \
    op interface \
    ports { arr_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1478 \
    name arr_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_21_val \
    op interface \
    ports { arr_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1479 \
    name arr_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_22_val \
    op interface \
    ports { arr_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1480 \
    name arr_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_23_val \
    op interface \
    ports { arr_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1481 \
    name arr_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_24_val \
    op interface \
    ports { arr_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1482 \
    name arr_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_25_val \
    op interface \
    ports { arr_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1483 \
    name arr_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_26_val \
    op interface \
    ports { arr_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1484 \
    name arr_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_27_val \
    op interface \
    ports { arr_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1485 \
    name arr_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_28_val \
    op interface \
    ports { arr_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1486 \
    name arr_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_29_val \
    op interface \
    ports { arr_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1487 \
    name arr_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_30_val \
    op interface \
    ports { arr_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1488 \
    name arr_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_31_val \
    op interface \
    ports { arr_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1489 \
    name arr_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_32_val \
    op interface \
    ports { arr_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1490 \
    name arr_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_33_val \
    op interface \
    ports { arr_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1491 \
    name arr_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_34_val \
    op interface \
    ports { arr_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1492 \
    name arr_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_35_val \
    op interface \
    ports { arr_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1493 \
    name arr_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_36_val \
    op interface \
    ports { arr_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1494 \
    name arr_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_37_val \
    op interface \
    ports { arr_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1495 \
    name arr_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_38_val \
    op interface \
    ports { arr_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1496 \
    name arr_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_39_val \
    op interface \
    ports { arr_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1497 \
    name arr_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_40_val \
    op interface \
    ports { arr_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1498 \
    name arr_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_41_val \
    op interface \
    ports { arr_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1499 \
    name arr_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_42_val \
    op interface \
    ports { arr_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1500 \
    name arr_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_43_val \
    op interface \
    ports { arr_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1501 \
    name arr_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_44_val \
    op interface \
    ports { arr_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1502 \
    name arr_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_45_val \
    op interface \
    ports { arr_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1503 \
    name arr_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_46_val \
    op interface \
    ports { arr_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1504 \
    name arr_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_arr_47_val \
    op interface \
    ports { arr_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1505 \
    name indvars_iv2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_indvars_iv2_out \
    op interface \
    ports { indvars_iv2_out { O 32 vector } indvars_iv2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1506 \
    name k_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_k_50_out \
    op interface \
    ports { k_50_out { O 32 vector } k_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1507 \
    name temp_409_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_409_out \
    op interface \
    ports { temp_409_out { O 32 vector } temp_409_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1508 \
    name temp_408_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_408_out \
    op interface \
    ports { temp_408_out { O 32 vector } temp_408_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1509 \
    name temp_407_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_407_out \
    op interface \
    ports { temp_407_out { O 32 vector } temp_407_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1510 \
    name temp_406_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_406_out \
    op interface \
    ports { temp_406_out { O 32 vector } temp_406_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1511 \
    name temp_405_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_405_out \
    op interface \
    ports { temp_405_out { O 32 vector } temp_405_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1512 \
    name temp_404_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_404_out \
    op interface \
    ports { temp_404_out { O 32 vector } temp_404_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1513 \
    name temp_403_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_403_out \
    op interface \
    ports { temp_403_out { O 32 vector } temp_403_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1514 \
    name temp_402_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_temp_402_out \
    op interface \
    ports { temp_402_out { O 32 vector } temp_402_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1515 \
    name i_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_i_32_out \
    op interface \
    ports { i_32_out { O 32 vector } i_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1516 \
    name j_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_j_27_out \
    op interface \
    ports { j_27_out { O 32 vector } j_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1517 \
    name icmp20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp20_out \
    op interface \
    ports { icmp20_out { O 1 vector } icmp20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1518 \
    name icmp23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_icmp23_out \
    op interface \
    ports { icmp23_out { O 1 vector } icmp23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName myproject_flow_control_loop_pipe_sequential_init_U
set CompName myproject_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix myproject_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


