srcscan starts
INFO: analyzing module DispNum (VERI-9002)
INFO: analyzing module Enabler (VERI-9002)
INFO: analyzing module Mux4to1 (VERI-9002)
INFO: analyzing module Mux4to1b4 (VERI-9002)
INFO: analyzing module My74LS161 (VERI-9002)
INFO: analyzing module PS2_Keyboard_Driver (VERI-9002)
INFO: analyzing module bintobcd (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
INFO: analyzing module clock (VERI-9002)
INFO: analyzing module f_10 (VERI-9002)
INFO: analyzing module CRn_10 (VERI-9002)
INFO: analyzing module CRn_60 (VERI-9002)
INFO: analyzing module CRn_24 (VERI-9002)
INFO: analyzing module Load_Gen (VERI-9002)
INFO: analyzing module clk_100ms (VERI-9002)
INFO: analyzing module My74LS161_10 (VERI-9002)
INFO: analyzing module My74LS161_6 (VERI-9002)
INFO: analyzing module clock_div (VERI-9002)
INFO: analyzing module dis_score (VERI-9002)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist437017823613131434.tmp(42): INFO: undeclared symbol 'clk_div', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module display (VERI-9002)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(17): WARNING: syntax error near '=' (VERI-1137)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(17): ERROR: 'i' is not a type (VERI-1281)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(18): ERROR: 'j' is not a type (VERI-1281)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(72): ERROR: concurrent assignment to a non-net 'row1' is not permitted (VERI-1195)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(73): ERROR: concurrent assignment to a non-net 'col1' is not permitted (VERI-1195)
C:/Users/csy/AppData/Local/Temp/VivadoEditorAssist4317606269100867289.tmp(74): WARNING: potential always loop found (VERI-1931)
INFO: analyzing module game (VERI-9002)
INFO: analyzing module SEG_DRV (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(43): INFO: undeclared symbol 'finish', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module shift_reg65b (VERI-9002)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(77): INFO: undeclared symbol 'C64', assumed default net type 'wire' (VERI-2561)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(78): INFO: undeclared symbol 'B64', assumed default net type 'wire' (VERI-2561)
C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v(79): INFO: undeclared symbol 'D64', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module shift_reg (VERI-9002)
INFO: analyzing module FD (VERI-9002)
INFO: analyzing module SR_Latch (VERI-9002)
INFO: analyzing module MyMCnew (VERI-9002)
INFO: analyzing module MyMC14495 (VERI-9002)
INFO: analyzing module tetris_logic (VERI-9002)
INFO: analyzing module VGA (VERI-9002)
INFO: analyzing module top (VERI-9002)
srcscan exits with return value 0
