From 0568cf9ac5f80728edd13dc3cfdc9c3d7725a928 Mon Sep 17 00:00:00 2001
From: Junze Wu <junze.wu@intel.com>
Date: Tue, 30 Aug 2022 16:01:46 +0800
Subject: [PATCH] Porting dts to jetpack 5.0.2

Signed-off-by: Junze Wu <junze.wu@intel.com>
---
 common/tegra194-camera-d4xx.dtsi   | 567 +++++++++++++++++++++++++++++
 tegra194-p2888-0001-p2822-0000.dts |   3 +-
 2 files changed, 569 insertions(+), 1 deletion(-)
 create mode 100644 common/tegra194-camera-d4xx.dtsi

diff --git a/common/tegra194-camera-d4xx.dtsi b/common/tegra194-camera-d4xx.dtsi
new file mode 100644
index 0000000..d16b7d4
--- /dev/null
+++ b/common/tegra194-camera-d4xx.dtsi
@@ -0,0 +1,567 @@
+#include "dt-bindings/clock/tegra194-clock.h"
+
+#define CAM0_RST_L	TEGRA194_MAIN_GPIO(H, 3)
+#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)
+
+
+/ {
+	tegra-capture-vi {
+		num-channels = <6>;
+		nvidia,gmsl-ser-device = <&ser_prim>;
+		nvidia,gmsl-dser-device = <&dser>;
+
+		ports {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			port@0 {
+				reg = <0>;
+				status = "ok";
+
+				vi_in0: endpoint {
+					status = "ok";
+					port-index = <0>;
+					bus-width = <2>;
+					vc-id = <0>;
+					remote-endpoint = <&csi_out0>;
+				};
+			};
+			port@1 {
+				reg = <1>;
+				status = "ok";
+
+				vi_in1: endpoint {
+					status = "ok";
+					vc-id = <1>;
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out1>;
+				};
+			};
+			port@2 {
+				reg = <2>;
+				status = "ok";
+
+				vi_in2: endpoint {
+					status = "ok";
+					port-index = <0>;
+					bus-width = <2>;
+					vc-id = <2>;
+					remote-endpoint = <&csi_out2>;
+				};
+			};
+			port@3 {
+				reg = <3>;
+				status = "ok";
+
+				vi_in3: endpoint {
+					status = "ok";
+					port-index = <0>;
+					bus-width = <2>;
+					vc-id = <3>;
+					remote-endpoint = <&csi_out3>;
+				};
+			};
+			port@4 {
+				reg = <4>;
+				status = "disabled";
+
+				vi_in4: endpoint {
+					status = "disabled";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out4>;
+				};
+			};
+			port@5 {
+				reg = <5>;
+				status = "disabled";
+
+				vi_in5: endpoint {
+					status = "disabled";
+					port-index = <0>;
+					bus-width = <2>;
+					remote-endpoint = <&csi_out5>;
+				};
+
+			};
+		};
+		sources {
+			source@0 {
+				remote-source = <&src_depth0>;
+			};
+			source@1 {
+				remote-source = <&src_y80>;
+			};
+			source@2 {
+				remote-source = <&src_imu>;
+			};
+			//source@2 {
+			//	remote-source = <&src_depth1>;
+			//};
+			//source@3 {
+			//	remote-source = <&src_y1>;
+			//};
+			//source@4 {
+			//	remote-source = <&src_depth2>;
+			//};
+			//source@5 {
+			//	remote-source = <&src_y2>;
+			//};
+		};
+	};
+
+	i2c@3180000 {
+		status = "ok";
+		clock-frequency = <100000>;
+		tca9548@72 {
+			status = "ok";
+			reg = <0x72>;
+			compatible = "nxp,pca9548";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			skip_mux_detect = "yes";
+			vcc-supply = <&p2822_vdd_1v8_cvb>;
+			/*vcc-pullup-supply = <&battery_reg>;*/
+			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+			vcc_lp = "vcc";
+			i2c@0 {
+				reg = <0x0>;	// line 4 of the I2C switch
+				#address-cells = <0x1>;
+				i2c-mux,deselect-on-exit;
+				#size-cells = <0x0>;
+
+				dser: max9296@48 {
+					status = "ok";
+					reg = <0x48>;
+					compatible = "maxim,max9296";
+					#address-cells = <1>;
+					#size-cells = <0>;
+					skip_mux_detect = "yes";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*vcc-pullup-supply = <&battery_reg>;*/
+					force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+					vcc_lp = "vcc";
+					csi-mode = "2x4";
+					max-src = <1>;
+				};
+
+				ser_prim: max9295_prim@40 {
+					status = "ok";
+					reg = <0x40>;
+					compatible = "maxim,max9295";
+					#address-cells = <1>;
+					#size-cells = <0>;
+					skip_mux_detect = "yes";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*vcc-pullup-supply = <&battery_reg>;*/
+					force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
+					vcc_lp = "vcc";
+					is-prim-ser;
+				};
+
+
+				d4m0: d4m@10 {
+					status = "ok";
+					reg = <0x10>;
+					compatible = "intel,d4xx";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIG>;*/
+					cam-type = "Depth";
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							d4m0_out: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in0>;
+								src_depth0: source@0 {
+									data-types = <0x31>;
+									vc-id = <0>;
+								};
+							};
+						};
+					};
+					/* mode0: Y8, mode1: depth D16 */
+					mode0 {
+						pixel_t = "grey_y16";
+						num_lanes = "2";
+						csi_pixel_bit_depth = "16";
+						active_w = "1280";
+						active_h = "720";
+						tegra_sinterface = "serial_a";
+						mclk_khz = "24000";
+						/*pix_clk_hz = "148500000";*/ /* for 2 streams? */
+						/*pix_clk_hz = "37125000";*/
+						/*pix_clk_hz = "375000000";*/
+						pix_clk_hz = "74250000";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						line_length = "1280"; /* 2200 */
+						mclk_multiplier = "15.625";
+						embedded_metadata_height = "1";
+						min_framerate = "5";
+						max_framerate = "30";
+						default_framerate = "5";
+						vc_id = "0";
+					};
+				};
+			};
+			i2c@1 { //RGB0
+				status = "ok";
+				reg = <0x3>; 	// line 18-19 of the I2C switch
+				#address-cells = <0x1>;
+				i2c-mux,deselect-on-exit;
+				#size-cells = <0x0>;
+
+				d4m1: d4m@10 {
+					status = "ok";
+					reg = <0x10>;
+					compatible = "intel,d4xx";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIG>;*/
+					cam-type = "RGB";
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							d4m1_out: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								vc-id = <1>;
+								remote-endpoint = <&csi_in1>;
+							};
+						};
+					};
+					/*mode0: RGB D16 */
+					mode0 {
+						pixel_t = "grey_y8";
+						num_lanes = "2";
+						csi_pixel_bit_depth = "8";
+						active_w = "1920";
+						active_h = "1080";
+						tegra_sinterface = "serial_e";
+						mclk_khz = "24000";
+						/*pix_clk_hz = "148500000";*/ /* for 2 streams? */
+						pix_clk_hz = "74250000";
+						/*pix_clk_hz = "375000000";*/
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						line_length = "1280"; /* 2200 */
+						mclk_multiplier = "15.625";
+						embedded_metadata_height = "1";
+						min_framerate = "5";
+						max_framerate = "30";
+						default_framerate = "5";
+						vc_id = "1";
+					};
+				};
+			};
+			i2c@2 {
+				reg = <0x4>;	// line 4 of the I2C switch
+				#address-cells = <0x1>;
+				i2c-mux,deselect-on-exit;
+				#size-cells = <0x0>;
+
+				d4m2: d4m@10 {
+					status = "ok";
+					reg = <0x10>;
+					compatible = "intel,d4xx";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIG>;*/
+					cam-type = "Y8";
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							d4m2_out: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in2>;
+								src_y80: source@0 {
+									data-types = <0x2a>;
+									vc-id = <2>;
+								};
+							};
+						};
+					};
+					/* mode0: Y8, mode1: depth D16 */
+					mode0 {
+						pixel_t = "grey_y8";
+						num_lanes = "2";
+						csi_pixel_bit_depth = "8";
+						active_w = "1280";
+						active_h = "720";
+						tegra_sinterface = "serial_b";
+						mclk_khz = "24000";
+						/*pix_clk_hz = "148500000";*/ /* for 2 streams? */
+						/*pix_clk_hz = "37125000";*/
+						/*pix_clk_hz = "375000000";*/
+						pix_clk_hz = "74250000";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						line_length = "1280"; /* 2200 */
+						mclk_multiplier = "15.625";
+						embedded_metadata_height = "0";
+						min_framerate = "5";
+						max_framerate = "30";
+						default_framerate = "30";
+						vc_id = "2";
+					};
+				};
+			};
+			i2c@3 {
+				reg = <0x5>;	// line 4 of the I2C switch
+				#address-cells = <0x1>;
+				i2c-mux,deselect-on-exit;
+				#size-cells = <0x0>;
+
+				d4m3: d4m@10 {
+					status = "ok";
+					reg = <0x10>;
+					compatible = "intel,d4xx";
+					vcc-supply = <&p2822_vdd_1v8_cvb>;
+					/*reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIG>;*/
+					cam-type = "IMU";
+					ports {
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						port@0 {
+							reg = <0>;
+							d4m3_out: endpoint {
+								port-index = <1>;
+								bus-width = <2>;
+								remote-endpoint = <&csi_in3>;
+								src_imu: source@0 {
+									data-types = <0x2a>;
+									vc-id = <3>;
+								};
+							};
+						};
+					};
+					mode0 {
+						pixel_t = "grey_y8";
+						num_lanes = "2";
+						csi_pixel_bit_depth = "8";
+						active_w = "640";
+						active_h = "480";
+						tegra_sinterface = "serial_b";
+						mclk_khz = "24000";
+						/*pix_clk_hz = "148500000";*/ /* for 2 streams? */
+						/*pix_clk_hz = "37125000";*/
+						/*pix_clk_hz = "375000000";*/
+						pix_clk_hz = "74250000";
+						discontinuous_clk = "no";
+						dpcm_enable = "false";
+						cil_settletime = "0";
+						line_length = "1280"; /* 2200 */
+						mclk_multiplier = "15.625";
+						embedded_metadata_height = "0";
+						min_framerate = "5";
+						max_framerate = "30";
+						default_framerate = "30";
+						vc_id = "3";
+					};
+				};
+			};
+
+		};
+	};
+
+	host1x@13e00000 {
+		nvcsi@15a00000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+
+			num-channels = <6>;
+
+			channel@0 {
+				reg = <0x0>;
+				status = "ok";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in0: endpoint@0 {
+							status = "ok";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&d4m0_out>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out0: endpoint@1 {
+							status = "ok";
+							remote-endpoint = <&vi_in0>;
+						};
+					};
+
+				};
+			};
+			channel@1 {
+				reg = <0x1>;
+				status = "ok";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in1: endpoint@2 {
+							status = "ok";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&d4m1_out>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out1: endpoint@3 {
+							status = "ok";
+							remote-endpoint = <&vi_in1>;
+						};
+					};
+
+				};
+			};
+			channel@2 {
+				reg = <0x2>;
+				status = "ok";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in2: endpoint@4 {
+							status = "ok";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&d4m2_out>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out2: endpoint@5 {
+							status = "ok";
+							remote-endpoint = <&vi_in2>;
+						};
+					};
+				};
+			};
+			channel@3 {
+				reg = <0x3>;
+				status = "ok";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in3: endpoint@6 {
+							status = "ok";
+							port-index = <0>;
+							bus-width = <2>;
+							remote-endpoint = <&d4m3_out>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out3: endpoint@7 {
+							status = "ok";
+							remote-endpoint = <&vi_in3>;
+						};
+					};
+				};
+			};
+			channel@4 {
+				reg = <0x4>;
+				status = "disabled";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in4: endpoint@8 {
+							status = "ok";
+							port-index = <4>;
+							bus-width = <2>;
+							//remote-endpoint = <&d4m2_out>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out4: endpoint@9 {
+							status = "ok";
+							remote-endpoint = <&vi_in4>;
+						};
+					};
+				};
+			};
+			channel@5 {
+				reg = <0x5>;
+				status = "disabled";
+
+				ports {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+
+					port@0 {
+						reg = <0>;
+						status = "ok";
+
+						csi_in5: endpoint@10 {
+							status = "ok";
+							port-index = <5>;
+							bus-width = <2>;
+							remote-endpoint = <&d4m1_out/*&d4m2_out5*/>;
+						};
+					};
+					port@1 {
+						reg = <1>;
+						status = "ok";
+						csi_out5: endpoint@11 {
+							status = "ok";
+							remote-endpoint = <&vi_in5>;
+						};
+					};
+				};
+			};
+		};
+	};
+};
diff --git a/tegra194-p2888-0001-p2822-0000.dts b/tegra194-p2888-0001-p2822-0000.dts
index a46befc..7ae66c1 100644
--- a/tegra194-p2888-0001-p2822-0000.dts
+++ b/tegra194-p2888-0001-p2822-0000.dts
@@ -18,7 +18,8 @@
  * Top level DTS file for CVM:P2888-0001 and CVB:P2822-0000.
  */
 #include "common/tegra194-p2888-0001-p2822-0000-common.dtsi"
-#include "common/tegra194-p2822-camera-modules.dtsi"
+#include "common/tegra194-camera-d4xx.dtsi"
+/*#include "common/tegra194-p2822-camera-modules.dtsi"*/
 #include "common/tegra194-audio-p2822-0000.dtsi"
 
 #if defined(LINUX_VERSION) && LINUX_VERSION >= 419
-- 
2.32.0

