
tst.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001940  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001a00  08001a00  00011a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a3c  08001a3c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a3c  08001a3c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a3c  08001a3c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a3c  08001a3c  00011a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a40  08001a40  00011a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001a50  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001a50  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004818  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000fd8  00000000  00000000  0002484c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000540  00000000  00000000  00025828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004a8  00000000  00000000  00025d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000e2bc  00000000  00000000  00026210  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004f96  00000000  00000000  000344cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00055108  00000000  00000000  00039462  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008e56a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001168  00000000  00000000  0008e5e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080019e8 	.word	0x080019e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080019e8 	.word	0x080019e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 f963 	bl	80004f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f815 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f88d 	bl	800034c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000232:	f000 f851 	bl	80002d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t testDataToSend[8] = ".235.564";
 8000236:	2308      	movs	r3, #8
 8000238:	18fb      	adds	r3, r7, r3
 800023a:	4a05      	ldr	r2, [pc, #20]	; (8000250 <main+0x30>)
 800023c:	ca03      	ldmia	r2!, {r0, r1}
 800023e:	c303      	stmia	r3!, {r0, r1}
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_SPI_Transmit(&hspi1, testDataToSend, 8, 110);
 8000240:	2308      	movs	r3, #8
 8000242:	18f9      	adds	r1, r7, r3
 8000244:	4803      	ldr	r0, [pc, #12]	; (8000254 <main+0x34>)
 8000246:	236e      	movs	r3, #110	; 0x6e
 8000248:	2208      	movs	r2, #8
 800024a:	f001 f8df 	bl	800140c <HAL_SPI_Transmit>
 800024e:	e7f7      	b.n	8000240 <main+0x20>
 8000250:	08001a00 	.word	0x08001a00
 8000254:	20000028 	.word	0x20000028

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b091      	sub	sp, #68	; 0x44
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	2410      	movs	r4, #16
 8000260:	193b      	adds	r3, r7, r4
 8000262:	0018      	movs	r0, r3
 8000264:	2330      	movs	r3, #48	; 0x30
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f001 fbb5 	bl	80019d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	003b      	movs	r3, r7
 8000270:	0018      	movs	r0, r3
 8000272:	2310      	movs	r3, #16
 8000274:	001a      	movs	r2, r3
 8000276:	2100      	movs	r1, #0
 8000278:	f001 fbae 	bl	80019d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027c:	0021      	movs	r1, r4
 800027e:	187b      	adds	r3, r7, r1
 8000280:	2202      	movs	r2, #2
 8000282:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000284:	187b      	adds	r3, r7, r1
 8000286:	2201      	movs	r2, #1
 8000288:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2210      	movs	r2, #16
 800028e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2200      	movs	r2, #0
 8000294:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000296:	187b      	adds	r3, r7, r1
 8000298:	0018      	movs	r0, r3
 800029a:	f000 fbb1 	bl	8000a00 <HAL_RCC_OscConfig>
 800029e:	1e03      	subs	r3, r0, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002a2:	f000 f86b 	bl	800037c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a6:	003b      	movs	r3, r7
 80002a8:	2207      	movs	r2, #7
 80002aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ac:	003b      	movs	r3, r7
 80002ae:	2200      	movs	r2, #0
 80002b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b2:	003b      	movs	r3, r7
 80002b4:	2200      	movs	r2, #0
 80002b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002b8:	003b      	movs	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002be:	003b      	movs	r3, r7
 80002c0:	2100      	movs	r1, #0
 80002c2:	0018      	movs	r0, r3
 80002c4:	f000 feb8 	bl	8001038 <HAL_RCC_ClockConfig>
 80002c8:	1e03      	subs	r3, r0, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002cc:	f000 f856 	bl	800037c <Error_Handler>
  }
}
 80002d0:	46c0      	nop			; (mov r8, r8)
 80002d2:	46bd      	mov	sp, r7
 80002d4:	b011      	add	sp, #68	; 0x44
 80002d6:	bd90      	pop	{r4, r7, pc}

080002d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002dc:	4b19      	ldr	r3, [pc, #100]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002de:	4a1a      	ldr	r2, [pc, #104]	; (8000348 <MX_SPI1_Init+0x70>)
 80002e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80002e2:	4b18      	ldr	r3, [pc, #96]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002e8:	4b16      	ldr	r3, [pc, #88]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_6BIT;
 80002ee:	4b15      	ldr	r3, [pc, #84]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002f0:	22a0      	movs	r2, #160	; 0xa0
 80002f2:	00d2      	lsls	r2, r2, #3
 80002f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002f6:	4b13      	ldr	r3, [pc, #76]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_SPI1_Init+0x6c>)
 80002fe:	2200      	movs	r2, #0
 8000300:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000302:	4b10      	ldr	r3, [pc, #64]	; (8000344 <MX_SPI1_Init+0x6c>)
 8000304:	2280      	movs	r2, #128	; 0x80
 8000306:	0092      	lsls	r2, r2, #2
 8000308:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_SPI1_Init+0x6c>)
 800030c:	2200      	movs	r2, #0
 800030e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_SPI1_Init+0x6c>)
 8000312:	2200      	movs	r2, #0
 8000314:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <MX_SPI1_Init+0x6c>)
 8000318:	2200      	movs	r2, #0
 800031a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800031c:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_SPI1_Init+0x6c>)
 800031e:	2207      	movs	r2, #7
 8000320:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <MX_SPI1_Init+0x6c>)
 8000324:	2200      	movs	r2, #0
 8000326:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_SPI1_Init+0x6c>)
 800032a:	2200      	movs	r2, #0
 800032c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800032e:	4b05      	ldr	r3, [pc, #20]	; (8000344 <MX_SPI1_Init+0x6c>)
 8000330:	0018      	movs	r0, r3
 8000332:	f000 ffb3 	bl	800129c <HAL_SPI_Init>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d001      	beq.n	800033e <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 800033a:	f000 f81f 	bl	800037c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	20000028 	.word	0x20000028
 8000348:	40013000 	.word	0x40013000

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b082      	sub	sp, #8
 8000350:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000352:	4b09      	ldr	r3, [pc, #36]	; (8000378 <MX_GPIO_Init+0x2c>)
 8000354:	695a      	ldr	r2, [r3, #20]
 8000356:	4b08      	ldr	r3, [pc, #32]	; (8000378 <MX_GPIO_Init+0x2c>)
 8000358:	2180      	movs	r1, #128	; 0x80
 800035a:	0289      	lsls	r1, r1, #10
 800035c:	430a      	orrs	r2, r1
 800035e:	615a      	str	r2, [r3, #20]
 8000360:	4b05      	ldr	r3, [pc, #20]	; (8000378 <MX_GPIO_Init+0x2c>)
 8000362:	695a      	ldr	r2, [r3, #20]
 8000364:	2380      	movs	r3, #128	; 0x80
 8000366:	029b      	lsls	r3, r3, #10
 8000368:	4013      	ands	r3, r2
 800036a:	607b      	str	r3, [r7, #4]
 800036c:	687b      	ldr	r3, [r7, #4]

}
 800036e:	46c0      	nop			; (mov r8, r8)
 8000370:	46bd      	mov	sp, r7
 8000372:	b002      	add	sp, #8
 8000374:	bd80      	pop	{r7, pc}
 8000376:	46c0      	nop			; (mov r8, r8)
 8000378:	40021000 	.word	0x40021000

0800037c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000380:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000382:	e7fe      	b.n	8000382 <Error_Handler+0x6>

08000384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b082      	sub	sp, #8
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800038a:	4b0f      	ldr	r3, [pc, #60]	; (80003c8 <HAL_MspInit+0x44>)
 800038c:	699a      	ldr	r2, [r3, #24]
 800038e:	4b0e      	ldr	r3, [pc, #56]	; (80003c8 <HAL_MspInit+0x44>)
 8000390:	2101      	movs	r1, #1
 8000392:	430a      	orrs	r2, r1
 8000394:	619a      	str	r2, [r3, #24]
 8000396:	4b0c      	ldr	r3, [pc, #48]	; (80003c8 <HAL_MspInit+0x44>)
 8000398:	699b      	ldr	r3, [r3, #24]
 800039a:	2201      	movs	r2, #1
 800039c:	4013      	ands	r3, r2
 800039e:	607b      	str	r3, [r7, #4]
 80003a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003a2:	4b09      	ldr	r3, [pc, #36]	; (80003c8 <HAL_MspInit+0x44>)
 80003a4:	69da      	ldr	r2, [r3, #28]
 80003a6:	4b08      	ldr	r3, [pc, #32]	; (80003c8 <HAL_MspInit+0x44>)
 80003a8:	2180      	movs	r1, #128	; 0x80
 80003aa:	0549      	lsls	r1, r1, #21
 80003ac:	430a      	orrs	r2, r1
 80003ae:	61da      	str	r2, [r3, #28]
 80003b0:	4b05      	ldr	r3, [pc, #20]	; (80003c8 <HAL_MspInit+0x44>)
 80003b2:	69da      	ldr	r2, [r3, #28]
 80003b4:	2380      	movs	r3, #128	; 0x80
 80003b6:	055b      	lsls	r3, r3, #21
 80003b8:	4013      	ands	r3, r2
 80003ba:	603b      	str	r3, [r7, #0]
 80003bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	46bd      	mov	sp, r7
 80003c2:	b002      	add	sp, #8
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	46c0      	nop			; (mov r8, r8)
 80003c8:	40021000 	.word	0x40021000

080003cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b08a      	sub	sp, #40	; 0x28
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d4:	2314      	movs	r3, #20
 80003d6:	18fb      	adds	r3, r7, r3
 80003d8:	0018      	movs	r0, r3
 80003da:	2314      	movs	r3, #20
 80003dc:	001a      	movs	r2, r3
 80003de:	2100      	movs	r1, #0
 80003e0:	f001 fafa 	bl	80019d8 <memset>
  if(hspi->Instance==SPI1)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a1c      	ldr	r2, [pc, #112]	; (800045c <HAL_SPI_MspInit+0x90>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d132      	bne.n	8000454 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003ee:	4b1c      	ldr	r3, [pc, #112]	; (8000460 <HAL_SPI_MspInit+0x94>)
 80003f0:	699a      	ldr	r2, [r3, #24]
 80003f2:	4b1b      	ldr	r3, [pc, #108]	; (8000460 <HAL_SPI_MspInit+0x94>)
 80003f4:	2180      	movs	r1, #128	; 0x80
 80003f6:	0149      	lsls	r1, r1, #5
 80003f8:	430a      	orrs	r2, r1
 80003fa:	619a      	str	r2, [r3, #24]
 80003fc:	4b18      	ldr	r3, [pc, #96]	; (8000460 <HAL_SPI_MspInit+0x94>)
 80003fe:	699a      	ldr	r2, [r3, #24]
 8000400:	2380      	movs	r3, #128	; 0x80
 8000402:	015b      	lsls	r3, r3, #5
 8000404:	4013      	ands	r3, r2
 8000406:	613b      	str	r3, [r7, #16]
 8000408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800040a:	4b15      	ldr	r3, [pc, #84]	; (8000460 <HAL_SPI_MspInit+0x94>)
 800040c:	695a      	ldr	r2, [r3, #20]
 800040e:	4b14      	ldr	r3, [pc, #80]	; (8000460 <HAL_SPI_MspInit+0x94>)
 8000410:	2180      	movs	r1, #128	; 0x80
 8000412:	0289      	lsls	r1, r1, #10
 8000414:	430a      	orrs	r2, r1
 8000416:	615a      	str	r2, [r3, #20]
 8000418:	4b11      	ldr	r3, [pc, #68]	; (8000460 <HAL_SPI_MspInit+0x94>)
 800041a:	695a      	ldr	r2, [r3, #20]
 800041c:	2380      	movs	r3, #128	; 0x80
 800041e:	029b      	lsls	r3, r3, #10
 8000420:	4013      	ands	r3, r2
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000426:	2114      	movs	r1, #20
 8000428:	187b      	adds	r3, r7, r1
 800042a:	22f0      	movs	r2, #240	; 0xf0
 800042c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800042e:	187b      	adds	r3, r7, r1
 8000430:	2202      	movs	r2, #2
 8000432:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000434:	187b      	adds	r3, r7, r1
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800043a:	187b      	adds	r3, r7, r1
 800043c:	2203      	movs	r2, #3
 800043e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000440:	187b      	adds	r3, r7, r1
 8000442:	2200      	movs	r2, #0
 8000444:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000446:	187a      	adds	r2, r7, r1
 8000448:	2390      	movs	r3, #144	; 0x90
 800044a:	05db      	lsls	r3, r3, #23
 800044c:	0011      	movs	r1, r2
 800044e:	0018      	movs	r0, r3
 8000450:	f000 f966 	bl	8000720 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000454:	46c0      	nop			; (mov r8, r8)
 8000456:	46bd      	mov	sp, r7
 8000458:	b00a      	add	sp, #40	; 0x28
 800045a:	bd80      	pop	{r7, pc}
 800045c:	40013000 	.word	0x40013000
 8000460:	40021000 	.word	0x40021000

08000464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000468:	e7fe      	b.n	8000468 <NMI_Handler+0x4>

0800046a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800046a:	b580      	push	{r7, lr}
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800046e:	e7fe      	b.n	800046e <HardFault_Handler+0x4>

08000470 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000474:	46c0      	nop			; (mov r8, r8)
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000488:	f000 f87a 	bl	8000580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800048c:	46c0      	nop			; (mov r8, r8)
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}

08000492 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000492:	b580      	push	{r7, lr}
 8000494:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}

0800049c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800049c:	480d      	ldr	r0, [pc, #52]	; (80004d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800049e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a0:	480d      	ldr	r0, [pc, #52]	; (80004d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004a2:	490e      	ldr	r1, [pc, #56]	; (80004dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a4:	4a0e      	ldr	r2, [pc, #56]	; (80004e0 <LoopForever+0xe>)
  movs r3, #0
 80004a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a8:	e002      	b.n	80004b0 <LoopCopyDataInit>

080004aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ae:	3304      	adds	r3, #4

080004b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b4:	d3f9      	bcc.n	80004aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b6:	4a0b      	ldr	r2, [pc, #44]	; (80004e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b8:	4c0b      	ldr	r4, [pc, #44]	; (80004e8 <LoopForever+0x16>)
  movs r3, #0
 80004ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004bc:	e001      	b.n	80004c2 <LoopFillZerobss>

080004be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c0:	3204      	adds	r2, #4

080004c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c4:	d3fb      	bcc.n	80004be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004c6:	f7ff ffe4 	bl	8000492 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80004ca:	f001 fa61 	bl	8001990 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ce:	f7ff fea7 	bl	8000220 <main>

080004d2 <LoopForever>:

LoopForever:
    b LoopForever
 80004d2:	e7fe      	b.n	80004d2 <LoopForever>
  ldr   r0, =_estack
 80004d4:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004e0:	08001a44 	.word	0x08001a44
  ldr r2, =_sbss
 80004e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004e8:	20000090 	.word	0x20000090

080004ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC1_IRQHandler>
	...

080004f0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <HAL_Init+0x24>)
 80004f6:	681a      	ldr	r2, [r3, #0]
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <HAL_Init+0x24>)
 80004fa:	2110      	movs	r1, #16
 80004fc:	430a      	orrs	r2, r1
 80004fe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000500:	2000      	movs	r0, #0
 8000502:	f000 f809 	bl	8000518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000506:	f7ff ff3d 	bl	8000384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800050a:	2300      	movs	r3, #0
}
 800050c:	0018      	movs	r0, r3
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	40022000 	.word	0x40022000

08000518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000518:	b590      	push	{r4, r7, lr}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000520:	4b14      	ldr	r3, [pc, #80]	; (8000574 <HAL_InitTick+0x5c>)
 8000522:	681c      	ldr	r4, [r3, #0]
 8000524:	4b14      	ldr	r3, [pc, #80]	; (8000578 <HAL_InitTick+0x60>)
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	0019      	movs	r1, r3
 800052a:	23fa      	movs	r3, #250	; 0xfa
 800052c:	0098      	lsls	r0, r3, #2
 800052e:	f7ff fdeb 	bl	8000108 <__udivsi3>
 8000532:	0003      	movs	r3, r0
 8000534:	0019      	movs	r1, r3
 8000536:	0020      	movs	r0, r4
 8000538:	f7ff fde6 	bl	8000108 <__udivsi3>
 800053c:	0003      	movs	r3, r0
 800053e:	0018      	movs	r0, r3
 8000540:	f000 f8e1 	bl	8000706 <HAL_SYSTICK_Config>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000548:	2301      	movs	r3, #1
 800054a:	e00f      	b.n	800056c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b03      	cmp	r3, #3
 8000550:	d80b      	bhi.n	800056a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	2301      	movs	r3, #1
 8000556:	425b      	negs	r3, r3
 8000558:	2200      	movs	r2, #0
 800055a:	0018      	movs	r0, r3
 800055c:	f000 f8be 	bl	80006dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000560:	4b06      	ldr	r3, [pc, #24]	; (800057c <HAL_InitTick+0x64>)
 8000562:	687a      	ldr	r2, [r7, #4]
 8000564:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000566:	2300      	movs	r3, #0
 8000568:	e000      	b.n	800056c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800056a:	2301      	movs	r3, #1
}
 800056c:	0018      	movs	r0, r3
 800056e:	46bd      	mov	sp, r7
 8000570:	b003      	add	sp, #12
 8000572:	bd90      	pop	{r4, r7, pc}
 8000574:	20000000 	.word	0x20000000
 8000578:	20000008 	.word	0x20000008
 800057c:	20000004 	.word	0x20000004

08000580 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000584:	4b05      	ldr	r3, [pc, #20]	; (800059c <HAL_IncTick+0x1c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	001a      	movs	r2, r3
 800058a:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <HAL_IncTick+0x20>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	18d2      	adds	r2, r2, r3
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <HAL_IncTick+0x20>)
 8000592:	601a      	str	r2, [r3, #0]
}
 8000594:	46c0      	nop			; (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	20000008 	.word	0x20000008
 80005a0:	2000008c 	.word	0x2000008c

080005a4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  return uwTick;
 80005a8:	4b02      	ldr	r3, [pc, #8]	; (80005b4 <HAL_GetTick+0x10>)
 80005aa:	681b      	ldr	r3, [r3, #0]
}
 80005ac:	0018      	movs	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	2000008c 	.word	0x2000008c

080005b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	0002      	movs	r2, r0
 80005c0:	6039      	str	r1, [r7, #0]
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005c6:	1dfb      	adds	r3, r7, #7
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b7f      	cmp	r3, #127	; 0x7f
 80005cc:	d828      	bhi.n	8000620 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005ce:	4a2f      	ldr	r2, [pc, #188]	; (800068c <__NVIC_SetPriority+0xd4>)
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	b25b      	sxtb	r3, r3
 80005d6:	089b      	lsrs	r3, r3, #2
 80005d8:	33c0      	adds	r3, #192	; 0xc0
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	589b      	ldr	r3, [r3, r2]
 80005de:	1dfa      	adds	r2, r7, #7
 80005e0:	7812      	ldrb	r2, [r2, #0]
 80005e2:	0011      	movs	r1, r2
 80005e4:	2203      	movs	r2, #3
 80005e6:	400a      	ands	r2, r1
 80005e8:	00d2      	lsls	r2, r2, #3
 80005ea:	21ff      	movs	r1, #255	; 0xff
 80005ec:	4091      	lsls	r1, r2
 80005ee:	000a      	movs	r2, r1
 80005f0:	43d2      	mvns	r2, r2
 80005f2:	401a      	ands	r2, r3
 80005f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	019b      	lsls	r3, r3, #6
 80005fa:	22ff      	movs	r2, #255	; 0xff
 80005fc:	401a      	ands	r2, r3
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	0018      	movs	r0, r3
 8000604:	2303      	movs	r3, #3
 8000606:	4003      	ands	r3, r0
 8000608:	00db      	lsls	r3, r3, #3
 800060a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800060c:	481f      	ldr	r0, [pc, #124]	; (800068c <__NVIC_SetPriority+0xd4>)
 800060e:	1dfb      	adds	r3, r7, #7
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	b25b      	sxtb	r3, r3
 8000614:	089b      	lsrs	r3, r3, #2
 8000616:	430a      	orrs	r2, r1
 8000618:	33c0      	adds	r3, #192	; 0xc0
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800061e:	e031      	b.n	8000684 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000620:	4a1b      	ldr	r2, [pc, #108]	; (8000690 <__NVIC_SetPriority+0xd8>)
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	0019      	movs	r1, r3
 8000628:	230f      	movs	r3, #15
 800062a:	400b      	ands	r3, r1
 800062c:	3b08      	subs	r3, #8
 800062e:	089b      	lsrs	r3, r3, #2
 8000630:	3306      	adds	r3, #6
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	18d3      	adds	r3, r2, r3
 8000636:	3304      	adds	r3, #4
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	1dfa      	adds	r2, r7, #7
 800063c:	7812      	ldrb	r2, [r2, #0]
 800063e:	0011      	movs	r1, r2
 8000640:	2203      	movs	r2, #3
 8000642:	400a      	ands	r2, r1
 8000644:	00d2      	lsls	r2, r2, #3
 8000646:	21ff      	movs	r1, #255	; 0xff
 8000648:	4091      	lsls	r1, r2
 800064a:	000a      	movs	r2, r1
 800064c:	43d2      	mvns	r2, r2
 800064e:	401a      	ands	r2, r3
 8000650:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	019b      	lsls	r3, r3, #6
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	401a      	ands	r2, r3
 800065a:	1dfb      	adds	r3, r7, #7
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	0018      	movs	r0, r3
 8000660:	2303      	movs	r3, #3
 8000662:	4003      	ands	r3, r0
 8000664:	00db      	lsls	r3, r3, #3
 8000666:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000668:	4809      	ldr	r0, [pc, #36]	; (8000690 <__NVIC_SetPriority+0xd8>)
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	001c      	movs	r4, r3
 8000670:	230f      	movs	r3, #15
 8000672:	4023      	ands	r3, r4
 8000674:	3b08      	subs	r3, #8
 8000676:	089b      	lsrs	r3, r3, #2
 8000678:	430a      	orrs	r2, r1
 800067a:	3306      	adds	r3, #6
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	18c3      	adds	r3, r0, r3
 8000680:	3304      	adds	r3, #4
 8000682:	601a      	str	r2, [r3, #0]
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	b003      	add	sp, #12
 800068a:	bd90      	pop	{r4, r7, pc}
 800068c:	e000e100 	.word	0xe000e100
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3b01      	subs	r3, #1
 80006a0:	4a0c      	ldr	r2, [pc, #48]	; (80006d4 <SysTick_Config+0x40>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d901      	bls.n	80006aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006a6:	2301      	movs	r3, #1
 80006a8:	e010      	b.n	80006cc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <SysTick_Config+0x44>)
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	3a01      	subs	r2, #1
 80006b0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006b2:	2301      	movs	r3, #1
 80006b4:	425b      	negs	r3, r3
 80006b6:	2103      	movs	r1, #3
 80006b8:	0018      	movs	r0, r3
 80006ba:	f7ff ff7d 	bl	80005b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006be:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <SysTick_Config+0x44>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <SysTick_Config+0x44>)
 80006c6:	2207      	movs	r2, #7
 80006c8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006ca:	2300      	movs	r3, #0
}
 80006cc:	0018      	movs	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b002      	add	sp, #8
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	00ffffff 	.word	0x00ffffff
 80006d8:	e000e010 	.word	0xe000e010

080006dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60b9      	str	r1, [r7, #8]
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	210f      	movs	r1, #15
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	1c02      	adds	r2, r0, #0
 80006ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80006ee:	68ba      	ldr	r2, [r7, #8]
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	b25b      	sxtb	r3, r3
 80006f6:	0011      	movs	r1, r2
 80006f8:	0018      	movs	r0, r3
 80006fa:	f7ff ff5d 	bl	80005b8 <__NVIC_SetPriority>
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b004      	add	sp, #16
 8000704:	bd80      	pop	{r7, pc}

08000706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000706:	b580      	push	{r7, lr}
 8000708:	b082      	sub	sp, #8
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	0018      	movs	r0, r3
 8000712:	f7ff ffbf 	bl	8000694 <SysTick_Config>
 8000716:	0003      	movs	r3, r0
}
 8000718:	0018      	movs	r0, r3
 800071a:	46bd      	mov	sp, r7
 800071c:	b002      	add	sp, #8
 800071e:	bd80      	pop	{r7, pc}

08000720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000720:	b580      	push	{r7, lr}
 8000722:	b086      	sub	sp, #24
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800072e:	e14f      	b.n	80009d0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2101      	movs	r1, #1
 8000736:	697a      	ldr	r2, [r7, #20]
 8000738:	4091      	lsls	r1, r2
 800073a:	000a      	movs	r2, r1
 800073c:	4013      	ands	r3, r2
 800073e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d100      	bne.n	8000748 <HAL_GPIO_Init+0x28>
 8000746:	e140      	b.n	80009ca <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d00b      	beq.n	8000768 <HAL_GPIO_Init+0x48>
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b02      	cmp	r3, #2
 8000756:	d007      	beq.n	8000768 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800075c:	2b11      	cmp	r3, #17
 800075e:	d003      	beq.n	8000768 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	2b12      	cmp	r3, #18
 8000766:	d130      	bne.n	80007ca <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800076e:	697b      	ldr	r3, [r7, #20]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	2203      	movs	r2, #3
 8000774:	409a      	lsls	r2, r3
 8000776:	0013      	movs	r3, r2
 8000778:	43da      	mvns	r2, r3
 800077a:	693b      	ldr	r3, [r7, #16]
 800077c:	4013      	ands	r3, r2
 800077e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	68da      	ldr	r2, [r3, #12]
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	409a      	lsls	r2, r3
 800078a:	0013      	movs	r3, r2
 800078c:	693a      	ldr	r2, [r7, #16]
 800078e:	4313      	orrs	r3, r2
 8000790:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	693a      	ldr	r2, [r7, #16]
 8000796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800079e:	2201      	movs	r2, #1
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	409a      	lsls	r2, r3
 80007a4:	0013      	movs	r3, r2
 80007a6:	43da      	mvns	r2, r3
 80007a8:	693b      	ldr	r3, [r7, #16]
 80007aa:	4013      	ands	r3, r2
 80007ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	091b      	lsrs	r3, r3, #4
 80007b4:	2201      	movs	r2, #1
 80007b6:	401a      	ands	r2, r3
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	409a      	lsls	r2, r3
 80007bc:	0013      	movs	r3, r2
 80007be:	693a      	ldr	r2, [r7, #16]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	68db      	ldr	r3, [r3, #12]
 80007ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	005b      	lsls	r3, r3, #1
 80007d4:	2203      	movs	r2, #3
 80007d6:	409a      	lsls	r2, r3
 80007d8:	0013      	movs	r3, r2
 80007da:	43da      	mvns	r2, r3
 80007dc:	693b      	ldr	r3, [r7, #16]
 80007de:	4013      	ands	r3, r2
 80007e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	689a      	ldr	r2, [r3, #8]
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	409a      	lsls	r2, r3
 80007ec:	0013      	movs	r3, r2
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	4313      	orrs	r3, r2
 80007f2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	693a      	ldr	r2, [r7, #16]
 80007f8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	2b02      	cmp	r3, #2
 8000800:	d003      	beq.n	800080a <HAL_GPIO_Init+0xea>
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	2b12      	cmp	r3, #18
 8000808:	d123      	bne.n	8000852 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	08da      	lsrs	r2, r3, #3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	3208      	adds	r2, #8
 8000812:	0092      	lsls	r2, r2, #2
 8000814:	58d3      	ldr	r3, [r2, r3]
 8000816:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	2207      	movs	r2, #7
 800081c:	4013      	ands	r3, r2
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	220f      	movs	r2, #15
 8000822:	409a      	lsls	r2, r3
 8000824:	0013      	movs	r3, r2
 8000826:	43da      	mvns	r2, r3
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	4013      	ands	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	691a      	ldr	r2, [r3, #16]
 8000832:	697b      	ldr	r3, [r7, #20]
 8000834:	2107      	movs	r1, #7
 8000836:	400b      	ands	r3, r1
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	409a      	lsls	r2, r3
 800083c:	0013      	movs	r3, r2
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4313      	orrs	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	08da      	lsrs	r2, r3, #3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3208      	adds	r2, #8
 800084c:	0092      	lsls	r2, r2, #2
 800084e:	6939      	ldr	r1, [r7, #16]
 8000850:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	2203      	movs	r2, #3
 800085e:	409a      	lsls	r2, r3
 8000860:	0013      	movs	r3, r2
 8000862:	43da      	mvns	r2, r3
 8000864:	693b      	ldr	r3, [r7, #16]
 8000866:	4013      	ands	r3, r2
 8000868:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	2203      	movs	r2, #3
 8000870:	401a      	ands	r2, r3
 8000872:	697b      	ldr	r3, [r7, #20]
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	409a      	lsls	r2, r3
 8000878:	0013      	movs	r3, r2
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4313      	orrs	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	685a      	ldr	r2, [r3, #4]
 800088a:	2380      	movs	r3, #128	; 0x80
 800088c:	055b      	lsls	r3, r3, #21
 800088e:	4013      	ands	r3, r2
 8000890:	d100      	bne.n	8000894 <HAL_GPIO_Init+0x174>
 8000892:	e09a      	b.n	80009ca <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000894:	4b54      	ldr	r3, [pc, #336]	; (80009e8 <HAL_GPIO_Init+0x2c8>)
 8000896:	699a      	ldr	r2, [r3, #24]
 8000898:	4b53      	ldr	r3, [pc, #332]	; (80009e8 <HAL_GPIO_Init+0x2c8>)
 800089a:	2101      	movs	r1, #1
 800089c:	430a      	orrs	r2, r1
 800089e:	619a      	str	r2, [r3, #24]
 80008a0:	4b51      	ldr	r3, [pc, #324]	; (80009e8 <HAL_GPIO_Init+0x2c8>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	2201      	movs	r2, #1
 80008a6:	4013      	ands	r3, r2
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008ac:	4a4f      	ldr	r2, [pc, #316]	; (80009ec <HAL_GPIO_Init+0x2cc>)
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	089b      	lsrs	r3, r3, #2
 80008b2:	3302      	adds	r3, #2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	589b      	ldr	r3, [r3, r2]
 80008b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	2203      	movs	r2, #3
 80008be:	4013      	ands	r3, r2
 80008c0:	009b      	lsls	r3, r3, #2
 80008c2:	220f      	movs	r2, #15
 80008c4:	409a      	lsls	r2, r3
 80008c6:	0013      	movs	r3, r2
 80008c8:	43da      	mvns	r2, r3
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	4013      	ands	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008d0:	687a      	ldr	r2, [r7, #4]
 80008d2:	2390      	movs	r3, #144	; 0x90
 80008d4:	05db      	lsls	r3, r3, #23
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d013      	beq.n	8000902 <HAL_GPIO_Init+0x1e2>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	4a44      	ldr	r2, [pc, #272]	; (80009f0 <HAL_GPIO_Init+0x2d0>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d00d      	beq.n	80008fe <HAL_GPIO_Init+0x1de>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4a43      	ldr	r2, [pc, #268]	; (80009f4 <HAL_GPIO_Init+0x2d4>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d007      	beq.n	80008fa <HAL_GPIO_Init+0x1da>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a42      	ldr	r2, [pc, #264]	; (80009f8 <HAL_GPIO_Init+0x2d8>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d101      	bne.n	80008f6 <HAL_GPIO_Init+0x1d6>
 80008f2:	2303      	movs	r3, #3
 80008f4:	e006      	b.n	8000904 <HAL_GPIO_Init+0x1e4>
 80008f6:	2305      	movs	r3, #5
 80008f8:	e004      	b.n	8000904 <HAL_GPIO_Init+0x1e4>
 80008fa:	2302      	movs	r3, #2
 80008fc:	e002      	b.n	8000904 <HAL_GPIO_Init+0x1e4>
 80008fe:	2301      	movs	r3, #1
 8000900:	e000      	b.n	8000904 <HAL_GPIO_Init+0x1e4>
 8000902:	2300      	movs	r3, #0
 8000904:	697a      	ldr	r2, [r7, #20]
 8000906:	2103      	movs	r1, #3
 8000908:	400a      	ands	r2, r1
 800090a:	0092      	lsls	r2, r2, #2
 800090c:	4093      	lsls	r3, r2
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4313      	orrs	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000914:	4935      	ldr	r1, [pc, #212]	; (80009ec <HAL_GPIO_Init+0x2cc>)
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	089b      	lsrs	r3, r3, #2
 800091a:	3302      	adds	r3, #2
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000922:	4b36      	ldr	r3, [pc, #216]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	43da      	mvns	r2, r3
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	4013      	ands	r3, r2
 8000930:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	685a      	ldr	r2, [r3, #4]
 8000936:	2380      	movs	r3, #128	; 0x80
 8000938:	025b      	lsls	r3, r3, #9
 800093a:	4013      	ands	r3, r2
 800093c:	d003      	beq.n	8000946 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	4313      	orrs	r3, r2
 8000944:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000946:	4b2d      	ldr	r3, [pc, #180]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800094c:	4b2b      	ldr	r3, [pc, #172]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	43da      	mvns	r2, r3
 8000956:	693b      	ldr	r3, [r7, #16]
 8000958:	4013      	ands	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685a      	ldr	r2, [r3, #4]
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	029b      	lsls	r3, r3, #10
 8000964:	4013      	ands	r3, r2
 8000966:	d003      	beq.n	8000970 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000976:	4b21      	ldr	r3, [pc, #132]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	43da      	mvns	r2, r3
 8000980:	693b      	ldr	r3, [r7, #16]
 8000982:	4013      	ands	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685a      	ldr	r2, [r3, #4]
 800098a:	2380      	movs	r3, #128	; 0x80
 800098c:	035b      	lsls	r3, r3, #13
 800098e:	4013      	ands	r3, r2
 8000990:	d003      	beq.n	800099a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80009a0:	4b16      	ldr	r3, [pc, #88]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	43da      	mvns	r2, r3
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	685a      	ldr	r2, [r3, #4]
 80009b4:	2380      	movs	r3, #128	; 0x80
 80009b6:	039b      	lsls	r3, r3, #14
 80009b8:	4013      	ands	r3, r2
 80009ba:	d003      	beq.n	80009c4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80009c4:	4b0d      	ldr	r3, [pc, #52]	; (80009fc <HAL_GPIO_Init+0x2dc>)
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	3301      	adds	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	40da      	lsrs	r2, r3
 80009d8:	1e13      	subs	r3, r2, #0
 80009da:	d000      	beq.n	80009de <HAL_GPIO_Init+0x2be>
 80009dc:	e6a8      	b.n	8000730 <HAL_GPIO_Init+0x10>
  } 
}
 80009de:	46c0      	nop			; (mov r8, r8)
 80009e0:	46bd      	mov	sp, r7
 80009e2:	b006      	add	sp, #24
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	40021000 	.word	0x40021000
 80009ec:	40010000 	.word	0x40010000
 80009f0:	48000400 	.word	0x48000400
 80009f4:	48000800 	.word	0x48000800
 80009f8:	48000c00 	.word	0x48000c00
 80009fc:	40010400 	.word	0x40010400

08000a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d101      	bne.n	8000a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e303      	b.n	800101a <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2201      	movs	r2, #1
 8000a18:	4013      	ands	r3, r2
 8000a1a:	d100      	bne.n	8000a1e <HAL_RCC_OscConfig+0x1e>
 8000a1c:	e08d      	b.n	8000b3a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a1e:	4bc4      	ldr	r3, [pc, #784]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	220c      	movs	r2, #12
 8000a24:	4013      	ands	r3, r2
 8000a26:	2b04      	cmp	r3, #4
 8000a28:	d00e      	beq.n	8000a48 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a2a:	4bc1      	ldr	r3, [pc, #772]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	220c      	movs	r2, #12
 8000a30:	4013      	ands	r3, r2
 8000a32:	2b08      	cmp	r3, #8
 8000a34:	d116      	bne.n	8000a64 <HAL_RCC_OscConfig+0x64>
 8000a36:	4bbe      	ldr	r3, [pc, #760]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a38:	685a      	ldr	r2, [r3, #4]
 8000a3a:	2380      	movs	r3, #128	; 0x80
 8000a3c:	025b      	lsls	r3, r3, #9
 8000a3e:	401a      	ands	r2, r3
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	025b      	lsls	r3, r3, #9
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d10d      	bne.n	8000a64 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a48:	4bb9      	ldr	r3, [pc, #740]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	2380      	movs	r3, #128	; 0x80
 8000a4e:	029b      	lsls	r3, r3, #10
 8000a50:	4013      	ands	r3, r2
 8000a52:	d100      	bne.n	8000a56 <HAL_RCC_OscConfig+0x56>
 8000a54:	e070      	b.n	8000b38 <HAL_RCC_OscConfig+0x138>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d000      	beq.n	8000a60 <HAL_RCC_OscConfig+0x60>
 8000a5e:	e06b      	b.n	8000b38 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000a60:	2301      	movs	r3, #1
 8000a62:	e2da      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d107      	bne.n	8000a7c <HAL_RCC_OscConfig+0x7c>
 8000a6c:	4bb0      	ldr	r3, [pc, #704]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4baf      	ldr	r3, [pc, #700]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a72:	2180      	movs	r1, #128	; 0x80
 8000a74:	0249      	lsls	r1, r1, #9
 8000a76:	430a      	orrs	r2, r1
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	e02f      	b.n	8000adc <HAL_RCC_OscConfig+0xdc>
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d10c      	bne.n	8000a9e <HAL_RCC_OscConfig+0x9e>
 8000a84:	4baa      	ldr	r3, [pc, #680]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4ba9      	ldr	r3, [pc, #676]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a8a:	49aa      	ldr	r1, [pc, #680]	; (8000d34 <HAL_RCC_OscConfig+0x334>)
 8000a8c:	400a      	ands	r2, r1
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	4ba7      	ldr	r3, [pc, #668]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4ba6      	ldr	r3, [pc, #664]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000a96:	49a8      	ldr	r1, [pc, #672]	; (8000d38 <HAL_RCC_OscConfig+0x338>)
 8000a98:	400a      	ands	r2, r1
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	e01e      	b.n	8000adc <HAL_RCC_OscConfig+0xdc>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	2b05      	cmp	r3, #5
 8000aa4:	d10e      	bne.n	8000ac4 <HAL_RCC_OscConfig+0xc4>
 8000aa6:	4ba2      	ldr	r3, [pc, #648]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	4ba1      	ldr	r3, [pc, #644]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000aac:	2180      	movs	r1, #128	; 0x80
 8000aae:	02c9      	lsls	r1, r1, #11
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	4b9e      	ldr	r3, [pc, #632]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b9d      	ldr	r3, [pc, #628]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000aba:	2180      	movs	r1, #128	; 0x80
 8000abc:	0249      	lsls	r1, r1, #9
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	e00b      	b.n	8000adc <HAL_RCC_OscConfig+0xdc>
 8000ac4:	4b9a      	ldr	r3, [pc, #616]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b99      	ldr	r3, [pc, #612]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000aca:	499a      	ldr	r1, [pc, #616]	; (8000d34 <HAL_RCC_OscConfig+0x334>)
 8000acc:	400a      	ands	r2, r1
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	4b97      	ldr	r3, [pc, #604]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b96      	ldr	r3, [pc, #600]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ad6:	4998      	ldr	r1, [pc, #608]	; (8000d38 <HAL_RCC_OscConfig+0x338>)
 8000ad8:	400a      	ands	r2, r1
 8000ada:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d014      	beq.n	8000b0e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ae4:	f7ff fd5e 	bl	80005a4 <HAL_GetTick>
 8000ae8:	0003      	movs	r3, r0
 8000aea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000aec:	e008      	b.n	8000b00 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000aee:	f7ff fd59 	bl	80005a4 <HAL_GetTick>
 8000af2:	0002      	movs	r2, r0
 8000af4:	69bb      	ldr	r3, [r7, #24]
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	2b64      	cmp	r3, #100	; 0x64
 8000afa:	d901      	bls.n	8000b00 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000afc:	2303      	movs	r3, #3
 8000afe:	e28c      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b00:	4b8b      	ldr	r3, [pc, #556]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	029b      	lsls	r3, r3, #10
 8000b08:	4013      	ands	r3, r2
 8000b0a:	d0f0      	beq.n	8000aee <HAL_RCC_OscConfig+0xee>
 8000b0c:	e015      	b.n	8000b3a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b0e:	f7ff fd49 	bl	80005a4 <HAL_GetTick>
 8000b12:	0003      	movs	r3, r0
 8000b14:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b16:	e008      	b.n	8000b2a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b18:	f7ff fd44 	bl	80005a4 <HAL_GetTick>
 8000b1c:	0002      	movs	r2, r0
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b64      	cmp	r3, #100	; 0x64
 8000b24:	d901      	bls.n	8000b2a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000b26:	2303      	movs	r3, #3
 8000b28:	e277      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b2a:	4b81      	ldr	r3, [pc, #516]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	2380      	movs	r3, #128	; 0x80
 8000b30:	029b      	lsls	r3, r3, #10
 8000b32:	4013      	ands	r3, r2
 8000b34:	d1f0      	bne.n	8000b18 <HAL_RCC_OscConfig+0x118>
 8000b36:	e000      	b.n	8000b3a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b38:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2202      	movs	r2, #2
 8000b40:	4013      	ands	r3, r2
 8000b42:	d100      	bne.n	8000b46 <HAL_RCC_OscConfig+0x146>
 8000b44:	e069      	b.n	8000c1a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b46:	4b7a      	ldr	r3, [pc, #488]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	d00b      	beq.n	8000b68 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b50:	4b77      	ldr	r3, [pc, #476]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	220c      	movs	r2, #12
 8000b56:	4013      	ands	r3, r2
 8000b58:	2b08      	cmp	r3, #8
 8000b5a:	d11c      	bne.n	8000b96 <HAL_RCC_OscConfig+0x196>
 8000b5c:	4b74      	ldr	r3, [pc, #464]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b5e:	685a      	ldr	r2, [r3, #4]
 8000b60:	2380      	movs	r3, #128	; 0x80
 8000b62:	025b      	lsls	r3, r3, #9
 8000b64:	4013      	ands	r3, r2
 8000b66:	d116      	bne.n	8000b96 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b68:	4b71      	ldr	r3, [pc, #452]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	4013      	ands	r3, r2
 8000b70:	d005      	beq.n	8000b7e <HAL_RCC_OscConfig+0x17e>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	68db      	ldr	r3, [r3, #12]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d001      	beq.n	8000b7e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e24d      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b7e:	4b6c      	ldr	r3, [pc, #432]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	22f8      	movs	r2, #248	; 0xf8
 8000b84:	4393      	bics	r3, r2
 8000b86:	0019      	movs	r1, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	00da      	lsls	r2, r3, #3
 8000b8e:	4b68      	ldr	r3, [pc, #416]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000b90:	430a      	orrs	r2, r1
 8000b92:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b94:	e041      	b.n	8000c1a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	68db      	ldr	r3, [r3, #12]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d024      	beq.n	8000be8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b9e:	4b64      	ldr	r3, [pc, #400]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	4b63      	ldr	r3, [pc, #396]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000baa:	f7ff fcfb 	bl	80005a4 <HAL_GetTick>
 8000bae:	0003      	movs	r3, r0
 8000bb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb2:	e008      	b.n	8000bc6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bb4:	f7ff fcf6 	bl	80005a4 <HAL_GetTick>
 8000bb8:	0002      	movs	r2, r0
 8000bba:	69bb      	ldr	r3, [r7, #24]
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	d901      	bls.n	8000bc6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	e229      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc6:	4b5a      	ldr	r3, [pc, #360]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2202      	movs	r2, #2
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d0f1      	beq.n	8000bb4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd0:	4b57      	ldr	r3, [pc, #348]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	22f8      	movs	r2, #248	; 0xf8
 8000bd6:	4393      	bics	r3, r2
 8000bd8:	0019      	movs	r1, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	691b      	ldr	r3, [r3, #16]
 8000bde:	00da      	lsls	r2, r3, #3
 8000be0:	4b53      	ldr	r3, [pc, #332]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000be2:	430a      	orrs	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	e018      	b.n	8000c1a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000be8:	4b51      	ldr	r3, [pc, #324]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	4b50      	ldr	r3, [pc, #320]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000bee:	2101      	movs	r1, #1
 8000bf0:	438a      	bics	r2, r1
 8000bf2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf4:	f7ff fcd6 	bl	80005a4 <HAL_GetTick>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bfc:	e008      	b.n	8000c10 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bfe:	f7ff fcd1 	bl	80005a4 <HAL_GetTick>
 8000c02:	0002      	movs	r2, r0
 8000c04:	69bb      	ldr	r3, [r7, #24]
 8000c06:	1ad3      	subs	r3, r2, r3
 8000c08:	2b02      	cmp	r3, #2
 8000c0a:	d901      	bls.n	8000c10 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	e204      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c10:	4b47      	ldr	r3, [pc, #284]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2202      	movs	r2, #2
 8000c16:	4013      	ands	r3, r2
 8000c18:	d1f1      	bne.n	8000bfe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2208      	movs	r2, #8
 8000c20:	4013      	ands	r3, r2
 8000c22:	d036      	beq.n	8000c92 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	69db      	ldr	r3, [r3, #28]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d019      	beq.n	8000c60 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c2c:	4b40      	ldr	r3, [pc, #256]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c30:	4b3f      	ldr	r3, [pc, #252]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c32:	2101      	movs	r1, #1
 8000c34:	430a      	orrs	r2, r1
 8000c36:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c38:	f7ff fcb4 	bl	80005a4 <HAL_GetTick>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c40:	e008      	b.n	8000c54 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c42:	f7ff fcaf 	bl	80005a4 <HAL_GetTick>
 8000c46:	0002      	movs	r2, r0
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d901      	bls.n	8000c54 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e1e2      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c54:	4b36      	ldr	r3, [pc, #216]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c58:	2202      	movs	r2, #2
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	d0f1      	beq.n	8000c42 <HAL_RCC_OscConfig+0x242>
 8000c5e:	e018      	b.n	8000c92 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c60:	4b33      	ldr	r3, [pc, #204]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c64:	4b32      	ldr	r3, [pc, #200]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c66:	2101      	movs	r1, #1
 8000c68:	438a      	bics	r2, r1
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c6c:	f7ff fc9a 	bl	80005a4 <HAL_GetTick>
 8000c70:	0003      	movs	r3, r0
 8000c72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c74:	e008      	b.n	8000c88 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c76:	f7ff fc95 	bl	80005a4 <HAL_GetTick>
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d901      	bls.n	8000c88 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000c84:	2303      	movs	r3, #3
 8000c86:	e1c8      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c88:	4b29      	ldr	r3, [pc, #164]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8c:	2202      	movs	r2, #2
 8000c8e:	4013      	ands	r3, r2
 8000c90:	d1f1      	bne.n	8000c76 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2204      	movs	r2, #4
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d100      	bne.n	8000c9e <HAL_RCC_OscConfig+0x29e>
 8000c9c:	e0b6      	b.n	8000e0c <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c9e:	231f      	movs	r3, #31
 8000ca0:	18fb      	adds	r3, r7, r3
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ca6:	4b22      	ldr	r3, [pc, #136]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000ca8:	69da      	ldr	r2, [r3, #28]
 8000caa:	2380      	movs	r3, #128	; 0x80
 8000cac:	055b      	lsls	r3, r3, #21
 8000cae:	4013      	ands	r3, r2
 8000cb0:	d111      	bne.n	8000cd6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000cb4:	69da      	ldr	r2, [r3, #28]
 8000cb6:	4b1e      	ldr	r3, [pc, #120]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	0549      	lsls	r1, r1, #21
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	61da      	str	r2, [r3, #28]
 8000cc0:	4b1b      	ldr	r3, [pc, #108]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000cc2:	69da      	ldr	r2, [r3, #28]
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	055b      	lsls	r3, r3, #21
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cce:	231f      	movs	r3, #31
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd6:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <HAL_RCC_OscConfig+0x33c>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	2380      	movs	r3, #128	; 0x80
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	4013      	ands	r3, r2
 8000ce0:	d11a      	bne.n	8000d18 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <HAL_RCC_OscConfig+0x33c>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <HAL_RCC_OscConfig+0x33c>)
 8000ce8:	2180      	movs	r1, #128	; 0x80
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	430a      	orrs	r2, r1
 8000cee:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000cf0:	f7ff fc58 	bl	80005a4 <HAL_GetTick>
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cf8:	e008      	b.n	8000d0c <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cfa:	f7ff fc53 	bl	80005a4 <HAL_GetTick>
 8000cfe:	0002      	movs	r2, r0
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	1ad3      	subs	r3, r2, r3
 8000d04:	2b64      	cmp	r3, #100	; 0x64
 8000d06:	d901      	bls.n	8000d0c <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	e186      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_RCC_OscConfig+0x33c>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	2380      	movs	r3, #128	; 0x80
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	4013      	ands	r3, r2
 8000d16:	d0f0      	beq.n	8000cfa <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d10f      	bne.n	8000d40 <HAL_RCC_OscConfig+0x340>
 8000d20:	4b03      	ldr	r3, [pc, #12]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000d22:	6a1a      	ldr	r2, [r3, #32]
 8000d24:	4b02      	ldr	r3, [pc, #8]	; (8000d30 <HAL_RCC_OscConfig+0x330>)
 8000d26:	2101      	movs	r1, #1
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	621a      	str	r2, [r3, #32]
 8000d2c:	e036      	b.n	8000d9c <HAL_RCC_OscConfig+0x39c>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	40021000 	.word	0x40021000
 8000d34:	fffeffff 	.word	0xfffeffff
 8000d38:	fffbffff 	.word	0xfffbffff
 8000d3c:	40007000 	.word	0x40007000
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d10c      	bne.n	8000d62 <HAL_RCC_OscConfig+0x362>
 8000d48:	4bb6      	ldr	r3, [pc, #728]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d4a:	6a1a      	ldr	r2, [r3, #32]
 8000d4c:	4bb5      	ldr	r3, [pc, #724]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d4e:	2101      	movs	r1, #1
 8000d50:	438a      	bics	r2, r1
 8000d52:	621a      	str	r2, [r3, #32]
 8000d54:	4bb3      	ldr	r3, [pc, #716]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d56:	6a1a      	ldr	r2, [r3, #32]
 8000d58:	4bb2      	ldr	r3, [pc, #712]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	438a      	bics	r2, r1
 8000d5e:	621a      	str	r2, [r3, #32]
 8000d60:	e01c      	b.n	8000d9c <HAL_RCC_OscConfig+0x39c>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	2b05      	cmp	r3, #5
 8000d68:	d10c      	bne.n	8000d84 <HAL_RCC_OscConfig+0x384>
 8000d6a:	4bae      	ldr	r3, [pc, #696]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d6c:	6a1a      	ldr	r2, [r3, #32]
 8000d6e:	4bad      	ldr	r3, [pc, #692]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d70:	2104      	movs	r1, #4
 8000d72:	430a      	orrs	r2, r1
 8000d74:	621a      	str	r2, [r3, #32]
 8000d76:	4bab      	ldr	r3, [pc, #684]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d78:	6a1a      	ldr	r2, [r3, #32]
 8000d7a:	4baa      	ldr	r3, [pc, #680]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	621a      	str	r2, [r3, #32]
 8000d82:	e00b      	b.n	8000d9c <HAL_RCC_OscConfig+0x39c>
 8000d84:	4ba7      	ldr	r3, [pc, #668]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d86:	6a1a      	ldr	r2, [r3, #32]
 8000d88:	4ba6      	ldr	r3, [pc, #664]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	438a      	bics	r2, r1
 8000d8e:	621a      	str	r2, [r3, #32]
 8000d90:	4ba4      	ldr	r3, [pc, #656]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d92:	6a1a      	ldr	r2, [r3, #32]
 8000d94:	4ba3      	ldr	r3, [pc, #652]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000d96:	2104      	movs	r1, #4
 8000d98:	438a      	bics	r2, r1
 8000d9a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d014      	beq.n	8000dce <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da4:	f7ff fbfe 	bl	80005a4 <HAL_GetTick>
 8000da8:	0003      	movs	r3, r0
 8000daa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dac:	e009      	b.n	8000dc2 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dae:	f7ff fbf9 	bl	80005a4 <HAL_GetTick>
 8000db2:	0002      	movs	r2, r0
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	4a9b      	ldr	r2, [pc, #620]	; (8001028 <HAL_RCC_OscConfig+0x628>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d901      	bls.n	8000dc2 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	e12b      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dc2:	4b98      	ldr	r3, [pc, #608]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000dc4:	6a1b      	ldr	r3, [r3, #32]
 8000dc6:	2202      	movs	r2, #2
 8000dc8:	4013      	ands	r3, r2
 8000dca:	d0f0      	beq.n	8000dae <HAL_RCC_OscConfig+0x3ae>
 8000dcc:	e013      	b.n	8000df6 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dce:	f7ff fbe9 	bl	80005a4 <HAL_GetTick>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dd6:	e009      	b.n	8000dec <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dd8:	f7ff fbe4 	bl	80005a4 <HAL_GetTick>
 8000ddc:	0002      	movs	r2, r0
 8000dde:	69bb      	ldr	r3, [r7, #24]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	4a91      	ldr	r2, [pc, #580]	; (8001028 <HAL_RCC_OscConfig+0x628>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d901      	bls.n	8000dec <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000de8:	2303      	movs	r3, #3
 8000dea:	e116      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dec:	4b8d      	ldr	r3, [pc, #564]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000dee:	6a1b      	ldr	r3, [r3, #32]
 8000df0:	2202      	movs	r2, #2
 8000df2:	4013      	ands	r3, r2
 8000df4:	d1f0      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000df6:	231f      	movs	r3, #31
 8000df8:	18fb      	adds	r3, r7, r3
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d105      	bne.n	8000e0c <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e00:	4b88      	ldr	r3, [pc, #544]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e02:	69da      	ldr	r2, [r3, #28]
 8000e04:	4b87      	ldr	r3, [pc, #540]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e06:	4989      	ldr	r1, [pc, #548]	; (800102c <HAL_RCC_OscConfig+0x62c>)
 8000e08:	400a      	ands	r2, r1
 8000e0a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2210      	movs	r2, #16
 8000e12:	4013      	ands	r3, r2
 8000e14:	d063      	beq.n	8000ede <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d12a      	bne.n	8000e74 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e1e:	4b81      	ldr	r3, [pc, #516]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e22:	4b80      	ldr	r3, [pc, #512]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e24:	2104      	movs	r1, #4
 8000e26:	430a      	orrs	r2, r1
 8000e28:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e2a:	4b7e      	ldr	r3, [pc, #504]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e2e:	4b7d      	ldr	r3, [pc, #500]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e30:	2101      	movs	r1, #1
 8000e32:	430a      	orrs	r2, r1
 8000e34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e36:	f7ff fbb5 	bl	80005a4 <HAL_GetTick>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e3e:	e008      	b.n	8000e52 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e40:	f7ff fbb0 	bl	80005a4 <HAL_GetTick>
 8000e44:	0002      	movs	r2, r0
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d901      	bls.n	8000e52 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	e0e3      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e52:	4b74      	ldr	r3, [pc, #464]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e56:	2202      	movs	r2, #2
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d0f1      	beq.n	8000e40 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e5c:	4b71      	ldr	r3, [pc, #452]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e60:	22f8      	movs	r2, #248	; 0xf8
 8000e62:	4393      	bics	r3, r2
 8000e64:	0019      	movs	r1, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	00da      	lsls	r2, r3, #3
 8000e6c:	4b6d      	ldr	r3, [pc, #436]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e6e:	430a      	orrs	r2, r1
 8000e70:	635a      	str	r2, [r3, #52]	; 0x34
 8000e72:	e034      	b.n	8000ede <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	695b      	ldr	r3, [r3, #20]
 8000e78:	3305      	adds	r3, #5
 8000e7a:	d111      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000e7c:	4b69      	ldr	r3, [pc, #420]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e80:	4b68      	ldr	r3, [pc, #416]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e82:	2104      	movs	r1, #4
 8000e84:	438a      	bics	r2, r1
 8000e86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e88:	4b66      	ldr	r3, [pc, #408]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e8c:	22f8      	movs	r2, #248	; 0xf8
 8000e8e:	4393      	bics	r3, r2
 8000e90:	0019      	movs	r1, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	00da      	lsls	r2, r3, #3
 8000e98:	4b62      	ldr	r3, [pc, #392]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e9e:	e01e      	b.n	8000ede <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ea0:	4b60      	ldr	r3, [pc, #384]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000ea2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ea4:	4b5f      	ldr	r3, [pc, #380]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000ea6:	2104      	movs	r1, #4
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000eac:	4b5d      	ldr	r3, [pc, #372]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000eae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eb0:	4b5c      	ldr	r3, [pc, #368]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb8:	f7ff fb74 	bl	80005a4 <HAL_GetTick>
 8000ebc:	0003      	movs	r3, r0
 8000ebe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ec2:	f7ff fb6f 	bl	80005a4 <HAL_GetTick>
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e0a2      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ed4:	4b53      	ldr	r3, [pc, #332]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4013      	ands	r3, r2
 8000edc:	d1f1      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6a1b      	ldr	r3, [r3, #32]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d100      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x4e8>
 8000ee6:	e097      	b.n	8001018 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ee8:	4b4e      	ldr	r3, [pc, #312]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	220c      	movs	r2, #12
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2b08      	cmp	r3, #8
 8000ef2:	d100      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x4f6>
 8000ef4:	e06b      	b.n	8000fce <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d14c      	bne.n	8000f98 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000efe:	4b49      	ldr	r3, [pc, #292]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b48      	ldr	r3, [pc, #288]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f04:	494a      	ldr	r1, [pc, #296]	; (8001030 <HAL_RCC_OscConfig+0x630>)
 8000f06:	400a      	ands	r2, r1
 8000f08:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f0a:	f7ff fb4b 	bl	80005a4 <HAL_GetTick>
 8000f0e:	0003      	movs	r3, r0
 8000f10:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f12:	e008      	b.n	8000f26 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f14:	f7ff fb46 	bl	80005a4 <HAL_GetTick>
 8000f18:	0002      	movs	r2, r0
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e079      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f26:	4b3f      	ldr	r3, [pc, #252]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	049b      	lsls	r3, r3, #18
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d1f0      	bne.n	8000f14 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f32:	4b3c      	ldr	r3, [pc, #240]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f36:	220f      	movs	r2, #15
 8000f38:	4393      	bics	r3, r2
 8000f3a:	0019      	movs	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f40:	4b38      	ldr	r3, [pc, #224]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f42:	430a      	orrs	r2, r1
 8000f44:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f46:	4b37      	ldr	r3, [pc, #220]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	4a3a      	ldr	r2, [pc, #232]	; (8001034 <HAL_RCC_OscConfig+0x634>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	0019      	movs	r1, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	4b32      	ldr	r3, [pc, #200]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f60:	4b30      	ldr	r3, [pc, #192]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b2f      	ldr	r3, [pc, #188]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f66:	2180      	movs	r1, #128	; 0x80
 8000f68:	0449      	lsls	r1, r1, #17
 8000f6a:	430a      	orrs	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fb19 	bl	80005a4 <HAL_GetTick>
 8000f72:	0003      	movs	r3, r0
 8000f74:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f78:	f7ff fb14 	bl	80005a4 <HAL_GetTick>
 8000f7c:	0002      	movs	r2, r0
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e047      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	049b      	lsls	r3, r3, #18
 8000f92:	4013      	ands	r3, r2
 8000f94:	d0f0      	beq.n	8000f78 <HAL_RCC_OscConfig+0x578>
 8000f96:	e03f      	b.n	8001018 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f98:	4b22      	ldr	r3, [pc, #136]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4b21      	ldr	r3, [pc, #132]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000f9e:	4924      	ldr	r1, [pc, #144]	; (8001030 <HAL_RCC_OscConfig+0x630>)
 8000fa0:	400a      	ands	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa4:	f7ff fafe 	bl	80005a4 <HAL_GetTick>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fac:	e008      	b.n	8000fc0 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fae:	f7ff faf9 	bl	80005a4 <HAL_GetTick>
 8000fb2:	0002      	movs	r2, r0
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d901      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e02c      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc0:	4b18      	ldr	r3, [pc, #96]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	049b      	lsls	r3, r3, #18
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d1f0      	bne.n	8000fae <HAL_RCC_OscConfig+0x5ae>
 8000fcc:	e024      	b.n	8001018 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a1b      	ldr	r3, [r3, #32]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d101      	bne.n	8000fda <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e01f      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000fda:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000fe0:	4b10      	ldr	r3, [pc, #64]	; (8001024 <HAL_RCC_OscConfig+0x624>)
 8000fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fe6:	697a      	ldr	r2, [r7, #20]
 8000fe8:	2380      	movs	r3, #128	; 0x80
 8000fea:	025b      	lsls	r3, r3, #9
 8000fec:	401a      	ands	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d10e      	bne.n	8001014 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	220f      	movs	r2, #15
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001000:	429a      	cmp	r2, r3
 8001002:	d107      	bne.n	8001014 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001004:	697a      	ldr	r2, [r7, #20]
 8001006:	23f0      	movs	r3, #240	; 0xf0
 8001008:	039b      	lsls	r3, r3, #14
 800100a:	401a      	ands	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001010:	429a      	cmp	r2, r3
 8001012:	d001      	beq.n	8001018 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e000      	b.n	800101a <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001018:	2300      	movs	r3, #0
}
 800101a:	0018      	movs	r0, r3
 800101c:	46bd      	mov	sp, r7
 800101e:	b008      	add	sp, #32
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	40021000 	.word	0x40021000
 8001028:	00001388 	.word	0x00001388
 800102c:	efffffff 	.word	0xefffffff
 8001030:	feffffff 	.word	0xfeffffff
 8001034:	ffc2ffff 	.word	0xffc2ffff

08001038 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d101      	bne.n	800104c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e0b3      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800104c:	4b5b      	ldr	r3, [pc, #364]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2201      	movs	r2, #1
 8001052:	4013      	ands	r3, r2
 8001054:	683a      	ldr	r2, [r7, #0]
 8001056:	429a      	cmp	r2, r3
 8001058:	d911      	bls.n	800107e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800105a:	4b58      	ldr	r3, [pc, #352]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2201      	movs	r2, #1
 8001060:	4393      	bics	r3, r2
 8001062:	0019      	movs	r1, r3
 8001064:	4b55      	ldr	r3, [pc, #340]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	430a      	orrs	r2, r1
 800106a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800106c:	4b53      	ldr	r3, [pc, #332]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2201      	movs	r2, #1
 8001072:	4013      	ands	r3, r2
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	429a      	cmp	r2, r3
 8001078:	d001      	beq.n	800107e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e09a      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2202      	movs	r2, #2
 8001084:	4013      	ands	r3, r2
 8001086:	d015      	beq.n	80010b4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2204      	movs	r2, #4
 800108e:	4013      	ands	r3, r2
 8001090:	d006      	beq.n	80010a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001092:	4b4b      	ldr	r3, [pc, #300]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 8001094:	685a      	ldr	r2, [r3, #4]
 8001096:	4b4a      	ldr	r3, [pc, #296]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 8001098:	21e0      	movs	r1, #224	; 0xe0
 800109a:	00c9      	lsls	r1, r1, #3
 800109c:	430a      	orrs	r2, r1
 800109e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010a0:	4b47      	ldr	r3, [pc, #284]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	22f0      	movs	r2, #240	; 0xf0
 80010a6:	4393      	bics	r3, r2
 80010a8:	0019      	movs	r1, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010b0:	430a      	orrs	r2, r1
 80010b2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2201      	movs	r2, #1
 80010ba:	4013      	ands	r3, r2
 80010bc:	d040      	beq.n	8001140 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d107      	bne.n	80010d6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c6:	4b3e      	ldr	r3, [pc, #248]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	2380      	movs	r3, #128	; 0x80
 80010cc:	029b      	lsls	r3, r3, #10
 80010ce:	4013      	ands	r3, r2
 80010d0:	d114      	bne.n	80010fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e06e      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d107      	bne.n	80010ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010de:	4b38      	ldr	r3, [pc, #224]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	2380      	movs	r3, #128	; 0x80
 80010e4:	049b      	lsls	r3, r3, #18
 80010e6:	4013      	ands	r3, r2
 80010e8:	d108      	bne.n	80010fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e062      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010ee:	4b34      	ldr	r3, [pc, #208]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2202      	movs	r2, #2
 80010f4:	4013      	ands	r3, r2
 80010f6:	d101      	bne.n	80010fc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e05b      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010fc:	4b30      	ldr	r3, [pc, #192]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2203      	movs	r2, #3
 8001102:	4393      	bics	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 800110c:	430a      	orrs	r2, r1
 800110e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001110:	f7ff fa48 	bl	80005a4 <HAL_GetTick>
 8001114:	0003      	movs	r3, r0
 8001116:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001118:	e009      	b.n	800112e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800111a:	f7ff fa43 	bl	80005a4 <HAL_GetTick>
 800111e:	0002      	movs	r2, r0
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	4a27      	ldr	r2, [pc, #156]	; (80011c4 <HAL_RCC_ClockConfig+0x18c>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e042      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800112e:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	220c      	movs	r2, #12
 8001134:	401a      	ands	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	429a      	cmp	r2, r3
 800113e:	d1ec      	bne.n	800111a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2201      	movs	r2, #1
 8001146:	4013      	ands	r3, r2
 8001148:	683a      	ldr	r2, [r7, #0]
 800114a:	429a      	cmp	r2, r3
 800114c:	d211      	bcs.n	8001172 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800114e:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2201      	movs	r2, #1
 8001154:	4393      	bics	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	4b18      	ldr	r3, [pc, #96]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	430a      	orrs	r2, r1
 800115e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001160:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_RCC_ClockConfig+0x184>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2201      	movs	r2, #1
 8001166:	4013      	ands	r3, r2
 8001168:	683a      	ldr	r2, [r7, #0]
 800116a:	429a      	cmp	r2, r3
 800116c:	d001      	beq.n	8001172 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e020      	b.n	80011b4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2204      	movs	r2, #4
 8001178:	4013      	ands	r3, r2
 800117a:	d009      	beq.n	8001190 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800117c:	4b10      	ldr	r3, [pc, #64]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	4a11      	ldr	r2, [pc, #68]	; (80011c8 <HAL_RCC_ClockConfig+0x190>)
 8001182:	4013      	ands	r3, r2
 8001184:	0019      	movs	r1, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68da      	ldr	r2, [r3, #12]
 800118a:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 800118c:	430a      	orrs	r2, r1
 800118e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001190:	f000 f820 	bl	80011d4 <HAL_RCC_GetSysClockFreq>
 8001194:	0001      	movs	r1, r0
 8001196:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <HAL_RCC_ClockConfig+0x188>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	091b      	lsrs	r3, r3, #4
 800119c:	220f      	movs	r2, #15
 800119e:	4013      	ands	r3, r2
 80011a0:	4a0a      	ldr	r2, [pc, #40]	; (80011cc <HAL_RCC_ClockConfig+0x194>)
 80011a2:	5cd3      	ldrb	r3, [r2, r3]
 80011a4:	000a      	movs	r2, r1
 80011a6:	40da      	lsrs	r2, r3
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <HAL_RCC_ClockConfig+0x198>)
 80011aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff f9b3 	bl	8000518 <HAL_InitTick>
  
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	0018      	movs	r0, r3
 80011b6:	46bd      	mov	sp, r7
 80011b8:	b004      	add	sp, #16
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	40022000 	.word	0x40022000
 80011c0:	40021000 	.word	0x40021000
 80011c4:	00001388 	.word	0x00001388
 80011c8:	fffff8ff 	.word	0xfffff8ff
 80011cc:	08001a2c 	.word	0x08001a2c
 80011d0:	20000000 	.word	0x20000000

080011d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011d4:	b590      	push	{r4, r7, lr}
 80011d6:	b08f      	sub	sp, #60	; 0x3c
 80011d8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80011da:	2314      	movs	r3, #20
 80011dc:	18fb      	adds	r3, r7, r3
 80011de:	4a2b      	ldr	r2, [pc, #172]	; (800128c <HAL_RCC_GetSysClockFreq+0xb8>)
 80011e0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011e2:	c313      	stmia	r3!, {r0, r1, r4}
 80011e4:	6812      	ldr	r2, [r2, #0]
 80011e6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	4a29      	ldr	r2, [pc, #164]	; (8001290 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011ee:	c313      	stmia	r3!, {r0, r1, r4}
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011f8:	2300      	movs	r3, #0
 80011fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80011fc:	2300      	movs	r3, #0
 80011fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001200:	2300      	movs	r3, #0
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001204:	2300      	movs	r3, #0
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001208:	4b22      	ldr	r3, [pc, #136]	; (8001294 <HAL_RCC_GetSysClockFreq+0xc0>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800120e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001210:	220c      	movs	r2, #12
 8001212:	4013      	ands	r3, r2
 8001214:	2b04      	cmp	r3, #4
 8001216:	d002      	beq.n	800121e <HAL_RCC_GetSysClockFreq+0x4a>
 8001218:	2b08      	cmp	r3, #8
 800121a:	d003      	beq.n	8001224 <HAL_RCC_GetSysClockFreq+0x50>
 800121c:	e02d      	b.n	800127a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800121e:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001220:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001222:	e02d      	b.n	8001280 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001226:	0c9b      	lsrs	r3, r3, #18
 8001228:	220f      	movs	r2, #15
 800122a:	4013      	ands	r3, r2
 800122c:	2214      	movs	r2, #20
 800122e:	18ba      	adds	r2, r7, r2
 8001230:	5cd3      	ldrb	r3, [r2, r3]
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001234:	4b17      	ldr	r3, [pc, #92]	; (8001294 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001238:	220f      	movs	r2, #15
 800123a:	4013      	ands	r3, r2
 800123c:	1d3a      	adds	r2, r7, #4
 800123e:	5cd3      	ldrb	r3, [r2, r3]
 8001240:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001242:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001244:	2380      	movs	r3, #128	; 0x80
 8001246:	025b      	lsls	r3, r3, #9
 8001248:	4013      	ands	r3, r2
 800124a:	d009      	beq.n	8001260 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800124c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800124e:	4812      	ldr	r0, [pc, #72]	; (8001298 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001250:	f7fe ff5a 	bl	8000108 <__udivsi3>
 8001254:	0003      	movs	r3, r0
 8001256:	001a      	movs	r2, r3
 8001258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800125a:	4353      	muls	r3, r2
 800125c:	637b      	str	r3, [r7, #52]	; 0x34
 800125e:	e009      	b.n	8001274 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001260:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001262:	000a      	movs	r2, r1
 8001264:	0152      	lsls	r2, r2, #5
 8001266:	1a52      	subs	r2, r2, r1
 8001268:	0193      	lsls	r3, r2, #6
 800126a:	1a9b      	subs	r3, r3, r2
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	185b      	adds	r3, r3, r1
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001278:	e002      	b.n	8001280 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800127a:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_RCC_GetSysClockFreq+0xc4>)
 800127c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800127e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	b00f      	add	sp, #60	; 0x3c
 8001288:	bd90      	pop	{r4, r7, pc}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	08001a0c 	.word	0x08001a0c
 8001290:	08001a1c 	.word	0x08001a1c
 8001294:	40021000 	.word	0x40021000
 8001298:	007a1200 	.word	0x007a1200

0800129c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e0a8      	b.n	8001400 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d109      	bne.n	80012ca <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	2382      	movs	r3, #130	; 0x82
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	429a      	cmp	r2, r3
 80012c0:	d009      	beq.n	80012d6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	61da      	str	r2, [r3, #28]
 80012c8:	e005      	b.n	80012d6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	225d      	movs	r2, #93	; 0x5d
 80012e0:	5c9b      	ldrb	r3, [r3, r2]
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d107      	bne.n	80012f8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	225c      	movs	r2, #92	; 0x5c
 80012ec:	2100      	movs	r1, #0
 80012ee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f7ff f86a 	bl	80003cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	225d      	movs	r2, #93	; 0x5d
 80012fc:	2102      	movs	r1, #2
 80012fe:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2140      	movs	r1, #64	; 0x40
 800130c:	438a      	bics	r2, r1
 800130e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68da      	ldr	r2, [r3, #12]
 8001314:	23e0      	movs	r3, #224	; 0xe0
 8001316:	00db      	lsls	r3, r3, #3
 8001318:	429a      	cmp	r2, r3
 800131a:	d902      	bls.n	8001322 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	e002      	b.n	8001328 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	015b      	lsls	r3, r3, #5
 8001326:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	23f0      	movs	r3, #240	; 0xf0
 800132e:	011b      	lsls	r3, r3, #4
 8001330:	429a      	cmp	r2, r3
 8001332:	d008      	beq.n	8001346 <HAL_SPI_Init+0xaa>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	23e0      	movs	r3, #224	; 0xe0
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	429a      	cmp	r2, r3
 800133e:	d002      	beq.n	8001346 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2200      	movs	r2, #0
 8001344:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685a      	ldr	r2, [r3, #4]
 800134a:	2382      	movs	r3, #130	; 0x82
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	401a      	ands	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6899      	ldr	r1, [r3, #8]
 8001354:	2384      	movs	r3, #132	; 0x84
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	400b      	ands	r3, r1
 800135a:	431a      	orrs	r2, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	2102      	movs	r1, #2
 8001362:	400b      	ands	r3, r1
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	2101      	movs	r1, #1
 800136c:	400b      	ands	r3, r1
 800136e:	431a      	orrs	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6999      	ldr	r1, [r3, #24]
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	400b      	ands	r3, r1
 800137a:	431a      	orrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	2138      	movs	r1, #56	; 0x38
 8001382:	400b      	ands	r3, r1
 8001384:	431a      	orrs	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	400b      	ands	r3, r1
 800138e:	431a      	orrs	r2, r3
 8001390:	0011      	movs	r1, r2
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001396:	2380      	movs	r3, #128	; 0x80
 8001398:	019b      	lsls	r3, r3, #6
 800139a:	401a      	ands	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	430a      	orrs	r2, r1
 80013a2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	0c1b      	lsrs	r3, r3, #16
 80013aa:	2204      	movs	r2, #4
 80013ac:	401a      	ands	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b2:	2110      	movs	r1, #16
 80013b4:	400b      	ands	r3, r1
 80013b6:	431a      	orrs	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013bc:	2108      	movs	r1, #8
 80013be:	400b      	ands	r3, r1
 80013c0:	431a      	orrs	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68d9      	ldr	r1, [r3, #12]
 80013c6:	23f0      	movs	r3, #240	; 0xf0
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	400b      	ands	r3, r1
 80013cc:	431a      	orrs	r2, r3
 80013ce:	0011      	movs	r1, r2
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	015b      	lsls	r3, r3, #5
 80013d6:	401a      	ands	r2, r3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	430a      	orrs	r2, r1
 80013de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	69da      	ldr	r2, [r3, #28]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4907      	ldr	r1, [pc, #28]	; (8001408 <HAL_SPI_Init+0x16c>)
 80013ec:	400a      	ands	r2, r1
 80013ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	225d      	movs	r2, #93	; 0x5d
 80013fa:	2101      	movs	r1, #1
 80013fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013fe:	2300      	movs	r3, #0
}
 8001400:	0018      	movs	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	b004      	add	sp, #16
 8001406:	bd80      	pop	{r7, pc}
 8001408:	fffff7ff 	.word	0xfffff7ff

0800140c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	1dbb      	adds	r3, r7, #6
 800141a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800141c:	231f      	movs	r3, #31
 800141e:	18fb      	adds	r3, r7, r3
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	225c      	movs	r2, #92	; 0x5c
 8001428:	5c9b      	ldrb	r3, [r3, r2]
 800142a:	2b01      	cmp	r3, #1
 800142c:	d101      	bne.n	8001432 <HAL_SPI_Transmit+0x26>
 800142e:	2302      	movs	r3, #2
 8001430:	e140      	b.n	80016b4 <HAL_SPI_Transmit+0x2a8>
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	225c      	movs	r2, #92	; 0x5c
 8001436:	2101      	movs	r1, #1
 8001438:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800143a:	f7ff f8b3 	bl	80005a4 <HAL_GetTick>
 800143e:	0003      	movs	r3, r0
 8001440:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001442:	2316      	movs	r3, #22
 8001444:	18fb      	adds	r3, r7, r3
 8001446:	1dba      	adds	r2, r7, #6
 8001448:	8812      	ldrh	r2, [r2, #0]
 800144a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	225d      	movs	r2, #93	; 0x5d
 8001450:	5c9b      	ldrb	r3, [r3, r2]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b01      	cmp	r3, #1
 8001456:	d004      	beq.n	8001462 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8001458:	231f      	movs	r3, #31
 800145a:	18fb      	adds	r3, r7, r3
 800145c:	2202      	movs	r2, #2
 800145e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001460:	e11d      	b.n	800169e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_SPI_Transmit+0x64>
 8001468:	1dbb      	adds	r3, r7, #6
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d104      	bne.n	800147a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001470:	231f      	movs	r3, #31
 8001472:	18fb      	adds	r3, r7, r3
 8001474:	2201      	movs	r2, #1
 8001476:	701a      	strb	r2, [r3, #0]
    goto error;
 8001478:	e111      	b.n	800169e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	225d      	movs	r2, #93	; 0x5d
 800147e:	2103      	movs	r1, #3
 8001480:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2200      	movs	r2, #0
 8001486:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	1dba      	adds	r2, r7, #6
 8001492:	8812      	ldrh	r2, [r2, #0]
 8001494:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	1dba      	adds	r2, r7, #6
 800149a:	8812      	ldrh	r2, [r2, #0]
 800149c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	2200      	movs	r2, #0
 80014a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2244      	movs	r2, #68	; 0x44
 80014a8:	2100      	movs	r1, #0
 80014aa:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	2246      	movs	r2, #70	; 0x46
 80014b0:	2100      	movs	r1, #0
 80014b2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2200      	movs	r2, #0
 80014b8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2200      	movs	r2, #0
 80014be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	689a      	ldr	r2, [r3, #8]
 80014c4:	2380      	movs	r3, #128	; 0x80
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d110      	bne.n	80014ee <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2140      	movs	r1, #64	; 0x40
 80014d8:	438a      	bics	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2180      	movs	r1, #128	; 0x80
 80014e8:	01c9      	lsls	r1, r1, #7
 80014ea:	430a      	orrs	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2240      	movs	r2, #64	; 0x40
 80014f6:	4013      	ands	r3, r2
 80014f8:	2b40      	cmp	r3, #64	; 0x40
 80014fa:	d007      	beq.n	800150c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2140      	movs	r1, #64	; 0x40
 8001508:	430a      	orrs	r2, r1
 800150a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	68da      	ldr	r2, [r3, #12]
 8001510:	23e0      	movs	r3, #224	; 0xe0
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	429a      	cmp	r2, r3
 8001516:	d94e      	bls.n	80015b6 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <HAL_SPI_Transmit+0x11e>
 8001520:	2316      	movs	r3, #22
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	881b      	ldrh	r3, [r3, #0]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d13f      	bne.n	80015aa <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800152e:	881a      	ldrh	r2, [r3, #0]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800153a:	1c9a      	adds	r2, r3, #2
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001544:	b29b      	uxth	r3, r3
 8001546:	3b01      	subs	r3, #1
 8001548:	b29a      	uxth	r2, r3
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800154e:	e02c      	b.n	80015aa <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	2202      	movs	r2, #2
 8001558:	4013      	ands	r3, r2
 800155a:	2b02      	cmp	r3, #2
 800155c:	d112      	bne.n	8001584 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001562:	881a      	ldrh	r2, [r3, #0]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800156e:	1c9a      	adds	r2, r3, #2
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001578:	b29b      	uxth	r3, r3
 800157a:	3b01      	subs	r3, #1
 800157c:	b29a      	uxth	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001582:	e012      	b.n	80015aa <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001584:	f7ff f80e 	bl	80005a4 <HAL_GetTick>
 8001588:	0002      	movs	r2, r0
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d802      	bhi.n	800159a <HAL_SPI_Transmit+0x18e>
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	3301      	adds	r3, #1
 8001598:	d102      	bne.n	80015a0 <HAL_SPI_Transmit+0x194>
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d104      	bne.n	80015aa <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 80015a0:	231f      	movs	r3, #31
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	2203      	movs	r2, #3
 80015a6:	701a      	strb	r2, [r3, #0]
          goto error;
 80015a8:	e079      	b.n	800169e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1cd      	bne.n	8001550 <HAL_SPI_Transmit+0x144>
 80015b4:	e04f      	b.n	8001656 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d004      	beq.n	80015c8 <HAL_SPI_Transmit+0x1bc>
 80015be:	2316      	movs	r3, #22
 80015c0:	18fb      	adds	r3, r7, r3
 80015c2:	881b      	ldrh	r3, [r3, #0]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d141      	bne.n	800164c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	330c      	adds	r3, #12
 80015d2:	7812      	ldrb	r2, [r2, #0]
 80015d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015da:	1c5a      	adds	r2, r3, #1
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80015ee:	e02d      	b.n	800164c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d113      	bne.n	8001626 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	330c      	adds	r3, #12
 8001608:	7812      	ldrb	r2, [r2, #0]
 800160a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001610:	1c5a      	adds	r2, r3, #1
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800161a:	b29b      	uxth	r3, r3
 800161c:	3b01      	subs	r3, #1
 800161e:	b29a      	uxth	r2, r3
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001624:	e012      	b.n	800164c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001626:	f7fe ffbd 	bl	80005a4 <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d802      	bhi.n	800163c <HAL_SPI_Transmit+0x230>
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	3301      	adds	r3, #1
 800163a:	d102      	bne.n	8001642 <HAL_SPI_Transmit+0x236>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d104      	bne.n	800164c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8001642:	231f      	movs	r3, #31
 8001644:	18fb      	adds	r3, r7, r3
 8001646:	2203      	movs	r2, #3
 8001648:	701a      	strb	r2, [r3, #0]
          goto error;
 800164a:	e028      	b.n	800169e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001650:	b29b      	uxth	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1cc      	bne.n	80015f0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	6839      	ldr	r1, [r7, #0]
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	0018      	movs	r0, r3
 800165e:	f000 f951 	bl	8001904 <SPI_EndRxTxTransaction>
 8001662:	1e03      	subs	r3, r0, #0
 8001664:	d002      	beq.n	800166c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2220      	movs	r2, #32
 800166a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d10a      	bne.n	800168a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800168e:	2b00      	cmp	r3, #0
 8001690:	d004      	beq.n	800169c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8001692:	231f      	movs	r3, #31
 8001694:	18fb      	adds	r3, r7, r3
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e000      	b.n	800169e <HAL_SPI_Transmit+0x292>
  }

error:
 800169c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	225d      	movs	r2, #93	; 0x5d
 80016a2:	2101      	movs	r1, #1
 80016a4:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	225c      	movs	r2, #92	; 0x5c
 80016aa:	2100      	movs	r1, #0
 80016ac:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80016ae:	231f      	movs	r3, #31
 80016b0:	18fb      	adds	r3, r7, r3
 80016b2:	781b      	ldrb	r3, [r3, #0]
}
 80016b4:	0018      	movs	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b008      	add	sp, #32
 80016ba:	bd80      	pop	{r7, pc}

080016bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b088      	sub	sp, #32
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	1dfb      	adds	r3, r7, #7
 80016ca:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80016cc:	f7fe ff6a 	bl	80005a4 <HAL_GetTick>
 80016d0:	0002      	movs	r2, r0
 80016d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016d4:	1a9b      	subs	r3, r3, r2
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	18d3      	adds	r3, r2, r3
 80016da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80016dc:	f7fe ff62 	bl	80005a4 <HAL_GetTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80016e4:	4b3a      	ldr	r3, [pc, #232]	; (80017d0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	015b      	lsls	r3, r3, #5
 80016ea:	0d1b      	lsrs	r3, r3, #20
 80016ec:	69fa      	ldr	r2, [r7, #28]
 80016ee:	4353      	muls	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80016f2:	e058      	b.n	80017a6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	3301      	adds	r3, #1
 80016f8:	d055      	beq.n	80017a6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80016fa:	f7fe ff53 	bl	80005a4 <HAL_GetTick>
 80016fe:	0002      	movs	r2, r0
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	69fa      	ldr	r2, [r7, #28]
 8001706:	429a      	cmp	r2, r3
 8001708:	d902      	bls.n	8001710 <SPI_WaitFlagStateUntilTimeout+0x54>
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d142      	bne.n	8001796 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	21e0      	movs	r1, #224	; 0xe0
 800171c:	438a      	bics	r2, r1
 800171e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	2382      	movs	r3, #130	; 0x82
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	429a      	cmp	r2, r3
 800172a:	d113      	bne.n	8001754 <SPI_WaitFlagStateUntilTimeout+0x98>
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	2380      	movs	r3, #128	; 0x80
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	429a      	cmp	r2, r3
 8001736:	d005      	beq.n	8001744 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	2380      	movs	r3, #128	; 0x80
 800173e:	00db      	lsls	r3, r3, #3
 8001740:	429a      	cmp	r2, r3
 8001742:	d107      	bne.n	8001754 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2140      	movs	r1, #64	; 0x40
 8001750:	438a      	bics	r2, r1
 8001752:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	019b      	lsls	r3, r3, #6
 800175c:	429a      	cmp	r2, r3
 800175e:	d110      	bne.n	8001782 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	491a      	ldr	r1, [pc, #104]	; (80017d4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800176c:	400a      	ands	r2, r1
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	2180      	movs	r1, #128	; 0x80
 800177c:	0189      	lsls	r1, r1, #6
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	225d      	movs	r2, #93	; 0x5d
 8001786:	2101      	movs	r1, #1
 8001788:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	225c      	movs	r2, #92	; 0x5c
 800178e:	2100      	movs	r1, #0
 8001790:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e017      	b.n	80017c6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	3b01      	subs	r3, #1
 80017a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	4013      	ands	r3, r2
 80017b0:	68ba      	ldr	r2, [r7, #8]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	425a      	negs	r2, r3
 80017b6:	4153      	adcs	r3, r2
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	001a      	movs	r2, r3
 80017bc:	1dfb      	adds	r3, r7, #7
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d197      	bne.n	80016f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	0018      	movs	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	b008      	add	sp, #32
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	46c0      	nop			; (mov r8, r8)
 80017d0:	20000000 	.word	0x20000000
 80017d4:	ffffdfff 	.word	0xffffdfff

080017d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
 80017e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80017e6:	f7fe fedd 	bl	80005a4 <HAL_GetTick>
 80017ea:	0002      	movs	r2, r0
 80017ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ee:	1a9b      	subs	r3, r3, r2
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	18d3      	adds	r3, r2, r3
 80017f4:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80017f6:	f7fe fed5 	bl	80005a4 <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80017fe:	4b3f      	ldr	r3, [pc, #252]	; (80018fc <SPI_WaitFifoStateUntilTimeout+0x124>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	0013      	movs	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	189b      	adds	r3, r3, r2
 8001808:	00da      	lsls	r2, r3, #3
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	0d1b      	lsrs	r3, r3, #20
 800180e:	69fa      	ldr	r2, [r7, #28]
 8001810:	4353      	muls	r3, r2
 8001812:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8001814:	e064      	b.n	80018e0 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	23c0      	movs	r3, #192	; 0xc0
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	429a      	cmp	r2, r3
 800181e:	d106      	bne.n	800182e <SPI_WaitFifoStateUntilTimeout+0x56>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d103      	bne.n	800182e <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	330c      	adds	r3, #12
 800182c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	3301      	adds	r3, #1
 8001832:	d055      	beq.n	80018e0 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001834:	f7fe feb6 	bl	80005a4 <HAL_GetTick>
 8001838:	0002      	movs	r2, r0
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	69fa      	ldr	r2, [r7, #28]
 8001840:	429a      	cmp	r2, r3
 8001842:	d902      	bls.n	800184a <SPI_WaitFifoStateUntilTimeout+0x72>
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d142      	bne.n	80018d0 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	685a      	ldr	r2, [r3, #4]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	21e0      	movs	r1, #224	; 0xe0
 8001856:	438a      	bics	r2, r1
 8001858:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	685a      	ldr	r2, [r3, #4]
 800185e:	2382      	movs	r3, #130	; 0x82
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	429a      	cmp	r2, r3
 8001864:	d113      	bne.n	800188e <SPI_WaitFifoStateUntilTimeout+0xb6>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	021b      	lsls	r3, r3, #8
 800186e:	429a      	cmp	r2, r3
 8001870:	d005      	beq.n	800187e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	689a      	ldr	r2, [r3, #8]
 8001876:	2380      	movs	r3, #128	; 0x80
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	429a      	cmp	r2, r3
 800187c:	d107      	bne.n	800188e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2140      	movs	r1, #64	; 0x40
 800188a:	438a      	bics	r2, r1
 800188c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	019b      	lsls	r3, r3, #6
 8001896:	429a      	cmp	r2, r3
 8001898:	d110      	bne.n	80018bc <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4916      	ldr	r1, [pc, #88]	; (8001900 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80018a6:	400a      	ands	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2180      	movs	r1, #128	; 0x80
 80018b6:	0189      	lsls	r1, r1, #6
 80018b8:	430a      	orrs	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	225d      	movs	r2, #93	; 0x5d
 80018c0:	2101      	movs	r1, #1
 80018c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	225c      	movs	r2, #92	; 0x5c
 80018c8:	2100      	movs	r1, #0
 80018ca:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e010      	b.n	80018f2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	3b01      	subs	r3, #1
 80018de:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	68ba      	ldr	r2, [r7, #8]
 80018e8:	4013      	ands	r3, r2
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d192      	bne.n	8001816 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	0018      	movs	r0, r3
 80018f4:	46bd      	mov	sp, r7
 80018f6:	b008      	add	sp, #32
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	20000000 	.word	0x20000000
 8001900:	ffffdfff 	.word	0xffffdfff

08001904 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af02      	add	r7, sp, #8
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001910:	68ba      	ldr	r2, [r7, #8]
 8001912:	23c0      	movs	r3, #192	; 0xc0
 8001914:	0159      	lsls	r1, r3, #5
 8001916:	68f8      	ldr	r0, [r7, #12]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	0013      	movs	r3, r2
 800191e:	2200      	movs	r2, #0
 8001920:	f7ff ff5a 	bl	80017d8 <SPI_WaitFifoStateUntilTimeout>
 8001924:	1e03      	subs	r3, r0, #0
 8001926:	d007      	beq.n	8001938 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800192c:	2220      	movs	r2, #32
 800192e:	431a      	orrs	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e027      	b.n	8001988 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001938:	68ba      	ldr	r2, [r7, #8]
 800193a:	68f8      	ldr	r0, [r7, #12]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	0013      	movs	r3, r2
 8001942:	2200      	movs	r2, #0
 8001944:	2180      	movs	r1, #128	; 0x80
 8001946:	f7ff feb9 	bl	80016bc <SPI_WaitFlagStateUntilTimeout>
 800194a:	1e03      	subs	r3, r0, #0
 800194c:	d007      	beq.n	800195e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001952:	2220      	movs	r2, #32
 8001954:	431a      	orrs	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e014      	b.n	8001988 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800195e:	68ba      	ldr	r2, [r7, #8]
 8001960:	23c0      	movs	r3, #192	; 0xc0
 8001962:	00d9      	lsls	r1, r3, #3
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	9300      	str	r3, [sp, #0]
 800196a:	0013      	movs	r3, r2
 800196c:	2200      	movs	r2, #0
 800196e:	f7ff ff33 	bl	80017d8 <SPI_WaitFifoStateUntilTimeout>
 8001972:	1e03      	subs	r3, r0, #0
 8001974:	d007      	beq.n	8001986 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800197a:	2220      	movs	r2, #32
 800197c:	431a      	orrs	r2, r3
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001982:	2303      	movs	r3, #3
 8001984:	e000      	b.n	8001988 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001986:	2300      	movs	r3, #0
}
 8001988:	0018      	movs	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	b004      	add	sp, #16
 800198e:	bd80      	pop	{r7, pc}

08001990 <__libc_init_array>:
 8001990:	b570      	push	{r4, r5, r6, lr}
 8001992:	2600      	movs	r6, #0
 8001994:	4d0c      	ldr	r5, [pc, #48]	; (80019c8 <__libc_init_array+0x38>)
 8001996:	4c0d      	ldr	r4, [pc, #52]	; (80019cc <__libc_init_array+0x3c>)
 8001998:	1b64      	subs	r4, r4, r5
 800199a:	10a4      	asrs	r4, r4, #2
 800199c:	42a6      	cmp	r6, r4
 800199e:	d109      	bne.n	80019b4 <__libc_init_array+0x24>
 80019a0:	2600      	movs	r6, #0
 80019a2:	f000 f821 	bl	80019e8 <_init>
 80019a6:	4d0a      	ldr	r5, [pc, #40]	; (80019d0 <__libc_init_array+0x40>)
 80019a8:	4c0a      	ldr	r4, [pc, #40]	; (80019d4 <__libc_init_array+0x44>)
 80019aa:	1b64      	subs	r4, r4, r5
 80019ac:	10a4      	asrs	r4, r4, #2
 80019ae:	42a6      	cmp	r6, r4
 80019b0:	d105      	bne.n	80019be <__libc_init_array+0x2e>
 80019b2:	bd70      	pop	{r4, r5, r6, pc}
 80019b4:	00b3      	lsls	r3, r6, #2
 80019b6:	58eb      	ldr	r3, [r5, r3]
 80019b8:	4798      	blx	r3
 80019ba:	3601      	adds	r6, #1
 80019bc:	e7ee      	b.n	800199c <__libc_init_array+0xc>
 80019be:	00b3      	lsls	r3, r6, #2
 80019c0:	58eb      	ldr	r3, [r5, r3]
 80019c2:	4798      	blx	r3
 80019c4:	3601      	adds	r6, #1
 80019c6:	e7f2      	b.n	80019ae <__libc_init_array+0x1e>
 80019c8:	08001a3c 	.word	0x08001a3c
 80019cc:	08001a3c 	.word	0x08001a3c
 80019d0:	08001a3c 	.word	0x08001a3c
 80019d4:	08001a40 	.word	0x08001a40

080019d8 <memset>:
 80019d8:	0003      	movs	r3, r0
 80019da:	1812      	adds	r2, r2, r0
 80019dc:	4293      	cmp	r3, r2
 80019de:	d100      	bne.n	80019e2 <memset+0xa>
 80019e0:	4770      	bx	lr
 80019e2:	7019      	strb	r1, [r3, #0]
 80019e4:	3301      	adds	r3, #1
 80019e6:	e7f9      	b.n	80019dc <memset+0x4>

080019e8 <_init>:
 80019e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019ea:	46c0      	nop			; (mov r8, r8)
 80019ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ee:	bc08      	pop	{r3}
 80019f0:	469e      	mov	lr, r3
 80019f2:	4770      	bx	lr

080019f4 <_fini>:
 80019f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019f6:	46c0      	nop			; (mov r8, r8)
 80019f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019fa:	bc08      	pop	{r3}
 80019fc:	469e      	mov	lr, r3
 80019fe:	4770      	bx	lr
