tsmc3eff-12_15M_1X_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Z /remote/cad-rep/fab/f101-tsmc/3nm/logic/FF/common/rules/icv/drc/ver1.0a/orig/LOGIC_TopMz_DRC/ICVN3LO_15M_1X1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_001.10a.encrypt
tsmc3eff-12_15M_1X_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Z_SHDMIM /remote/cad-rep/fab/f101-tsmc/3nm/logic/FF/common/rules/icv/drc/ver1.0a/orig/LOGIC_TopMz_DRC/ICVN3LO_15M_1X1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_001.10a.encrypt
tsmc3eff-12_17M_1X_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_6Y_hvhvhv_2Yy2R /remote/cad-rep/fab/f101-tsmc/3nm/logic/FF/common/rules/icv/drc/ver1.0a/orig/LOGIC_TopMr_DRC/ICVN3LO_17M_1X1Xb1Xc1Xd1Ya1Yb6Y2Yy2R_001.10a.encrypt
tsmc3eff-12_19M_1X_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_6Y_hvhvhv_2Yy2Yx2R /remote/cad-rep/fab/f101-tsmc/3nm/logic/FF/common/rules/icv/drc/ver1.0a/orig/LOGIC_TopMr_DRC/ICVN3LO_19M_1X1Xb1Xc1Xd1Ya1Yb6Y2Yy2Yx2R_001.10a.encrypt
