[connectivity]
sp=sbl_d_1_opt_accel_1.img_update_0_sm32_066_read_pipe0:DDR[0]
sp=sbl_d_1_opt_accel_1.sbl_d_1_update_0_sm35_048_write_pipe0:DDR[1]
