$date
2023-09-02T17:08+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module My_Queue $end
 $var wire 1 ( io_in_ready $end
 $var wire 1 , io_out_ready $end
 $var wire 1 : que2 $end
 $var wire 1 Q que1 $end
 $var wire 8 R io_out_bits $end
 $var wire 1 [ clock $end
 $var wire 1 \ io_in_valid $end
 $var wire 1 a io_out_valid $end
 $var wire 8 y io_in_bits $end
 $var wire 1 z reset $end
  $scope module que1 $end
   $var wire 3 ! value_1 $end
   $var wire 1 & wrap_1 $end
   $var wire 1 ' _empty_T $end
   $var wire 3 ) _value_T_3 $end
   $var wire 1 . _T $end
   $var wire 1 ; do_deq $end
   $var wire 1 = reset $end
   $var wire 3 B _GEN_6 $end
   $var wire 8 F io_enq_bits $end
   $var wire 8 H io_deq_bits $end
   $var wire 1 K _GEN_9 $end
   $var wire 3 L _GEN_0 $end
   $var wire 1 N io_enq_ready $end
   $var wire 1 P wrap $end
   $var wire 4 S _value_T_2 $end
   $var wire 1 W full $end
   $var wire 1 Y io_deq_valid $end
   $var wire 1 Z empty $end
   $var wire 1 b maybe_full $end
   $var wire 1 g do_enq $end
   $var wire 3 i _GEN_8 $end
   $var wire 8 j ram $end
   $var wire 1 m clock $end
   $var wire 1 s io_deq_ready $end
   $var wire 3 v _value_T_1 $end
   $var wire 1 | ptr_match $end
   $var wire 3 } value $end
   $var wire 1 "! io_enq_valid $end
   $var wire 4 "" _value_T $end
   $var wire 3 "$ _GEN_7 $end
    $scope module ram $end
     $var wire 8 r MPORT $end
      $scope module MPORT $end
       $var wire 1 0 mask $end
       $var wire 1 8 clk $end
       $var wire 8 > pipeline_data_0 $end
       $var wire 3 G addr $end
       $var wire 1 O en $end
       $var wire 8 h data $end
       $var wire 3 q pipeline_addr_0 $end
       $var wire 1 w pipeline_valid_0 $end
       $var wire 1 "# valid $end
      $upscope $end
      $scope module io_deq_bits_MPORT $end
       $var wire 3 5 addr $end
       $var wire 1 U en $end
       $var wire 8 X data $end
       $var wire 1 f clk $end
      $upscope $end
    $upscope $end
  $upscope $end
  $scope module que2 $end
   $var wire 4 " _value_T_2 $end
   $var wire 1 % do_deq $end
   $var wire 8 * ram $end
   $var wire 3 - _GEN_6 $end
   $var wire 8 2 io_deq_bits $end
   $var wire 1 3 _GEN_9 $end
   $var wire 3 4 _GEN_0 $end
   $var wire 1 6 ptr_match $end
   $var wire 1 7 empty $end
   $var wire 1 ? maybe_full $end
   $var wire 1 @ io_enq_ready $end
   $var wire 8 A io_enq_bits $end
   $var wire 1 C do_enq $end
   $var wire 1 D io_deq_valid $end
   $var wire 3 E _value_T_1 $end
   $var wire 3 J _GEN_8 $end
   $var wire 1 M clock $end
   $var wire 3 T value $end
   $var wire 1 ^ io_deq_ready $end
   $var wire 1 _ wrap $end
   $var wire 1 ` _T $end
   $var wire 3 d value_1 $end
   $var wire 1 e full $end
   $var wire 4 k _value_T $end
   $var wire 1 n io_enq_valid $end
   $var wire 3 o _GEN_7 $end
   $var wire 3 t _value_T_3 $end
   $var wire 1 x _empty_T $end
   $var wire 1 { wrap_1 $end
   $var wire 1 ~ reset $end
    $scope module ram $end
     $var wire 8 1 MPORT $end
      $scope module MPORT $end
       $var wire 1 # mask $end
       $var wire 1 $ valid $end
       $var wire 3 + addr $end
       $var wire 8 / pipeline_data_0 $end
       $var wire 1 9 pipeline_valid_0 $end
       $var wire 1 < en $end
       $var wire 8 I data $end
       $var wire 3 c pipeline_addr_0 $end
       $var wire 1 u clk $end
      $upscope $end
      $scope module io_deq_bits_MPORT $end
       $var wire 3 V addr $end
       $var wire 1 ] clk $end
       $var wire 1 l en $end
       $var wire 8 p data $end
      $upscope $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
0C
b000 d
0;
0&
b000 G
b0000 S
0Z
b00000000 y
0=
b00000000 2
b000 }
b00000000 *
07
b00000000 I
b00000000 A
0N
09
b000 E
b00000000 X
0m
0e
0P
b000 q
03
b000 T
0|
0g
b000 V
0~
0a
0D
0"#
0x
b000 o
0[
b000 5
0z
0]
b000 i
0@
b00000000 R
b000 L
1U
0_
0W
1#
b000 c
0"!
0%
1l
b00000000 /
0n
b000 "$
0Y
0<
0'
b00000000 F
b00000000 1
b000 +
b000 t
b0000 "
b000 J
06
b00000000 H
b000 B
b0000 k
b000 -
b000 v
0M
08
10
0O
0:
b000 )
0{
0f
0Q
b000 !
b00000000 p
b00000000 >
0`
0K
b00000000 r
b00000000 j
0.
b0000 ""
0w
0b
0(
b000 4
0\
0?
0s
0^
b00000000 h
0,
0$
0u
$end
#0
b001 4
b001 "$
b001 v
b0001 S
b001 o
1~
b001 E
1x
16
1=
1'
17
b001 L
1(
1Z
b001 )
1N
b0001 "
1@
1s
b0001 k
1z
b0001 ""
1|
b001 t
#1
1f
1u
18
1]
1[
1m
1M
#6
0f
0u
b001 B
1g
1.
b00001000 h
1K
0~
0=
0[
0M
1\
b00001000 F
b00001000 y
1"!
08
0z
0]
1"#
1O
0m
#11
13
1f
1<
b001 }
b001 i
b010 L
1b
1M
b001 G
b0010 ""
1]
b00001000 H
b00001000 I
0|
b00001000 A
b010 B
1u
1`
b001 -
b00001000 X
1C
b010 v
0.
1Y
1w
0'
0Z
1[
b00001000 >
18
1$
1m
1;
1n
#16
0f
0u
08
0]
0[
0m
0M
#21
1f
b010 4
b010 "$
b00001000 R
b010 }
b001 5
b0010 S
06
b010 i
1a
b011 L
07
b00001000 /
1M
b010 G
b00001000 2
b0011 ""
1]
b001 +
b011 B
1u
b010 -
b011 v
1D
b010 E
0x
b00001000 p
1[
b010 )
b001 q
b001 !
b001 T
1?
18
b0010 k
19
1m
#26
0f
0u
08
0]
0[
0m
0M
#31
b100 B
1u
b011 -
1f
b011 4
b011 "$
b100 v
b011 }
b010 5
b0011 S
b011 E
b011 i
b100 L
1[
1M
b011 )
b010 q
b010 !
b010 T
b001 c
18
b0011 k
b011 G
b0100 ""
1]
b010 +
1m
#36
0f
0u
08
0]
0[
0m
0M
#41
1f
b100 4
b100 "$
b100 }
b011 5
b0100 S
b100 i
b000 L
1M
b010 c
b100 G
b0101 ""
1]
b011 +
b000 B
1u
b100 -
b101 v
b100 E
1[
b100 )
b011 q
b011 !
b011 T
18
b0100 k
1m
1P
#46
0f
0u
08
0]
0[
0m
0M
#51
1f
b000 4
b000 "$
b000 }
b100 5
b0101 S
b000 i
b001 L
1M
b011 c
b000 G
b0001 ""
1]
b100 +
1_
b001 B
1u
b000 -
b001 v
1&
b101 E
1[
b101 )
b100 q
b100 !
b100 T
18
b0101 k
1m
0P
#56
0f
0u
08
0]
0[
0m
0M
#61
1f
0<
b001 4
b001 "$
b001 }
b000 5
b0001 S
16
b010 L
1M
b100 c
b001 G
1e
b0010 ""
1]
b000 +
0_
b010 B
1u
0`
0C
b010 v
1.
0&
b001 E
1[
b001 )
b000 q
b000 !
b000 T
0@
0s
18
b0001 k
0$
1m
0;
#66
0f
0u
08
0]
0[
0m
0M
#71
b011 B
1u
1f
b011 v
b010 }
b011 L
1[
1M
b001 q
b000 c
18
b010 G
b0011 ""
09
1]
1m
#76
0f
0u
08
0]
0[
0m
0M
#81
b100 B
1u
1f
b100 v
b011 }
b100 L
1[
1M
b010 q
18
b011 G
b0100 ""
1]
1m
#86
0f
0u
08
0]
0[
0m
0M
#91
b000 B
1u
1f
b101 v
b100 }
b000 L
1[
1M
b011 q
18
b100 G
b0101 ""
1]
1m
1P
#96
0f
0u
08
0]
0[
0m
0M
#101
1f
1u
0g
b001 v
0.
b000 }
b001 L
1[
0(
1M
b100 q
0N
18
b000 G
b0001 ""
1]
1W
0"#
0O
1m
1|
0P
#106
0f
0u
08
0]
0[
0m
0M
#111
1f
1u
18
0w
1]
1[
1m
1M
b000 q
#116
0f
0u
08
0]
0[
0m
0M
#121
1f
1u
18
1]
1[
1m
1M
#126
0f
0u
08
0]
0[
0m
0M
#131
1f
1u
18
1]
1[
1m
1M
#136
0f
0u
08
0]
0[
0m
0M
#141
1f
1u
18
1]
1[
1m
1M
#146
0f
0u
08
0]
0[
0m
0M
#151
1f
1u
18
1]
1[
1m
1M
#156
0f
0u
08
0]
0[
0m
0M
#161
1f
1u
18
1]
1[
1m
1M
#166
0f
0u
08
0]
0[
0m
0M
#171
1f
1u
18
1]
1[
1m
1M
#176
0f
0u
08
0]
0[
0m
0M
#181
1f
1u
18
1]
1[
1m
1M
#186
0f
0u
08
0]
0[
0m
0M
#191
1f
1u
18
1]
1[
1m
1M
#196
0f
0u
08
0]
0[
0m
0M
#201
1f
1u
18
1]
1[
1m
1M
#206
13
0f
0u
0`
0%
b000 J
b00000000 h
0[
0M
0\
b00000000 F
b00000000 y
0"!
08
0]
0^
0m
0,
#211
1f
1u
18
1]
1[
1m
b00000000 >
1M
#216
0[
