P5 Printout for CS 3410
----------------------------------
Trace  		trace.4t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		 1024 B
associativity 		4-way
n_set 			16
n_cache_line 	64
tag: 18, index: 4, offset: 10
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
4 2
Processed 999998 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249741
0.n_misses 		260
0.hit_rate 		99.90
0.miss_rate 		0.10
0.n_upgrade_miss 	35
0.n_bus_snoops 	692
0.n_snoop_hits 	139
0.n_writebacks 	100
Memory Traffic:
0.B_written_bus_to_cache 	266240
0.B_written_cache_to_bus_wb 	102400
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	368640
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249783
1.n_misses 		216
1.hit_rate 		99.91
1.miss_rate 		0.09
1.n_upgrade_miss 	72
1.n_bus_snoops 	736
1.n_snoop_hits 	219
1.n_writebacks 	181
Memory Traffic:
1.B_written_bus_to_cache 	221184
1.B_written_cache_to_bus_wb 	185344
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	406528
1.B_total_traffic_wt 	0
    *** Results for Core 2 ***
2.n_cpu_accesses 	249999
2.n_loads 		190395
2.n_stores 		59604
2.n_hits 		249711
2.n_misses 		288
2.hit_rate 		99.88
2.miss_rate 		0.12
2.n_upgrade_miss 	44
2.n_bus_snoops 	664
2.n_snoop_hits 	155
2.n_writebacks 	109
Memory Traffic:
2.B_written_bus_to_cache 	294912
2.B_written_cache_to_bus_wb 	111616
2.B_written_cache_to_bus_wt 	0
2.B_total_traffic_wb 	406528
2.B_total_traffic_wt 	0
    *** Results for Core 3 ***
3.n_cpu_accesses 	249999
3.n_loads 		192244
3.n_stores 		57755
3.n_hits 		249811
3.n_misses 		188
3.hit_rate 		99.92
3.miss_rate 		0.08
3.n_upgrade_miss 	42
3.n_bus_snoops 	764
3.n_snoop_hits 	152
3.n_writebacks 	134
Memory Traffic:
3.B_written_bus_to_cache 	192512
3.B_written_cache_to_bus_wb 	137216
3.B_written_cache_to_bus_wt 	0
3.B_total_traffic_wb 	329728
3.B_total_traffic_wt 	0
