Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 29 14:49:20 2024
| Host         : gbonanno-B450-GAMING-X running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
| Design       : top_bd_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   190 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             294 |           85 |
| No           | No                    | Yes                    |              48 |           20 |
| No           | Yes                   | No                     |              91 |           35 |
| Yes          | No                    | No                     |             349 |          118 |
| Yes          | No                    | Yes                    |             244 |           70 |
| Yes          | Yes                   | No                     |             288 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                             Enable Signal                                             |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0                                                      |                1 |              1 |         1.00 |
|  top_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_1_n_0 |                                                                                                       | top_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/debouncer_0/U0/debounced_int_reg_LDC_i_2_n_0                                                      |                1 |              1 |         1.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/mute_controller_0/U0/p_0_in                                                                       |                1 |              1 |         1.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/moving_average_filte_0/U0/moving_average/aresetn_0                                                |                1 |              2 |         2.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/digilent_jstk2_0/U0/jstk_x_temp[7]_i_1_n_0                                                   |                                                                                                            |                1 |              3 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      |                                                                                                       | top_bd_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                               |                1 |              4 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_2_n_0        | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0             |                1 |              4 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_1_n_0                                                         | top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0                                                              |                2 |              4 |         2.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                               |                3 |              4 |         1.33 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                           | top_bd_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                         |                1 |              6 |         6.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                           | top_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                         |                1 |              6 |         6.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/balance_controller_0/U0/m_axis_tvalid_int_i_1_n_0                                                 |                2 |              6 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                3 |              6 |         2.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/volume_controller_0/U0/multiplier/AR[0]                                                           |                4 |              7 |         1.75 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0   |                                                                                                            |                2 |              7 |         3.50 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0 |                                                                                                            |                2 |              8 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/digilent_jstk2_0/U0/jstk_y_temp[7]_i_1_n_0                                                   |                                                                                                            |                3 |              8 |         2.67 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0    | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0         |                2 |              8 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/debouncer_0/U0/debounced                                                                     | top_bd_i/effect_selector_0/U0/volume_reg[9]_i_2_n_0                                                        |                3 |             10 |         3.33 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/effect_selector_0/U0/p_0_in                                                                  | top_bd_i/effect_selector_0/U0/volume_reg[9]_i_2_n_0                                                        |                6 |             10 |         1.67 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/LFO_0/U0/cnt[10]_i_1_n_0                                                                     | top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0                                                              |                4 |             11 |         2.75 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             12 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      |                                                                                                       | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                5 |             12 |         2.40 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      |                                                                                                       | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                7 |             15 |         2.14 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                5 |             15 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/led_level_controller_0/U0/led_1                                                              | top_bd_i/led_level_controller_0/U0/led[15]_i_3_n_0                                                         |               16 |             16 |         1.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/digilent_jstk2_0/U0/delay_counter[15]_i_1_n_0                                                | top_bd_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0                                           |                4 |             16 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[14]_i_1_n_0        |                4 |             16 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/LFO_0/U0/jstk_val0                                                                           |                                                                                                            |                9 |             17 |         1.89 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/digilent_jstk2_0/U0/jstk_x[9]_i_1_n_0                                                        |                                                                                                            |                4 |             17 |         4.25 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/LFO_0/U0/FSM_onehot_state[0]_i_2_n_0                                                              |                6 |             18 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       | top_bd_i/led_level_controller_0/U0/led[15]_i_3_n_0                                                         |                6 |             18 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             21 |         3.50 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/rdpp1_inst/E[0]                              | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                6 |             21 |         3.50 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/debouncer_0/U0/counter_0                                                                     | top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                         |                6 |             21 |         3.50 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_shift0_in[23]                              |                                                                                                            |                3 |             23 |         7.67 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_shift[23]                                  |                                                                                                            |                3 |             23 |         7.67 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_r_3                                          | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                6 |             24 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/volume_controller_0/U0/saturator/m_axis_tdata[23]_i_1_n_0                                    | top_bd_i/volume_controller_0/U0/saturator/__0/i__n_0                                                       |                4 |             24 |         6.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/mute_controller_0/U0/m_axis_tdata0                                                           | top_bd_i/mute_controller_0/U0//i__n_0                                                                      |                5 |             24 |         4.80 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/led_level_controller_0/U0/dataL_3                                                            | top_bd_i/led_level_controller_0/U0/led[15]_i_3_n_0                                                         |                4 |             24 |         6.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/led_level_controller_0/U0/dataR_2                                                            | top_bd_i/led_level_controller_0/U0/led[15]_i_3_n_0                                                         |                4 |             24 |         6.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tlast1                                       | top_bd_i/moving_average_filte_0/U0/moving_average/aresetn_0                                                |                6 |             24 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/LFO_0/U0/m_axis_tdata0                                                                       |                                                                                                            |                3 |             24 |         8.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l_shift_2                                    |                                                                                                            |                6 |             24 |         4.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_r_shift_1                                    |                                                                                                            |                5 |             24 |         4.80 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/tx_data_l_4                                          | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |                8 |             24 |         3.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/m_axis_tdata_int0                                   |                                                                                                            |                4 |             25 |         6.25 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/LFO_0/U0/channel0                                                                            |                                                                                                            |                5 |             25 |         5.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/all_pass/m_axis_tdata0                                             |                                                                                                            |                7 |             25 |         3.57 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/balance_controller_0/U0/m_axis_tdata[23]_i_1_n_0                                             |                                                                                                            |               23 |             25 |         1.09 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | top_bd_i/axis_dual_i2s_0/inst/tx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                9 |             31 |         3.44 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | top_bd_i/axis_dual_i2s_0/inst/rx_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                8 |             31 |         3.88 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/volume_controller_0/U0/multiplier/m_axis_tdata0                                              |                                                                                                            |               27 |             33 |         1.22 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register[0]_1                               |                                                                                                            |                6 |             38 |         6.33 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register[0]_0                               |                                                                                                            |                5 |             38 |         7.60 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l0                                           | top_bd_i/axis_dual_i2s_0/inst/axis_dual_i2s_inst/rx_data_l[23]_i_1_n_0                                     |               11 |             48 |         4.36 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/r_shift_register[0]_1                               | top_bd_i/moving_average_filte_0/U0/moving_average/aresetn_0                                                |                9 |             50 |         5.56 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      | top_bd_i/moving_average_filte_0/U0/moving_average/l_shift_register[0]_0                               | top_bd_i/moving_average_filte_0/U0/moving_average/aresetn_0                                                |               10 |             50 |         5.00 |
|  top_bd_i/clk_wiz_0/inst/clk_out2                      |                                                                                                       |                                                                                                            |               37 |            121 |         3.27 |
|  top_bd_i/clk_wiz_0/inst/clk_out1                      |                                                                                                       |                                                                                                            |               50 |            175 |         3.50 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


