<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458070411" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458070411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458070945" xil_pn:in_ck="1463839058135505608" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1458070944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="flopr.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="maindec.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux2.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="s12.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="testbench.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1458070961" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1458070961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458070961" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4440119131342655243" xil_pn:start_ts="1458070961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458070411" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4934710183942797755" xil_pn:start_ts="1458070411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458070945" xil_pn:in_ck="1463839058135505608" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1458070945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dmem.v"/>
      <outfile xil_pn:name="flopr.v"/>
      <outfile xil_pn:name="imem.v"/>
      <outfile xil_pn:name="maindec.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux2.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="s12.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="testbench.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1458070973" xil_pn:in_ck="1463839058135505608" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4369301261354119187" xil_pn:start_ts="1458070961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1458072180" xil_pn:in_ck="2403812536079161024" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3254652840144843728" xil_pn:start_ts="1458072180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
