<stg><name>subconv_3x3_8_no_rel</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="2">
<condition id="55">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="37">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="3">
<condition id="53">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="10">
<condition id="38">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="5">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="9" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="10" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
.loopexit:1  %co_cast7 = zext i6 %co to i32

]]></Node>
<StgValue><ssdm name="co_cast7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="6">
<![CDATA[
.loopexit:2  %co_cast7_cast = zext i6 %co to i9

]]></Node>
<StgValue><ssdm name="co_cast7_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.loopexit:3  %tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
.loopexit:4  %p_shl2_cast = zext i8 %tmp_37 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:5  %tmp_38 = sub i9 %p_shl2_cast, %co_cast7_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:6  %tmp_46_cast = sext i9 %tmp_38 to i10

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.loopexit:7  %tmp_39 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:8  %p_shl_cast = zext i9 %tmp_39 to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.loopexit:9  %tmp_40 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="7">
<![CDATA[
.loopexit:10  %p_shl1_cast = zext i7 %tmp_40 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:11  %tmp_41 = add i10 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:12  %exitcond5 = icmp eq i6 %co, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:14  %co_2 = add i6 %co, 1

]]></Node>
<StgValue><ssdm name="co_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:15  br i1 %exitcond5, label %4, label %.preheader70.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader70.preheader:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader70:0  %h = phi i4 [ %h_2, %3 ], [ 1, %.preheader70.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="4">
<![CDATA[
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

]]></Node>
<StgValue><ssdm name="h_cast6_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader70:2  %tmp_42 = add i10 %h_cast6_cast, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader70:3  %tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_42, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="13">
<![CDATA[
.preheader70:4  %p_shl3_cast = zext i13 %tmp_22 to i14

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader70:5  %tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_42, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="11">
<![CDATA[
.preheader70:6  %p_shl4_cast = zext i11 %tmp_23 to i14

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader70:7  %tmp_43 = add i14 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader70:8  %exitcond6 = icmp eq i4 %h, -7

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader70:9  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader70:10  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader69.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:0  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader69:0  %w = phi i4 [ %w_2, %2 ], [ 1, %.preheader69.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="4">
<![CDATA[
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

]]></Node>
<StgValue><ssdm name="w_cast5_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader69:2  %tmp_44 = add i14 %tmp_43, %w_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="14">
<![CDATA[
.preheader69:3  %tmp_54_cast = zext i14 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader69:5  %exitcond7 = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:6  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:7  br i1 %exitcond7, label %3, label %.preheader68.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.preheader:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_2 = add i4 %h, 1

]]></Node>
<StgValue><ssdm name="h_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader68:0  %p_s = phi i8 [ %p_09_1, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader68:1  %m = phi i2 [ %m_2, %.preheader68.loopexit ], [ 0, %.preheader68.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="2">
<![CDATA[
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

]]></Node>
<StgValue><ssdm name="m_cast4_cast"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:3  %tmp_45 = add i10 %m_cast4_cast, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:4  %tmp_24 = shl i10 %tmp_45, 2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader68:5  %tmp_46 = sub i10 %tmp_24, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:6  %exitcond8 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader68:7  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader68:8  %m_2 = add i2 1, %m

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader68:9  br i1 %exitcond8, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp1 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i4

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:2  %tmp_s = add i4 %h, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:3  %tmp_47 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:4  %p_shl6_cast = zext i7 %tmp_47 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_48 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %p_shl7_cast = zext i5 %tmp_48 to i8

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  %tmp_49 = add i8 %p_shl7_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_09_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:1  %n = phi i2 [ %n_2, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="2">
<![CDATA[
.preheader:2  %n_cast3_cast = zext i2 %n to i10

]]></Node>
<StgValue><ssdm name="n_cast3_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %tmp_50 = add i10 %tmp_46, %n_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
.preheader:4  %tmp_61_cast = zext i10 %tmp_50 to i32

]]></Node>
<StgValue><ssdm name="tmp_61_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_61_cast

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %exitcond = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:7  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:8  %n_2 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="2">
<![CDATA[
:1  %tmp2_cast = sext i2 %tmp2 to i4

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_2 = add i4 %w, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="4">
<![CDATA[
:3  %tmp_2_cast_cast = zext i4 %tmp_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_2_cast_cast"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_51 = add i8 %tmp_49, %tmp_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
:54  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader68.loopexit:0  br label %.preheader68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp_62_cast = zext i8 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %buffer1_1_48_8x8_p_V = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %buffer1_1_48_8x8_p_V_1 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_45, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %buffer1_1_48_8x8_p_V_2 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_39, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %buffer1_1_48_8x8_p_V_3 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %buffer1_1_48_8x8_p_V_4 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_34, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %buffer1_1_48_8x8_p_V_5 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_29, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %buffer1_1_48_8x8_p_V_6 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_36, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %buffer1_1_48_8x8_p_V_7 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_43, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %buffer1_1_48_8x8_p_V_8 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_38, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %buffer1_1_48_8x8_p_V_9 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_40, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %buffer1_1_48_8x8_p_V_10 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %buffer1_1_48_8x8_p_V_11 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %buffer1_1_48_8x8_p_V_12 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %buffer1_1_48_8x8_p_V_13 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %buffer1_1_48_8x8_p_V_14 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %buffer1_1_48_8x8_p_V_15 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_47, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %buffer1_1_48_8x8_p_V_16 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_16"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %buffer1_1_48_8x8_p_V_17 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_17"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %buffer1_1_48_8x8_p_V_18 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_18"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %buffer1_1_48_8x8_p_V_19 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_19"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %buffer1_1_48_8x8_p_V_20 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_20"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %buffer1_1_48_8x8_p_V_21 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_21"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %buffer1_1_48_8x8_p_V_22 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_48, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_22"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %buffer1_1_48_8x8_p_V_23 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_27, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_23"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:30  %buffer1_1_48_8x8_p_V_24 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_44, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_24"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %buffer1_1_48_8x8_p_V_25 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_31, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_25"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %buffer1_1_48_8x8_p_V_26 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_37, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_26"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %buffer1_1_48_8x8_p_V_27 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_35, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_27"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  %buffer1_1_48_8x8_p_V_28 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_32, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_28"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %buffer1_1_48_8x8_p_V_29 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_28, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_29"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %buffer1_1_48_8x8_p_V_30 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_30"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:37  %buffer1_1_48_8x8_p_V_31 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_31"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %buffer1_1_48_8x8_p_V_32 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_42, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_32"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %buffer1_1_48_8x8_p_V_33 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_33"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:40  %buffer1_1_48_8x8_p_V_34 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_34"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:41  %buffer1_1_48_8x8_p_V_35 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_41, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_35"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %buffer1_1_48_8x8_p_V_36 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_36"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %buffer1_1_48_8x8_p_V_37 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_25, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_37"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %buffer1_1_48_8x8_p_V_38 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_26, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_38"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %buffer1_1_48_8x8_p_V_39 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_39"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %buffer1_1_48_8x8_p_V_40 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_40"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %buffer1_1_48_8x8_p_V_41 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_30, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_41"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %buffer1_1_48_8x8_p_V_42 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_42"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %buffer1_1_48_8x8_p_V_43 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_43"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %buffer1_1_48_8x8_p_V_44 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_46, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_44"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %buffer1_1_48_8x8_p_V_45 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_45"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:52  %buffer1_1_48_8x8_p_V_46 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_33, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_46"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %buffer1_1_48_8x8_p_V_47 = getelementptr [100 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_62_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_47"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="9">
<![CDATA[
:54  %weight_V_load = load i8* %weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_V_load"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="7">
<![CDATA[
:55  %buffer1_1_48_8x8_p_V_48 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_48"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="7">
<![CDATA[
:56  %buffer1_1_48_8x8_p_V_49 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_49"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="7">
<![CDATA[
:57  %buffer1_1_48_8x8_p_V_50 = load i8* %buffer1_1_48_8x8_p_V_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_50"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
:58  %buffer1_1_48_8x8_p_V_51 = load i8* %buffer1_1_48_8x8_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_51"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="7">
<![CDATA[
:59  %buffer1_1_48_8x8_p_V_52 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_52"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7">
<![CDATA[
:60  %buffer1_1_48_8x8_p_V_53 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_53"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="7">
<![CDATA[
:61  %buffer1_1_48_8x8_p_V_54 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_54"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7">
<![CDATA[
:62  %buffer1_1_48_8x8_p_V_55 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_55"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="7">
<![CDATA[
:63  %buffer1_1_48_8x8_p_V_56 = load i8* %buffer1_1_48_8x8_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_56"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="7">
<![CDATA[
:64  %buffer1_1_48_8x8_p_V_57 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_57"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="7">
<![CDATA[
:65  %buffer1_1_48_8x8_p_V_58 = load i8* %buffer1_1_48_8x8_p_V_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_58"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="7">
<![CDATA[
:66  %buffer1_1_48_8x8_p_V_59 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_59"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
:67  %buffer1_1_48_8x8_p_V_60 = load i8* %buffer1_1_48_8x8_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_60"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="7">
<![CDATA[
:68  %buffer1_1_48_8x8_p_V_61 = load i8* %buffer1_1_48_8x8_p_V_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_61"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="7">
<![CDATA[
:69  %buffer1_1_48_8x8_p_V_62 = load i8* %buffer1_1_48_8x8_p_V_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_62"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
:70  %buffer1_1_48_8x8_p_V_63 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_63"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="7">
<![CDATA[
:71  %buffer1_1_48_8x8_p_V_64 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_64"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="7">
<![CDATA[
:72  %buffer1_1_48_8x8_p_V_65 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_65"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="7">
<![CDATA[
:73  %buffer1_1_48_8x8_p_V_66 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_66"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="7">
<![CDATA[
:74  %buffer1_1_48_8x8_p_V_67 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_67"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="7">
<![CDATA[
:75  %buffer1_1_48_8x8_p_V_68 = load i8* %buffer1_1_48_8x8_p_V_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_68"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="7">
<![CDATA[
:76  %buffer1_1_48_8x8_p_V_69 = load i8* %buffer1_1_48_8x8_p_V_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_69"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="7">
<![CDATA[
:77  %buffer1_1_48_8x8_p_V_70 = load i8* %buffer1_1_48_8x8_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_70"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="7">
<![CDATA[
:78  %buffer1_1_48_8x8_p_V_71 = load i8* %buffer1_1_48_8x8_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_71"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="7">
<![CDATA[
:79  %buffer1_1_48_8x8_p_V_72 = load i8* %buffer1_1_48_8x8_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_72"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
:80  %buffer1_1_48_8x8_p_V_73 = load i8* %buffer1_1_48_8x8_p_V_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_73"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="7">
<![CDATA[
:81  %buffer1_1_48_8x8_p_V_74 = load i8* %buffer1_1_48_8x8_p_V_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_74"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="7">
<![CDATA[
:82  %buffer1_1_48_8x8_p_V_75 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_75"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="7">
<![CDATA[
:83  %buffer1_1_48_8x8_p_V_76 = load i8* %buffer1_1_48_8x8_p_V_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_76"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="7">
<![CDATA[
:84  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_77"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
:85  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_78"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="7">
<![CDATA[
:86  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_79"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="7">
<![CDATA[
:87  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_80"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
:88  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_81"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
:89  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_82"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="7">
<![CDATA[
:90  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_83"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="7">
<![CDATA[
:91  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_84"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="7">
<![CDATA[
:92  %buffer1_1_48_8x8_p_V_85 = load i8* %buffer1_1_48_8x8_p_V_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_85"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="7">
<![CDATA[
:93  %buffer1_1_48_8x8_p_V_86 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_86"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="7">
<![CDATA[
:94  %buffer1_1_48_8x8_p_V_87 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_87"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
:95  %buffer1_1_48_8x8_p_V_88 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_88"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="7">
<![CDATA[
:96  %buffer1_1_48_8x8_p_V_89 = load i8* %buffer1_1_48_8x8_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_89"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
:97  %buffer1_1_48_8x8_p_V_90 = load i8* %buffer1_1_48_8x8_p_V_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_90"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="7">
<![CDATA[
:98  %buffer1_1_48_8x8_p_V_91 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_91"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="7">
<![CDATA[
:99  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V_24, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_92"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="7">
<![CDATA[
:100  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_93"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="7">
<![CDATA[
:101  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_94"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="7">
<![CDATA[
:102  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="7">
<![CDATA[
:55  %buffer1_1_48_8x8_p_V_48 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_48"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="7">
<![CDATA[
:56  %buffer1_1_48_8x8_p_V_49 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_49"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="7">
<![CDATA[
:57  %buffer1_1_48_8x8_p_V_50 = load i8* %buffer1_1_48_8x8_p_V_33, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_50"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="7">
<![CDATA[
:58  %buffer1_1_48_8x8_p_V_51 = load i8* %buffer1_1_48_8x8_p_V_43, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_51"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="7">
<![CDATA[
:59  %buffer1_1_48_8x8_p_V_52 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_52"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="7">
<![CDATA[
:60  %buffer1_1_48_8x8_p_V_53 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_53"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="7">
<![CDATA[
:61  %buffer1_1_48_8x8_p_V_54 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_54"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="7">
<![CDATA[
:62  %buffer1_1_48_8x8_p_V_55 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_55"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="7">
<![CDATA[
:63  %buffer1_1_48_8x8_p_V_56 = load i8* %buffer1_1_48_8x8_p_V, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_56"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="7">
<![CDATA[
:64  %buffer1_1_48_8x8_p_V_57 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_57"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="7">
<![CDATA[
:65  %buffer1_1_48_8x8_p_V_58 = load i8* %buffer1_1_48_8x8_p_V_45, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_58"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="7">
<![CDATA[
:66  %buffer1_1_48_8x8_p_V_59 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_59"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
:67  %buffer1_1_48_8x8_p_V_60 = load i8* %buffer1_1_48_8x8_p_V_47, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_60"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="7">
<![CDATA[
:68  %buffer1_1_48_8x8_p_V_61 = load i8* %buffer1_1_48_8x8_p_V_42, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_61"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="7">
<![CDATA[
:69  %buffer1_1_48_8x8_p_V_62 = load i8* %buffer1_1_48_8x8_p_V_30, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_62"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="7">
<![CDATA[
:70  %buffer1_1_48_8x8_p_V_63 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_63"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="7">
<![CDATA[
:71  %buffer1_1_48_8x8_p_V_64 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_64"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="7">
<![CDATA[
:72  %buffer1_1_48_8x8_p_V_65 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_65"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="7">
<![CDATA[
:73  %buffer1_1_48_8x8_p_V_66 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_66"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="7">
<![CDATA[
:74  %buffer1_1_48_8x8_p_V_67 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_67"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="7">
<![CDATA[
:75  %buffer1_1_48_8x8_p_V_68 = load i8* %buffer1_1_48_8x8_p_V_34, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_68"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="7">
<![CDATA[
:76  %buffer1_1_48_8x8_p_V_69 = load i8* %buffer1_1_48_8x8_p_V_31, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_69"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="7">
<![CDATA[
:77  %buffer1_1_48_8x8_p_V_70 = load i8* %buffer1_1_48_8x8_p_V_36, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_70"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="7">
<![CDATA[
:78  %buffer1_1_48_8x8_p_V_71 = load i8* %buffer1_1_48_8x8_p_V_39, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_71"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="7">
<![CDATA[
:79  %buffer1_1_48_8x8_p_V_72 = load i8* %buffer1_1_48_8x8_p_V_40, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_72"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="7">
<![CDATA[
:80  %buffer1_1_48_8x8_p_V_73 = load i8* %buffer1_1_48_8x8_p_V_37, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_73"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="7">
<![CDATA[
:81  %buffer1_1_48_8x8_p_V_74 = load i8* %buffer1_1_48_8x8_p_V_38, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_74"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="7">
<![CDATA[
:82  %buffer1_1_48_8x8_p_V_75 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_75"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="7">
<![CDATA[
:83  %buffer1_1_48_8x8_p_V_76 = load i8* %buffer1_1_48_8x8_p_V_29, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_76"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="7">
<![CDATA[
:84  %buffer1_1_48_8x8_p_V_77 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_77"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="7">
<![CDATA[
:85  %buffer1_1_48_8x8_p_V_78 = load i8* %buffer1_1_48_8x8_p_V_41, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_78"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="7">
<![CDATA[
:86  %buffer1_1_48_8x8_p_V_79 = load i8* %buffer1_1_48_8x8_p_V_25, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_79"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="7">
<![CDATA[
:87  %buffer1_1_48_8x8_p_V_80 = load i8* %buffer1_1_48_8x8_p_V_28, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_80"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="7">
<![CDATA[
:88  %buffer1_1_48_8x8_p_V_81 = load i8* %buffer1_1_48_8x8_p_V_46, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_81"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="7">
<![CDATA[
:89  %buffer1_1_48_8x8_p_V_82 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_82"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="7">
<![CDATA[
:90  %buffer1_1_48_8x8_p_V_83 = load i8* %buffer1_1_48_8x8_p_V_27, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_83"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="7">
<![CDATA[
:91  %buffer1_1_48_8x8_p_V_84 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_84"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="7">
<![CDATA[
:92  %buffer1_1_48_8x8_p_V_85 = load i8* %buffer1_1_48_8x8_p_V_26, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_85"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="7">
<![CDATA[
:93  %buffer1_1_48_8x8_p_V_86 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_86"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="7">
<![CDATA[
:94  %buffer1_1_48_8x8_p_V_87 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_87"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
:95  %buffer1_1_48_8x8_p_V_88 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_88"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="7">
<![CDATA[
:96  %buffer1_1_48_8x8_p_V_89 = load i8* %buffer1_1_48_8x8_p_V_35, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_89"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
:97  %buffer1_1_48_8x8_p_V_90 = load i8* %buffer1_1_48_8x8_p_V_32, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_90"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="7">
<![CDATA[
:98  %buffer1_1_48_8x8_p_V_91 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_91"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="7">
<![CDATA[
:99  %buffer1_1_48_8x8_p_V_92 = load i8* %buffer1_1_48_8x8_p_V_24, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_92"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="7">
<![CDATA[
:100  %buffer1_1_48_8x8_p_V_93 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_93"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="7">
<![CDATA[
:101  %buffer1_1_48_8x8_p_V_94 = load i8* %buffer1_1_48_8x8_p_V_44, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_94"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="7">
<![CDATA[
:102  %buffer1_1_48_8x8_p_V_95 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_95"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="6">
<![CDATA[
:103  %tmp = call i8 @_ssdm_op_Mux.ap_auto.48i8.i6(i8 %buffer1_1_48_8x8_p_V_48, i8 %buffer1_1_48_8x8_p_V_49, i8 %buffer1_1_48_8x8_p_V_50, i8 %buffer1_1_48_8x8_p_V_51, i8 %buffer1_1_48_8x8_p_V_52, i8 %buffer1_1_48_8x8_p_V_53, i8 %buffer1_1_48_8x8_p_V_54, i8 %buffer1_1_48_8x8_p_V_55, i8 %buffer1_1_48_8x8_p_V_56, i8 %buffer1_1_48_8x8_p_V_57, i8 %buffer1_1_48_8x8_p_V_58, i8 %buffer1_1_48_8x8_p_V_59, i8 %buffer1_1_48_8x8_p_V_60, i8 %buffer1_1_48_8x8_p_V_61, i8 %buffer1_1_48_8x8_p_V_62, i8 %buffer1_1_48_8x8_p_V_63, i8 %buffer1_1_48_8x8_p_V_64, i8 %buffer1_1_48_8x8_p_V_65, i8 %buffer1_1_48_8x8_p_V_66, i8 %buffer1_1_48_8x8_p_V_67, i8 %buffer1_1_48_8x8_p_V_68, i8 %buffer1_1_48_8x8_p_V_69, i8 %buffer1_1_48_8x8_p_V_70, i8 %buffer1_1_48_8x8_p_V_71, i8 %buffer1_1_48_8x8_p_V_72, i8 %buffer1_1_48_8x8_p_V_73, i8 %buffer1_1_48_8x8_p_V_74, i8 %buffer1_1_48_8x8_p_V_75, i8 %buffer1_1_48_8x8_p_V_76, i8 %buffer1_1_48_8x8_p_V_77, i8 %buffer1_1_48_8x8_p_V_78, i8 %buffer1_1_48_8x8_p_V_79, i8 %buffer1_1_48_8x8_p_V_80, i8 %buffer1_1_48_8x8_p_V_81, i8 %buffer1_1_48_8x8_p_V_82, i8 %buffer1_1_48_8x8_p_V_83, i8 %buffer1_1_48_8x8_p_V_84, i8 %buffer1_1_48_8x8_p_V_85, i8 %buffer1_1_48_8x8_p_V_86, i8 %buffer1_1_48_8x8_p_V_87, i8 %buffer1_1_48_8x8_p_V_88, i8 %buffer1_1_48_8x8_p_V_89, i8 %buffer1_1_48_8x8_p_V_90, i8 %buffer1_1_48_8x8_p_V_91, i8 %buffer1_1_48_8x8_p_V_92, i8 %buffer1_1_48_8x8_p_V_93, i8 %buffer1_1_48_8x8_p_V_94, i8 %buffer1_1_48_8x8_p_V_95, i6 %co)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="239" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %tmp_3 = mul i8 %tmp, %weight_V_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:105  %sum_V = add i8 %p_09_1, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:106  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="242" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="6">
<![CDATA[
:0  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %result_V = add i8 %bias_V_load, %p_s

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:2  store i8 %result_V, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %w_2 = add i4 %w, 1

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
