(module "BU4S81G2-BZTR" (layer F.Cu) (tedit 620CE58F)
  (descr "BU4S81G2-BZTR, SSOP-5 Gates and Inverters ROHS")
  (tags "SSOP-5 Gates and Inverters ROHS, Logic ICs, Gates and Inverters")
  (fp_text reference REF** (at 0 -3.5) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value BU4S81G2-BZTR (at 0 3.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 1.350013 1.540005) (end 1.417069 1.540005) (layer F.SilkS) (width 0.254001))
  (fp_circle (center 1.7 1.734061) (end 1.729997 1.734061) (layer F.SilkS) (width 0.059995))
  (fp_line (start -0.8 -1.5) (end -0.8 1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.800025 1.5) (end -0.8 1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.8 -1.5) (end 0.800025 -1.5) (layer F.SilkS) (width 0.254001))
  (fp_line (start 0.800025 1.5) (end 0.800025 -1.5) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at 1.400051 0.949962 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 1.400051 0 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 1.400051 -0.949962 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.400051 -0.949962 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -1.400051 0.949962 270) (size 0.5 0.6) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.5) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/BU4S81G2-BZTR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)