Loading db file '/home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : FIR_Fliter
Version: K-2015.06
Date   : Fri Aug  2 23:54:45 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/FIR/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FIR_Fliter             tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FIR_Fliter                             4.46e-02 1.97e-02 5.89e+06 7.01e-02 100.0
  add_113 (FIR_Fliter_DW01_add_3)         0.000    0.000 9.08e+05 9.08e-04   1.3
  add_114 (FIR_Fliter_DW01_add_2)         0.000    0.000 9.08e+05 9.08e-04   1.3
  add_120 (FIR_Fliter_DW01_add_1)         0.000    0.000 7.87e+05 7.87e-04   1.1
  mux_reset (mux2X1_0)                    0.000 7.01e-06 7.73e+03 1.47e-05   0.0
  mux_clk (mux2X1_1)                   4.46e-02 6.32e-04 1.99e+04 4.52e-02  64.5
1
