
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003760                       # Number of seconds simulated
sim_ticks                                  3760252881                       # Number of ticks simulated
final_tick                               533331597135                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155641                       # Simulator instruction rate (inst/s)
host_op_rate                                   197275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 289252                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887888                       # Number of bytes of host memory used
host_seconds                                 12999.94                       # Real time elapsed on the host
sim_insts                                  2023325559                       # Number of instructions simulated
sim_ops                                    2564567048                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       568320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       354560                       # Number of bytes read from this memory
system.physmem.bytes_read::total               934272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       238720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            238720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4440                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2770                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7299                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1865                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1865                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1565852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    151138771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1463731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     94291531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               248459885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1565852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1463731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3029583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63485092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63485092                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63485092                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1565852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    151138771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1463731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     94291531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              311944977                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9017394                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083857                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531577                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206751                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258592                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194323                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299916                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8830                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16776847                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083857                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494239                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595658                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038249                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        896342                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633858                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8641319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.382548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5045661     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354378      4.10%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337106      3.90%     66.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316386      3.66%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261715      3.03%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188956      2.19%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134312      1.55%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209342      2.42%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793463     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8641319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341990                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.860498                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476353                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       861921                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436263                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42272                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824507                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496672                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19951572                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10445                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824507                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659022                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         487415                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        90385                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289042                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290945                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19353177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        159771                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26834364                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90153968                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90153968                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10039192                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3577                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1848                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           707968                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013673                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23679                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414824                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18040450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14602115                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23312                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5706095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17457888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8641319                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.689802                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3158215     36.55%     36.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1717213     19.87%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355704     15.69%     72.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       814926      9.43%     81.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834592      9.66%     91.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380164      4.40%     95.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243604      2.82%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67304      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69597      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8641319                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63525     58.44%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20934     19.26%     77.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24240     22.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12009626     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200478      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543147     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847270      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14602115                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.619328                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108699                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007444                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37977559                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750227                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14231645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14710814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45667                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666394                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          422                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231703                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824507                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         396572                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15562                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18043914                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        86572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898756                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013673                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1840                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116636                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238542                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14362219                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465110                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239895                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298940                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017762                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            833830                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.592724                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14242235                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14231645                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200431                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24896975                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.578244                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369540                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5805573                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205861                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7816812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.565752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.106756                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3229649     41.32%     41.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047863     26.20%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848848     10.86%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430368      5.51%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450283      5.76%     89.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225799      2.89%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154938      1.98%     94.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89739      1.15%     95.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339325      4.34%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7816812                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339325                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25522095                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36914626                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 376075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.901739                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.901739                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.108968                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.108968                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64921902                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19472711                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18712077                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9017394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3152285                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2567884                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211370                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1268469                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1217164                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332248                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9370                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3142546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17409461                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3152285                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1549412                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3831068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1137290                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        786098                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1538149                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89072                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8681767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.481842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4850699     55.87%     55.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          336993      3.88%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271502      3.13%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          656228      7.56%     70.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174523      2.01%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236398      2.72%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164464      1.89%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96457      1.11%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1894503     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8681767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349578                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930653                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3280724                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       771808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3683611                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23894                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        921728                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535640                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20864477                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1669                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        921728                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3521423                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         114474                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       309198                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3461882                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353057                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20128466                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          367                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141354                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114762                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28148822                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93976633                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93976633                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17265434                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10883388                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4213                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2529                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           990672                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1894707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21514                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       329428                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19007057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15067778                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30487                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6546611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20185320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8681767                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.735566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893652                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3122287     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1831043     21.09%     57.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1189025     13.70%     70.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       885923     10.20%     80.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768496      8.85%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399228      4.60%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       343545      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68238      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73982      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8681767                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89384     69.45%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         20112     15.63%     85.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19209     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12525803     83.13%     83.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210551      1.40%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1683      0.01%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1502777      9.97%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       826964      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15067778                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.670968                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128706                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008542                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38976516                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25558067                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14684034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15196484                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        58315                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       750996                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247622                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        921728                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63458                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8362                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19011279                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43506                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1894707                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980951                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2504                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248738                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14831114                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1408992                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236664                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2215042                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2090397                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            806050                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.644723                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14693921                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14684034                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9554797                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27148251                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.628412                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10117707                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12435852                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6575495                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3435                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214817                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7760039                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602550                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138750                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3095465     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2111788     27.21%     67.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851922     10.98%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       488681      6.30%     84.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392414      5.06%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163386      2.11%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194072      2.50%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95329      1.23%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366982      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7760039                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10117707                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12435852                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1877040                       # Number of memory references committed
system.switch_cpus1.commit.loads              1143711                       # Number of loads committed
system.switch_cpus1.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1783862                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11208581                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253564                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366982                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26404235                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38945065                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 335627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10117707                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12435852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10117707                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.891249                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.891249                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.122021                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.122021                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66718689                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20280007                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19230008                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3428                       # number of misc regfile writes
system.l20.replacements                          4491                       # number of replacements
system.l20.tagsinuse                      1023.423381                       # Cycle average of tags in use
system.l20.total_refs                           22559                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5515                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.090481                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.406002                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.840442                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   731.589322                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           273.587616                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010162                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007657                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.714443                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.267175                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999437                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6033                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6034                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             949                       # number of Writeback hits
system.l20.Writeback_hits::total                  949                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6081                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6082                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6081                       # number of overall hits
system.l20.overall_hits::total                   6082                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4440                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4486                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4440                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4486                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4440                       # number of overall misses
system.l20.overall_misses::total                 4486                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5888650                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    447234282                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      453122932                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5888650                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    447234282                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       453122932                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5888650                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    447234282                       # number of overall miss cycles
system.l20.overall_miss_latency::total      453122932                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10473                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10520                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          949                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              949                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10521                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10568                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10521                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10568                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.423947                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.426426                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422013                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.424489                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422013                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.424489                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100728.441892                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101008.232724                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100728.441892                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101008.232724                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128014.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100728.441892                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101008.232724                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4440                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4486                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4440                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4486                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4440                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4486                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    414293207                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    419843149                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    414293207                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    419843149                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5549942                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    414293207                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    419843149                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.423947                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.426426                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422013                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.424489                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422013                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.424489                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93309.280856                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93589.645341                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93309.280856                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93589.645341                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120650.913043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93309.280856                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93589.645341                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2819                       # number of replacements
system.l21.tagsinuse                      1022.966033                       # Cycle average of tags in use
system.l21.total_refs                           33221                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3843                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.644549                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           16.479700                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.115089                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   713.609467                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           282.761777                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016093                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009878                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.696884                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.276135                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998990                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2853                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2854                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1826                       # number of Writeback hits
system.l21.Writeback_hits::total                 1826                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2905                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2906                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2905                       # number of overall hits
system.l21.overall_hits::total                   2906                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2769                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2812                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2770                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2813                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2770                       # number of overall misses
system.l21.overall_misses::total                 2813                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5305173                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    236544867                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      241850040                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        64748                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        64748                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5305173                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    236609615                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       241914788                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5305173                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    236609615                       # number of overall miss cycles
system.l21.overall_miss_latency::total      241914788                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5622                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5666                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1826                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1826                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5675                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5719                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5675                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5719                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.492529                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.496294                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.488106                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.491869                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.488106                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.491869                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123376.116279                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85426.098592                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86006.415363                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        64748                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        64748                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123376.116279                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85418.633574                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85998.858159                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123376.116279                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85418.633574                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85998.858159                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1239                       # number of writebacks
system.l21.writebacks::total                     1239                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2769                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2812                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2770                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2813                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2770                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2813                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4977502                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    214929428                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    219906930                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        57381                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        57381                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4977502                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    214986809                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    219964311                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4977502                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    214986809                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    219964311                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.492529                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.496294                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.488106                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.491869                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.488106                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.491869                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115755.860465                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77619.872878                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78203.033428                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        57381                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        57381                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 115755.860465                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77612.566426                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78195.631354                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 115755.860465                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77612.566426                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78195.631354                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.693904                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642482                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703473.608844                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.810726                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.883177                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068607                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861992                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930599                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633788                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633788                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633788                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633788                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633788                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633788                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8300009                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8300009                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8300009                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8300009                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633858                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633858                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633858                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633858                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633858                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 118571.557143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 118571.557143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 118571.557143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           23                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           23                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6182608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6182608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6182608                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131544.851064                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131544.851064                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10521                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372795                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10777                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16180.086759                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.362964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.637036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899855                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100145                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128062                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778471                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1733                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1733                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37800                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          174                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37974                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37974                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37974                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37974                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2056716800                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2056716800                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4829570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4829570                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2061546370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2061546370                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2061546370                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2061546370                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1733                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944507                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944507                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944507                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944507                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032422                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019529                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019529                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019529                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019529                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54410.497354                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54410.497354                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27756.149425                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27756.149425                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54288.364934                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54288.364934                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54288.364934                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54288.364934                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          949                       # number of writebacks
system.cpu0.dcache.writebacks::total              949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27327                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27327                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27453                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27453                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27453                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10473                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10473                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10521                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10521                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10521                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    501562688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    501562688                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       872773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       872773                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    502435461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    502435461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    502435461                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    502435461                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005411                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005411                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005411                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005411                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47891.023393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47891.023393                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18182.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18182.770833                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47755.485315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47755.485315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47755.485315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47755.485315                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.292702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004754755                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939680.994208                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.292702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064572                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824187                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1538091                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1538091                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1538091                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1538091                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1538091                       # number of overall hits
system.cpu1.icache.overall_hits::total        1538091                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7437941                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7437941                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7437941                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7437941                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7437941                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7437941                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1538149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1538149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1538149                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1538149                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1538149                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1538149                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 128240.362069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 128240.362069                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 128240.362069                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 128240.362069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 128240.362069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 128240.362069                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5440848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5440848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5440848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5440848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5440848                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5440848                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123655.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 123655.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 123655.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 123655.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 123655.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 123655.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5675                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158214963                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5931                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26675.933738                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.808475                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.191525                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882064                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117936                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1068528                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1068528                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       729262                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        729262                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1714                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1797790                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1797790                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1797790                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1797790                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14481                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          462                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14943                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14943                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    941153904                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    941153904                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     31693130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     31693130                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    972847034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    972847034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    972847034                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    972847034                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1083009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1083009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       729724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       729724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1812733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1812733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1812733                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1812733                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013371                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013371                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000633                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000633                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008243                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 64992.328154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64992.328154                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 68599.848485                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68599.848485                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65103.863615                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65103.863615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65103.863615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65103.863615                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       112826                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        56413                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1826                       # number of writebacks
system.cpu1.dcache.writebacks::total             1826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8859                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8859                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          409                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          409                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5622                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5675                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5675                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5675                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    266376786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    266376786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1178276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1178276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    267555062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    267555062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    267555062                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    267555062                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005191                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003131                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47381.143010                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47381.143010                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22231.622642                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22231.622642                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47146.266432                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47146.266432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47146.266432                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47146.266432                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
