Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 02:38:57 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  6           
TIMING-23  Warning           Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.336        0.000                      0                   67        0.262        0.000                      0                   67        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.336        0.000                      0                   67        0.262        0.000                      0                   67        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.298%)  route 3.289ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.089     9.320    display_driver/my_clk/tmp_clk
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[1]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    display_driver/my_clk/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.298%)  route 3.289ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.089     9.320    display_driver/my_clk/tmp_clk
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[2]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    display_driver/my_clk/my_div.div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.298%)  route 3.289ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.089     9.320    display_driver/my_clk/tmp_clk
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    display_driver/my_clk/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.890ns (21.298%)  route 3.289ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.089     9.320    display_driver/my_clk/tmp_clk
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    display_driver/my_clk/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.728%)  route 3.206ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.006     9.237    display_driver/my_clk/tmp_clk
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    14.582    display_driver/my_clk/my_div.div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.728%)  route 3.206ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.006     9.237    display_driver/my_clk/tmp_clk
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    display_driver/my_clk/my_div.div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.728%)  route 3.206ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.006     9.237    display_driver/my_clk/tmp_clk
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    display_driver/my_clk/my_div.div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.728%)  route 3.206ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.006     9.237    display_driver/my_clk/tmp_clk
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[7]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    display_driver/my_clk/my_div.div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.728%)  route 3.206ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.006     9.237    display_driver/my_clk/tmp_clk
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.504    14.845    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    display_driver/my_clk/my_div.div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.890ns (22.042%)  route 3.148ns (77.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.419     7.079    display_driver/my_clk/div_cnt[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.203 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.286     7.489    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.613 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.494     8.107    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.231 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          0.948     9.179    display_driver/my_clk/tmp_clk
    SLICE_X65Y24         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.843    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y24         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    display_driver/my_clk/my_div.div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y28         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_driver/my_clk/my_div.div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.118     1.727    display_driver/my_clk/div_cnt[28]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  display_driver/my_clk/my_div.div_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    display_driver/my_clk/p_1_in[28]
    SLICE_X65Y28         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y28         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    display_driver/my_clk/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_driver/my_clk/my_div.div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.726    display_driver/my_clk/div_cnt[8]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  display_driver/my_clk/my_div.div_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    display_driver/my_clk/p_1_in[8]
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    display_driver/my_clk/my_div.div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_driver/my_clk/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y26         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display_driver/my_clk/tmp_clk_reg/Q
                         net (fo=3, routed)           0.175     1.805    display_driver/my_clk/CLK
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  display_driver/my_clk/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.850    display_driver/my_clk/tmp_clk_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X64Y26         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.586    display_driver/my_clk/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_driver/my_clk/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.120     1.729    display_driver/my_clk/div_cnt[24]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  display_driver/my_clk/my_div.div_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    display_driver/my_clk/p_1_in[24]
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[24]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    display_driver/my_clk/my_div.div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_driver/my_clk/my_div.div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.729    display_driver/my_clk/div_cnt[4]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  display_driver/my_clk/my_div.div_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    display_driver/my_clk/p_1_in[4]
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y22         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    display_driver/my_clk/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.582     1.465    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y25         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_driver/my_clk/my_div.div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.726    display_driver/my_clk/div_cnt[16]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  display_driver/my_clk/my_div.div_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    display_driver/my_clk/p_1_in[16]
    SLICE_X65Y25         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     1.977    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y25         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    display_driver/my_clk/my_div.div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_driver/my_clk/my_div.div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.727    display_driver/my_clk/div_cnt[20]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  display_driver/my_clk/my_div.div_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    display_driver/my_clk/p_1_in[20]
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    display_driver/my_clk/my_div.div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_driver/my_clk/my_div.div_cnt_reg[17]/Q
                         net (fo=2, routed)           0.114     1.721    display_driver/my_clk/div_cnt[17]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  display_driver/my_clk/my_div.div_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    display_driver/my_clk/p_1_in[17]
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y26         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[17]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    display_driver/my_clk/my_div.div_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_driver/my_clk/my_div.div_cnt_reg[21]/Q
                         net (fo=2, routed)           0.114     1.723    display_driver/my_clk/div_cnt[21]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  display_driver/my_clk/my_div.div_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    display_driver/my_clk/p_1_in[21]
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y27         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[21]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    display_driver/my_clk/my_div.div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.466    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_driver/my_clk/my_div.div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114     1.721    display_driver/my_clk/div_cnt[5]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  display_driver/my_clk/my_div.div_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    display_driver/my_clk/p_1_in[5]
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    display_driver/my_clk/my_div.div_cnt_reg[31]_0
    SLICE_X65Y23         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    display_driver/my_clk/my_div.div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   prev_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   prev_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   prev_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   prev_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   prev_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y46   prev_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   ro_enable_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   display_driver/my_clk/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   counting_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   counting_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   counting_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   prev_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   prev_challenge_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.381ns (61.469%)  route 2.746ns (38.531%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=5, routed)           0.882     1.400    display_driver/cnt_dig[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.153     1.553 r  display_driver/DISP_EN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.417    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.127 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.127    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.887ns  (logic 4.404ns (63.948%)  route 2.483ns (36.052%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=5, routed)           0.675     1.193    display_driver/cnt_dig[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.345 r  display_driver/DISP_EN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.153    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.887 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.887    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.391ns (65.169%)  route 2.347ns (34.831%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=5, routed)           0.683     1.201    display_driver/cnt_dig[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.146     1.347 r  display_driver/DISP_EN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.011    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     6.738 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.738    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 4.141ns (63.733%)  route 2.356ns (36.267%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=5, routed)           0.683     1.201    display_driver/cnt_dig[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.325 r  display_driver/DISP_EN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     2.998    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.498 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.498    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.135ns  (logic 0.642ns (30.065%)  route 1.493ns (69.935%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=5, routed)           0.882     1.400    display_driver/cnt_dig[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.524 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.612     2.135    display_driver/plusOp[1]
    SLICE_X64Y27         FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.563ns  (logic 0.642ns (41.064%)  route 0.921ns (58.936%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.542     1.060    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.124     1.184 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.379     1.563    display_driver/plusOp[0]
    SLICE_X64Y27         FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.209ns (40.867%)  route 0.302ns (59.133%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.116     0.511    display_driver/plusOp[0]
    SLICE_X64Y27         FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.209ns (30.767%)  route 0.470ns (69.233%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.273     0.437    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.482 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.198     0.679    display_driver/plusOp[1]
    SLICE_X64Y27         FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.409ns (73.247%)  route 0.515ns (26.753%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  display_driver/DISP_EN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.724    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.924 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.924    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.497ns (74.176%)  route 0.521ns (25.824%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  display_driver/DISP_EN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.728    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     2.018 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.018    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.491ns (71.780%)  route 0.586ns (28.220%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.186     0.350    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  display_driver/DISP_EN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     0.793    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.078 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.078    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.479ns (68.187%)  route 0.690ns (31.813%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=6, routed)           0.273     0.437    display_driver/cnt_dig[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.480 r  display_driver/DISP_EN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     0.897    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.272     2.169 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.169    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            ro_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.743ns (38.919%)  route 2.735ns (61.081%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          1.586     3.054    challenge_IBUF[3]
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.178 f  ro_enable[0]_i_2/O
                         net (fo=2, routed)           1.149     4.328    ro_enable[0]_i_2_n_0
    SLICE_X64Y46         LUT4 (Prop_lut4_I0_O)        0.150     4.478 r  ro_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     4.478    ro_enable[0]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[0]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            counting_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.452ns  (logic 1.717ns (38.562%)  route 2.735ns (61.438%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          1.586     3.054    challenge_IBUF[3]
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     3.178 f  ro_enable[0]_i_2/O
                         net (fo=2, routed)           1.149     4.328    ro_enable[0]_i_2_n_0
    SLICE_X64Y46         LUT3 (Prop_lut3_I0_O)        0.124     4.452 r  counting_active_i_1/O
                         net (fo=1, routed)           0.000     4.452    counting_active_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  counting_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  counting_active_reg/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            prev_challenge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.453ns (51.324%)  route 1.378ns (48.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.378     2.831    challenge_IBUF[2]
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[2]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            prev_challenge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.829ns  (logic 1.455ns (51.439%)  route 1.374ns (48.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  challenge[1] (IN)
                         net (fo=0)                   0.000     0.000    challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  challenge_IBUF[1]_inst/O
                         net (fo=11, routed)          1.374     2.829    challenge_IBUF[1]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[1]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            prev_challenge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.773ns  (logic 1.469ns (52.959%)  route 1.305ns (47.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          1.305     2.773    challenge_IBUF[3]
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[3]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            prev_challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.456ns (57.840%)  route 1.061ns (42.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          1.061     2.518    challenge_IBUF[0]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[0]/C

Slack:                    inf
  Source:                 challenge[4]
                            (input port)
  Destination:            prev_challenge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 1.464ns (60.401%)  route 0.960ns (39.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  challenge[4] (IN)
                         net (fo=0)                   0.000     0.000    challenge[4]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  challenge_IBUF[4]_inst/O
                         net (fo=11, routed)          0.960     2.423    challenge_IBUF[4]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[4]/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            prev_challenge_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.363ns  (logic 1.458ns (61.685%)  route 0.906ns (38.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          0.906     2.363    challenge_IBUF[5]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519     4.860    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            prev_challenge_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.226ns (38.789%)  route 0.357ns (61.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=11, routed)          0.357     0.583    challenge_IBUF[5]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[5]/C

Slack:                    inf
  Source:                 challenge[4]
                            (input port)
  Destination:            prev_challenge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.232ns (38.605%)  route 0.369ns (61.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  challenge[4] (IN)
                         net (fo=0)                   0.000     0.000    challenge[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  challenge_IBUF[4]_inst/O
                         net (fo=11, routed)          0.369     0.600    challenge_IBUF[4]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[4]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            prev_challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.224ns (35.335%)  route 0.410ns (64.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          0.410     0.635    challenge_IBUF[0]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[0]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            prev_challenge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.237ns (32.856%)  route 0.484ns (67.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          0.484     0.720    challenge_IBUF[3]
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[3]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            prev_challenge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.223ns (28.297%)  route 0.566ns (71.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  challenge[1] (IN)
                         net (fo=0)                   0.000     0.000    challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  challenge_IBUF[1]_inst/O
                         net (fo=11, routed)          0.566     0.789    challenge_IBUF[1]
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  prev_challenge_reg[1]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            prev_challenge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.221ns (27.732%)  route 0.576ns (72.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          0.576     0.797    challenge_IBUF[2]
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  prev_challenge_reg[2]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            counting_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.314ns (31.702%)  route 0.677ns (68.298%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          0.537     0.761    challenge_IBUF[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.806 f  ro_enable[0]_i_3/O
                         net (fo=2, routed)           0.140     0.946    ro_enable[0]_i_3_n_0
    SLICE_X64Y46         LUT3 (Prop_lut3_I1_O)        0.045     0.991 r  counting_active_i_1/O
                         net (fo=1, routed)           0.000     0.991    counting_active_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  counting_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  counting_active_reg/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.315ns (31.770%)  route 0.677ns (68.230%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          0.537     0.761    challenge_IBUF[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.806 f  ro_enable[0]_i_3/O
                         net (fo=2, routed)           0.140     0.946    ro_enable[0]_i_3_n_0
    SLICE_X64Y46         LUT4 (Prop_lut4_I1_O)        0.046     0.992 r  ro_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     0.992    ro_enable[0]_i_1_n_0
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[0]/C





