Reading netlist file: "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\gwsynthesis\Tang_nano_9K_LCD.vg"
Parsing netlist file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\gwsynthesis\Tang_nano_9K_LCD.vg" completed
Processing netlist completed
Reading constraint file: "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\src\Tang_nano_9K_LCD.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1123) : the clock "LCD_CLK"'s frequency does not match chip_pll/rpll_inst/CLKOUTD's 
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\pnr\Tang_nano_9K_LCD.power.html" completed
Generate file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\pnr\Tang_nano_9K_LCD.pin.html" completed
Generate file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\pnr\Tang_nano_9K_LCD.rpt.html" completed
Generate file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\pnr\Tang_nano_9K_LCD.rpt.txt" completed
Generate file "E:\OneDrive\Proyectos\DSKY\Firmware\TangNano9KTestLCD\impl\pnr\Tang_nano_9K_LCD.tr.html" completed
Sun Mar 31 19:12:46 2024

