#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000138df0d9f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000138df33e5a0_0 .net "PC", 31 0, L_00000138df3bfeb0;  1 drivers
v00000138df33d560_0 .net "cycles_consumed", 31 0, v00000138df33c020_0;  1 drivers
v00000138df33e640_0 .var "input_clk", 0 0;
v00000138df33bf80_0 .var "rst", 0 0;
S_00000138df0e96a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000138df0d9f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000138df27f920 .functor NOR 1, v00000138df33e640_0, v00000138df32c3b0_0, C4<0>, C4<0>;
L_00000138df2811a0 .functor AND 1, v00000138df3140f0_0, v00000138df313650_0, C4<1>, C4<1>;
L_00000138df280410 .functor AND 1, L_00000138df2811a0, L_00000138df33d6a0, C4<1>, C4<1>;
L_00000138df27fa00 .functor AND 1, v00000138df302e50_0, v00000138df3032b0_0, C4<1>, C4<1>;
L_00000138df280870 .functor AND 1, L_00000138df27fa00, L_00000138df33cd40, C4<1>, C4<1>;
L_00000138df281280 .functor AND 1, v00000138df32d850_0, v00000138df32e1b0_0, C4<1>, C4<1>;
L_00000138df280d40 .functor AND 1, L_00000138df281280, L_00000138df33d240, C4<1>, C4<1>;
L_00000138df280bf0 .functor AND 1, v00000138df3140f0_0, v00000138df313650_0, C4<1>, C4<1>;
L_00000138df280480 .functor AND 1, L_00000138df280bf0, L_00000138df33da60, C4<1>, C4<1>;
L_00000138df280aa0 .functor AND 1, v00000138df302e50_0, v00000138df3032b0_0, C4<1>, C4<1>;
L_00000138df2804f0 .functor AND 1, L_00000138df280aa0, L_00000138df33db00, C4<1>, C4<1>;
L_00000138df27fbc0 .functor AND 1, v00000138df32d850_0, v00000138df32e1b0_0, C4<1>, C4<1>;
L_00000138df2808e0 .functor AND 1, L_00000138df27fbc0, L_00000138df33dce0, C4<1>, C4<1>;
L_00000138df3444b0 .functor NOT 1, L_00000138df27f920, C4<0>, C4<0>, C4<0>;
L_00000138df344590 .functor NOT 1, L_00000138df27f920, C4<0>, C4<0>, C4<0>;
L_00000138df3aaeb0 .functor NOT 1, L_00000138df27f920, C4<0>, C4<0>, C4<0>;
L_00000138df3abcb0 .functor NOT 1, L_00000138df27f920, C4<0>, C4<0>, C4<0>;
L_00000138df3abd90 .functor NOT 1, L_00000138df27f920, C4<0>, C4<0>, C4<0>;
L_00000138df3bfeb0 .functor BUFZ 32, v00000138df32bff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df330a50_0 .net "EX1_ALU_OPER1", 31 0, L_00000138df345fd0;  1 drivers
v00000138df3302d0_0 .net "EX1_ALU_OPER2", 31 0, L_00000138df3aae40;  1 drivers
v00000138df32f970_0 .net "EX1_PC", 31 0, v00000138df312930_0;  1 drivers
v00000138df32fa10_0 .net "EX1_PFC", 31 0, v00000138df311990_0;  1 drivers
v00000138df32eed0_0 .net "EX1_PFC_to_IF", 31 0, L_00000138df343460;  1 drivers
v00000138df32f8d0_0 .net "EX1_forward_to_B", 31 0, v00000138df3122f0_0;  1 drivers
v00000138df330af0_0 .net "EX1_is_beq", 0 0, v00000138df310f90_0;  1 drivers
v00000138df330d70_0 .net "EX1_is_bne", 0 0, v00000138df311490_0;  1 drivers
v00000138df32fab0_0 .net "EX1_is_jal", 0 0, v00000138df311850_0;  1 drivers
v00000138df32fb50_0 .net "EX1_is_jr", 0 0, v00000138df310c70_0;  1 drivers
v00000138df330870_0 .net "EX1_is_oper2_immed", 0 0, v00000138df310a90_0;  1 drivers
v00000138df330eb0_0 .net "EX1_memread", 0 0, v00000138df311530_0;  1 drivers
v00000138df331090_0 .net "EX1_memwrite", 0 0, v00000138df311f30_0;  1 drivers
v00000138df32eb10_0 .net "EX1_opcode", 11 0, v00000138df312ed0_0;  1 drivers
v00000138df32ffb0_0 .net "EX1_predicted", 0 0, v00000138df3121b0_0;  1 drivers
v00000138df330410_0 .net "EX1_rd_ind", 4 0, v00000138df3115d0_0;  1 drivers
v00000138df32fbf0_0 .net "EX1_rd_indzero", 0 0, v00000138df311a30_0;  1 drivers
v00000138df32e930_0 .net "EX1_regwrite", 0 0, v00000138df311ad0_0;  1 drivers
v00000138df32f3d0_0 .net "EX1_rs1", 31 0, v00000138df310d10_0;  1 drivers
v00000138df330c30_0 .net "EX1_rs1_ind", 4 0, v00000138df3126b0_0;  1 drivers
v00000138df32f510_0 .net "EX1_rs2", 31 0, v00000138df311d50_0;  1 drivers
v00000138df32fdd0_0 .net "EX1_rs2_ind", 4 0, v00000138df310b30_0;  1 drivers
v00000138df32fc90_0 .net "EX1_rs2_out", 31 0, L_00000138df3ab700;  1 drivers
v00000138df32e9d0_0 .net "EX2_ALU_OPER1", 31 0, v00000138df3130b0_0;  1 drivers
v00000138df330910_0 .net "EX2_ALU_OPER2", 31 0, v00000138df313dd0_0;  1 drivers
v00000138df32fd30_0 .net "EX2_ALU_OUT", 31 0, L_00000138df341ca0;  1 drivers
v00000138df32f470_0 .net "EX2_PC", 31 0, v00000138df313e70_0;  1 drivers
v00000138df32ec50_0 .net "EX2_PFC_to_IF", 31 0, v00000138df313150_0;  1 drivers
v00000138df330050_0 .net "EX2_forward_to_B", 31 0, v00000138df3131f0_0;  1 drivers
v00000138df3304b0_0 .net "EX2_is_beq", 0 0, v00000138df313290_0;  1 drivers
v00000138df32f5b0_0 .net "EX2_is_bne", 0 0, v00000138df313a10_0;  1 drivers
v00000138df32ea70_0 .net "EX2_is_jal", 0 0, v00000138df3136f0_0;  1 drivers
v00000138df3307d0_0 .net "EX2_is_jr", 0 0, v00000138df313fb0_0;  1 drivers
v00000138df32ee30_0 .net "EX2_is_oper2_immed", 0 0, v00000138df313330_0;  1 drivers
v00000138df32ff10_0 .net "EX2_memread", 0 0, v00000138df313f10_0;  1 drivers
v00000138df330730_0 .net "EX2_memwrite", 0 0, v00000138df314050_0;  1 drivers
v00000138df32f830_0 .net "EX2_opcode", 11 0, v00000138df3133d0_0;  1 drivers
v00000138df32f650_0 .net "EX2_predicted", 0 0, v00000138df313510_0;  1 drivers
v00000138df330690_0 .net "EX2_rd_ind", 4 0, v00000138df3135b0_0;  1 drivers
v00000138df32ebb0_0 .net "EX2_rd_indzero", 0 0, v00000138df313650_0;  1 drivers
v00000138df3309b0_0 .net "EX2_regwrite", 0 0, v00000138df3140f0_0;  1 drivers
v00000138df32ecf0_0 .net "EX2_rs1", 31 0, v00000138df314190_0;  1 drivers
v00000138df32f150_0 .net "EX2_rs1_ind", 4 0, v00000138df314230_0;  1 drivers
v00000138df330550_0 .net "EX2_rs2_ind", 4 0, v00000138df313830_0;  1 drivers
v00000138df330cd0_0 .net "EX2_rs2_out", 31 0, v00000138df313970_0;  1 drivers
v00000138df32ed90_0 .net "ID_INST", 31 0, v00000138df31a1e0_0;  1 drivers
v00000138df32f6f0_0 .net "ID_PC", 31 0, v00000138df317b20_0;  1 drivers
v00000138df3305f0_0 .net "ID_PFC_to_EX", 31 0, L_00000138df340c60;  1 drivers
v00000138df330b90_0 .net "ID_PFC_to_IF", 31 0, L_00000138df3409e0;  1 drivers
v00000138df32fe70_0 .net "ID_forward_to_B", 31 0, L_00000138df33e8c0;  1 drivers
v00000138df32f790_0 .net "ID_is_beq", 0 0, L_00000138df3401c0;  1 drivers
v00000138df3300f0_0 .net "ID_is_bne", 0 0, L_00000138df33e960;  1 drivers
v00000138df32ef70_0 .net "ID_is_j", 0 0, L_00000138df341160;  1 drivers
v00000138df330e10_0 .net "ID_is_jal", 0 0, L_00000138df342060;  1 drivers
v00000138df330190_0 .net "ID_is_jr", 0 0, L_00000138df340580;  1 drivers
v00000138df32f010_0 .net "ID_is_oper2_immed", 0 0, L_00000138df344c90;  1 drivers
v00000138df32f1f0_0 .net "ID_memread", 0 0, L_00000138df3421a0;  1 drivers
v00000138df330f50_0 .net "ID_memwrite", 0 0, L_00000138df3422e0;  1 drivers
v00000138df32f290_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  1 drivers
v00000138df32f330_0 .net "ID_predicted", 0 0, v00000138df31bfe0_0;  1 drivers
v00000138df3314f0_0 .net "ID_rd_ind", 4 0, v00000138df32bd70_0;  1 drivers
v00000138df3311d0_0 .net "ID_regwrite", 0 0, L_00000138df341520;  1 drivers
v00000138df331590_0 .net "ID_rs1", 31 0, v00000138df315320_0;  1 drivers
v00000138df331630_0 .net "ID_rs1_ind", 4 0, v00000138df32a150_0;  1 drivers
v00000138df3316d0_0 .net "ID_rs2", 31 0, v00000138df315b40_0;  1 drivers
v00000138df331270_0 .net "ID_rs2_ind", 4 0, v00000138df329ed0_0;  1 drivers
v00000138df331310_0 .net "IF_INST", 31 0, L_00000138df3448a0;  1 drivers
v00000138df3313b0_0 .net "IF_pc", 31 0, v00000138df32bff0_0;  1 drivers
v00000138df331770_0 .net "MEM_ALU_OUT", 31 0, v00000138df302bd0_0;  1 drivers
v00000138df331810_0 .net "MEM_Data_mem_out", 31 0, v00000138df32d990_0;  1 drivers
v00000138df331450_0 .net "MEM_memread", 0 0, v00000138df301cd0_0;  1 drivers
v00000138df331130_0 .net "MEM_memwrite", 0 0, v00000138df302a90_0;  1 drivers
v00000138df33ca20_0 .net "MEM_opcode", 11 0, v00000138df302db0_0;  1 drivers
v00000138df33c0c0_0 .net "MEM_rd_ind", 4 0, v00000138df3014b0_0;  1 drivers
v00000138df33d4c0_0 .net "MEM_rd_indzero", 0 0, v00000138df3032b0_0;  1 drivers
v00000138df33cc00_0 .net "MEM_regwrite", 0 0, v00000138df302e50_0;  1 drivers
v00000138df33bee0_0 .net "MEM_rs2", 31 0, v00000138df301410_0;  1 drivers
v00000138df33e140_0 .net "PC", 31 0, L_00000138df3bfeb0;  alias, 1 drivers
v00000138df33cac0_0 .net "STALL_ID1_FLUSH", 0 0, v00000138df31bd60_0;  1 drivers
v00000138df33c5c0_0 .net "STALL_ID2_FLUSH", 0 0, v00000138df31aa00_0;  1 drivers
v00000138df33c3e0_0 .net "STALL_IF_FLUSH", 0 0, v00000138df31ca80_0;  1 drivers
v00000138df33d420_0 .net "WB_ALU_OUT", 31 0, v00000138df32ce50_0;  1 drivers
v00000138df33d060_0 .net "WB_Data_mem_out", 31 0, v00000138df32d670_0;  1 drivers
v00000138df33d9c0_0 .net "WB_memread", 0 0, v00000138df32cdb0_0;  1 drivers
v00000138df33c160_0 .net "WB_rd_ind", 4 0, v00000138df32d030_0;  1 drivers
v00000138df33dd80_0 .net "WB_rd_indzero", 0 0, v00000138df32e1b0_0;  1 drivers
v00000138df33c340_0 .net "WB_regwrite", 0 0, v00000138df32d850_0;  1 drivers
v00000138df33c200_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  1 drivers
v00000138df33c8e0_0 .net *"_ivl_1", 0 0, L_00000138df2811a0;  1 drivers
v00000138df33e280_0 .net *"_ivl_13", 0 0, L_00000138df281280;  1 drivers
v00000138df33c2a0_0 .net *"_ivl_14", 0 0, L_00000138df33d240;  1 drivers
v00000138df33c480_0 .net *"_ivl_19", 0 0, L_00000138df280bf0;  1 drivers
v00000138df33e320_0 .net *"_ivl_2", 0 0, L_00000138df33d6a0;  1 drivers
v00000138df33dec0_0 .net *"_ivl_20", 0 0, L_00000138df33da60;  1 drivers
v00000138df33e3c0_0 .net *"_ivl_25", 0 0, L_00000138df280aa0;  1 drivers
v00000138df33c520_0 .net *"_ivl_26", 0 0, L_00000138df33db00;  1 drivers
v00000138df33df60_0 .net *"_ivl_31", 0 0, L_00000138df27fbc0;  1 drivers
v00000138df33d7e0_0 .net *"_ivl_32", 0 0, L_00000138df33dce0;  1 drivers
v00000138df33cde0_0 .net *"_ivl_40", 31 0, L_00000138df341d40;  1 drivers
L_00000138df360c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df33dba0_0 .net *"_ivl_43", 26 0, L_00000138df360c58;  1 drivers
L_00000138df360ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df33d740_0 .net/2u *"_ivl_44", 31 0, L_00000138df360ca0;  1 drivers
v00000138df33cf20_0 .net *"_ivl_52", 31 0, L_00000138df3b47f0;  1 drivers
L_00000138df360d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df33d2e0_0 .net *"_ivl_55", 26 0, L_00000138df360d30;  1 drivers
L_00000138df360d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df33dc40_0 .net/2u *"_ivl_56", 31 0, L_00000138df360d78;  1 drivers
v00000138df33c980_0 .net *"_ivl_7", 0 0, L_00000138df27fa00;  1 drivers
v00000138df33cb60_0 .net *"_ivl_8", 0 0, L_00000138df33cd40;  1 drivers
v00000138df33c660_0 .net "alu_selA", 1 0, L_00000138df33d920;  1 drivers
v00000138df33c840_0 .net "alu_selB", 1 0, L_00000138df340b20;  1 drivers
v00000138df33e1e0_0 .net "clk", 0 0, L_00000138df27f920;  1 drivers
v00000138df33c020_0 .var "cycles_consumed", 31 0;
v00000138df33e460_0 .net "exhaz", 0 0, L_00000138df280870;  1 drivers
v00000138df33d600_0 .net "exhaz2", 0 0, L_00000138df2804f0;  1 drivers
v00000138df33c700_0 .net "hlt", 0 0, v00000138df32c3b0_0;  1 drivers
v00000138df33d880_0 .net "idhaz", 0 0, L_00000138df280410;  1 drivers
v00000138df33e000_0 .net "idhaz2", 0 0, L_00000138df280480;  1 drivers
v00000138df33d100_0 .net "if_id_write", 0 0, v00000138df31cda0_0;  1 drivers
v00000138df33ce80_0 .net "input_clk", 0 0, v00000138df33e640_0;  1 drivers
v00000138df33d380_0 .net "is_branch_and_taken", 0 0, L_00000138df344b40;  1 drivers
v00000138df33c7a0_0 .net "memhaz", 0 0, L_00000138df280d40;  1 drivers
v00000138df33de20_0 .net "memhaz2", 0 0, L_00000138df2808e0;  1 drivers
v00000138df33cfc0_0 .net "pc_src", 2 0, L_00000138df33e780;  1 drivers
v00000138df33e0a0_0 .net "pc_write", 0 0, v00000138df31d020_0;  1 drivers
v00000138df33e500_0 .net "rst", 0 0, v00000138df33bf80_0;  1 drivers
v00000138df33cca0_0 .net "store_rs2_forward", 1 0, L_00000138df33efa0;  1 drivers
v00000138df33d1a0_0 .net "wdata_to_reg_file", 31 0, L_00000138df3abc40;  1 drivers
E_00000138df299470/0 .event negedge, v00000138df31c940_0;
E_00000138df299470/1 .event posedge, v00000138df301190_0;
E_00000138df299470 .event/or E_00000138df299470/0, E_00000138df299470/1;
L_00000138df33d6a0 .cmp/eq 5, v00000138df3135b0_0, v00000138df3126b0_0;
L_00000138df33cd40 .cmp/eq 5, v00000138df3014b0_0, v00000138df3126b0_0;
L_00000138df33d240 .cmp/eq 5, v00000138df32d030_0, v00000138df3126b0_0;
L_00000138df33da60 .cmp/eq 5, v00000138df3135b0_0, v00000138df310b30_0;
L_00000138df33db00 .cmp/eq 5, v00000138df3014b0_0, v00000138df310b30_0;
L_00000138df33dce0 .cmp/eq 5, v00000138df32d030_0, v00000138df310b30_0;
L_00000138df341d40 .concat [ 5 27 0 0], v00000138df32bd70_0, L_00000138df360c58;
L_00000138df342240 .cmp/ne 32, L_00000138df341d40, L_00000138df360ca0;
L_00000138df3b47f0 .concat [ 5 27 0 0], v00000138df3135b0_0, L_00000138df360d30;
L_00000138df3b3a30 .cmp/ne 32, L_00000138df3b47f0, L_00000138df360d78;
S_00000138df05d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000138df280790 .functor NOT 1, L_00000138df280870, C4<0>, C4<0>, C4<0>;
L_00000138df280170 .functor AND 1, L_00000138df280d40, L_00000138df280790, C4<1>, C4<1>;
L_00000138df280b80 .functor OR 1, L_00000138df280410, L_00000138df280170, C4<0>, C4<0>;
L_00000138df27fae0 .functor OR 1, L_00000138df280410, L_00000138df280870, C4<0>, C4<0>;
v00000138df2a7340_0 .net *"_ivl_12", 0 0, L_00000138df27fae0;  1 drivers
v00000138df2a63a0_0 .net *"_ivl_2", 0 0, L_00000138df280790;  1 drivers
v00000138df2a6760_0 .net *"_ivl_5", 0 0, L_00000138df280170;  1 drivers
v00000138df2a7520_0 .net *"_ivl_7", 0 0, L_00000138df280b80;  1 drivers
v00000138df2a5fe0_0 .net "alu_selA", 1 0, L_00000138df33d920;  alias, 1 drivers
v00000138df2a6da0_0 .net "exhaz", 0 0, L_00000138df280870;  alias, 1 drivers
v00000138df2a6a80_0 .net "idhaz", 0 0, L_00000138df280410;  alias, 1 drivers
v00000138df2a5cc0_0 .net "memhaz", 0 0, L_00000138df280d40;  alias, 1 drivers
L_00000138df33d920 .concat8 [ 1 1 0 0], L_00000138df280b80, L_00000138df27fae0;
S_00000138df05d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000138df27fc30 .functor NOT 1, L_00000138df2804f0, C4<0>, C4<0>, C4<0>;
L_00000138df280950 .functor AND 1, L_00000138df2808e0, L_00000138df27fc30, C4<1>, C4<1>;
L_00000138df27fdf0 .functor OR 1, L_00000138df280480, L_00000138df280950, C4<0>, C4<0>;
L_00000138df2809c0 .functor NOT 1, v00000138df310a90_0, C4<0>, C4<0>, C4<0>;
L_00000138df27ff40 .functor AND 1, L_00000138df27fdf0, L_00000138df2809c0, C4<1>, C4<1>;
L_00000138df280090 .functor OR 1, L_00000138df280480, L_00000138df2804f0, C4<0>, C4<0>;
L_00000138df280b10 .functor NOT 1, v00000138df310a90_0, C4<0>, C4<0>, C4<0>;
L_00000138df280c60 .functor AND 1, L_00000138df280090, L_00000138df280b10, C4<1>, C4<1>;
v00000138df2a7660_0 .net "EX1_is_oper2_immed", 0 0, v00000138df310a90_0;  alias, 1 drivers
v00000138df2a6440_0 .net *"_ivl_11", 0 0, L_00000138df27ff40;  1 drivers
v00000138df2a68a0_0 .net *"_ivl_16", 0 0, L_00000138df280090;  1 drivers
v00000138df2a6080_0 .net *"_ivl_17", 0 0, L_00000138df280b10;  1 drivers
v00000138df2a77a0_0 .net *"_ivl_2", 0 0, L_00000138df27fc30;  1 drivers
v00000138df2a5e00_0 .net *"_ivl_20", 0 0, L_00000138df280c60;  1 drivers
v00000138df2a5900_0 .net *"_ivl_5", 0 0, L_00000138df280950;  1 drivers
v00000138df2a6940_0 .net *"_ivl_7", 0 0, L_00000138df27fdf0;  1 drivers
v00000138df2a6b20_0 .net *"_ivl_8", 0 0, L_00000138df2809c0;  1 drivers
v00000138df2a59a0_0 .net "alu_selB", 1 0, L_00000138df340b20;  alias, 1 drivers
v00000138df2a6e40_0 .net "exhaz", 0 0, L_00000138df2804f0;  alias, 1 drivers
v00000138df2a6bc0_0 .net "idhaz", 0 0, L_00000138df280480;  alias, 1 drivers
v00000138df2a5ea0_0 .net "memhaz", 0 0, L_00000138df2808e0;  alias, 1 drivers
L_00000138df340b20 .concat8 [ 1 1 0 0], L_00000138df27ff40, L_00000138df280c60;
S_00000138df0569c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000138df281750 .functor NOT 1, L_00000138df2804f0, C4<0>, C4<0>, C4<0>;
L_00000138df281590 .functor AND 1, L_00000138df2808e0, L_00000138df281750, C4<1>, C4<1>;
L_00000138df2817c0 .functor OR 1, L_00000138df280480, L_00000138df281590, C4<0>, C4<0>;
L_00000138df2814b0 .functor OR 1, L_00000138df280480, L_00000138df2804f0, C4<0>, C4<0>;
v00000138df2a6120_0 .net *"_ivl_12", 0 0, L_00000138df2814b0;  1 drivers
v00000138df2a6c60_0 .net *"_ivl_2", 0 0, L_00000138df281750;  1 drivers
v00000138df2a61c0_0 .net *"_ivl_5", 0 0, L_00000138df281590;  1 drivers
v00000138df2a6580_0 .net *"_ivl_7", 0 0, L_00000138df2817c0;  1 drivers
v00000138df2a6620_0 .net "exhaz", 0 0, L_00000138df2804f0;  alias, 1 drivers
v00000138df2a6f80_0 .net "idhaz", 0 0, L_00000138df280480;  alias, 1 drivers
v00000138df2268a0_0 .net "memhaz", 0 0, L_00000138df2808e0;  alias, 1 drivers
v00000138df226da0_0 .net "store_rs2_forward", 1 0, L_00000138df33efa0;  alias, 1 drivers
L_00000138df33efa0 .concat8 [ 1 1 0 0], L_00000138df2817c0, L_00000138df2814b0;
S_00000138df056b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000138df2252c0_0 .net "EX_ALU_OUT", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df225360_0 .net "EX_memread", 0 0, v00000138df313f10_0;  alias, 1 drivers
v00000138df20c830_0 .net "EX_memwrite", 0 0, v00000138df314050_0;  alias, 1 drivers
v00000138df20cbf0_0 .net "EX_opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
v00000138df301370_0 .net "EX_rd_ind", 4 0, v00000138df3135b0_0;  alias, 1 drivers
v00000138df302b30_0 .net "EX_rd_indzero", 0 0, L_00000138df3b3a30;  1 drivers
v00000138df301b90_0 .net "EX_regwrite", 0 0, v00000138df3140f0_0;  alias, 1 drivers
v00000138df302f90_0 .net "EX_rs2_out", 31 0, v00000138df313970_0;  alias, 1 drivers
v00000138df302bd0_0 .var "MEM_ALU_OUT", 31 0;
v00000138df301cd0_0 .var "MEM_memread", 0 0;
v00000138df302a90_0 .var "MEM_memwrite", 0 0;
v00000138df302db0_0 .var "MEM_opcode", 11 0;
v00000138df3014b0_0 .var "MEM_rd_ind", 4 0;
v00000138df3032b0_0 .var "MEM_rd_indzero", 0 0;
v00000138df302e50_0 .var "MEM_regwrite", 0 0;
v00000138df301410_0 .var "MEM_rs2", 31 0;
v00000138df302ef0_0 .net "clk", 0 0, L_00000138df3abcb0;  1 drivers
v00000138df301190_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df298f70 .event posedge, v00000138df301190_0, v00000138df302ef0_0;
S_00000138df0c9ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000138df0b1470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df0b14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df0b14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df0b1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df0b1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df0b1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df0b15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df0b15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df0b1630 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df0b1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df0b16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df0b16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df0b1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df0b1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df0b1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df0b17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df0b17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df0b1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df0b1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df0b1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df0b18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df0b1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df0b1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df0b1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df0b19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000138df3aab30 .functor XOR 1, L_00000138df3aaa50, v00000138df313510_0, C4<0>, C4<0>;
L_00000138df3aaba0 .functor NOT 1, L_00000138df3aab30, C4<0>, C4<0>, C4<0>;
L_00000138df3abe00 .functor OR 1, v00000138df33bf80_0, L_00000138df3aaba0, C4<0>, C4<0>;
L_00000138df3abbd0 .functor NOT 1, L_00000138df3abe00, C4<0>, C4<0>, C4<0>;
v00000138df307680_0 .net "ALU_OP", 3 0, v00000138df3074a0_0;  1 drivers
v00000138df307fe0_0 .net "BranchDecision", 0 0, L_00000138df3aaa50;  1 drivers
v00000138df3084e0_0 .net "CF", 0 0, v00000138df306aa0_0;  1 drivers
v00000138df3088a0_0 .net "EX_opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
v00000138df307a40_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  alias, 1 drivers
v00000138df308580_0 .net "ZF", 0 0, L_00000138df3aa190;  1 drivers
L_00000138df360ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000138df3077c0_0 .net/2u *"_ivl_0", 31 0, L_00000138df360ce8;  1 drivers
v00000138df3079a0_0 .net *"_ivl_11", 0 0, L_00000138df3abe00;  1 drivers
v00000138df308940_0 .net *"_ivl_2", 31 0, L_00000138df340f80;  1 drivers
v00000138df3081c0_0 .net *"_ivl_6", 0 0, L_00000138df3aab30;  1 drivers
v00000138df307b80_0 .net *"_ivl_8", 0 0, L_00000138df3aaba0;  1 drivers
v00000138df307860_0 .net "alu_out", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df308120_0 .net "alu_outw", 31 0, v00000138df307400_0;  1 drivers
v00000138df307720_0 .net "is_beq", 0 0, v00000138df313290_0;  alias, 1 drivers
v00000138df307f40_0 .net "is_bne", 0 0, v00000138df313a10_0;  alias, 1 drivers
v00000138df3089e0_0 .net "is_jal", 0 0, v00000138df3136f0_0;  alias, 1 drivers
v00000138df308b20_0 .net "oper1", 31 0, v00000138df3130b0_0;  alias, 1 drivers
v00000138df308a80_0 .net "oper2", 31 0, v00000138df313dd0_0;  alias, 1 drivers
v00000138df308440_0 .net "pc", 31 0, v00000138df313e70_0;  alias, 1 drivers
v00000138df307e00_0 .net "predicted", 0 0, v00000138df313510_0;  alias, 1 drivers
v00000138df307d60_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
L_00000138df340f80 .arith/sum 32, v00000138df313e70_0, L_00000138df360ce8;
L_00000138df341ca0 .functor MUXZ 32, v00000138df307400_0, L_00000138df340f80, v00000138df3136f0_0, C4<>;
S_00000138df0c9c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000138df0c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000138df3aa510 .functor AND 1, v00000138df313290_0, L_00000138df3aa2e0, C4<1>, C4<1>;
L_00000138df3aa970 .functor NOT 1, L_00000138df3aa2e0, C4<0>, C4<0>, C4<0>;
L_00000138df3aa9e0 .functor AND 1, v00000138df313a10_0, L_00000138df3aa970, C4<1>, C4<1>;
L_00000138df3aaa50 .functor OR 1, L_00000138df3aa510, L_00000138df3aa9e0, C4<0>, C4<0>;
v00000138df305920_0 .net "BranchDecision", 0 0, L_00000138df3aaa50;  alias, 1 drivers
v00000138df305420_0 .net *"_ivl_2", 0 0, L_00000138df3aa970;  1 drivers
v00000138df306460_0 .net "is_beq", 0 0, v00000138df313290_0;  alias, 1 drivers
v00000138df3054c0_0 .net "is_beq_taken", 0 0, L_00000138df3aa510;  1 drivers
v00000138df305a60_0 .net "is_bne", 0 0, v00000138df313a10_0;  alias, 1 drivers
v00000138df305560_0 .net "is_bne_taken", 0 0, L_00000138df3aa9e0;  1 drivers
v00000138df3068c0_0 .net "is_eq", 0 0, L_00000138df3aa2e0;  1 drivers
v00000138df305600_0 .net "oper1", 31 0, v00000138df3130b0_0;  alias, 1 drivers
v00000138df306640_0 .net "oper2", 31 0, v00000138df313dd0_0;  alias, 1 drivers
S_00000138df113170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000138df0c9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000138df3ab000 .functor XOR 1, L_00000138df343dc0, L_00000138df3436e0, C4<0>, C4<0>;
L_00000138df3aa6d0 .functor XOR 1, L_00000138df343960, L_00000138df343aa0, C4<0>, C4<0>;
L_00000138df3aa5f0 .functor XOR 1, L_00000138df343a00, L_00000138df343c80, C4<0>, C4<0>;
L_00000138df3ab070 .functor XOR 1, L_00000138df343b40, L_00000138df343be0, C4<0>, C4<0>;
L_00000138df3aa890 .functor XOR 1, L_00000138df343780, L_00000138df343d20, C4<0>, C4<0>;
L_00000138df3ab2a0 .functor XOR 1, L_00000138df343820, L_00000138df3438c0, C4<0>, C4<0>;
L_00000138df3ab620 .functor XOR 1, L_00000138df3b2630, L_00000138df3b1eb0, C4<0>, C4<0>;
L_00000138df3abaf0 .functor XOR 1, L_00000138df3b0c90, L_00000138df3b2310, C4<0>, C4<0>;
L_00000138df3ab770 .functor XOR 1, L_00000138df3b1a50, L_00000138df3b15f0, C4<0>, C4<0>;
L_00000138df3aacf0 .functor XOR 1, L_00000138df3b0ab0, L_00000138df3b23b0, C4<0>, C4<0>;
L_00000138df3aa4a0 .functor XOR 1, L_00000138df3b1050, L_00000138df3b0fb0, C4<0>, C4<0>;
L_00000138df3ab380 .functor XOR 1, L_00000138df3b1550, L_00000138df3b1690, C4<0>, C4<0>;
L_00000138df3ab3f0 .functor XOR 1, L_00000138df3b29f0, L_00000138df3b1870, C4<0>, C4<0>;
L_00000138df3aa430 .functor XOR 1, L_00000138df3b1e10, L_00000138df3b2270, C4<0>, C4<0>;
L_00000138df3aa200 .functor XOR 1, L_00000138df3b1190, L_00000138df3b1730, C4<0>, C4<0>;
L_00000138df3ab460 .functor XOR 1, L_00000138df3b10f0, L_00000138df3b1230, C4<0>, C4<0>;
L_00000138df3aa350 .functor XOR 1, L_00000138df3b1f50, L_00000138df3b12d0, C4<0>, C4<0>;
L_00000138df3aa740 .functor XOR 1, L_00000138df3b1d70, L_00000138df3b14b0, C4<0>, C4<0>;
L_00000138df3a9f60 .functor XOR 1, L_00000138df3b0e70, L_00000138df3b1cd0, C4<0>, C4<0>;
L_00000138df3ab4d0 .functor XOR 1, L_00000138df3b0a10, L_00000138df3b26d0, C4<0>, C4<0>;
L_00000138df3aa270 .functor XOR 1, L_00000138df3b0b50, L_00000138df3b0bf0, C4<0>, C4<0>;
L_00000138df3ab8c0 .functor XOR 1, L_00000138df3b0790, L_00000138df3b2db0, C4<0>, C4<0>;
L_00000138df3ab540 .functor XOR 1, L_00000138df3b2130, L_00000138df3b2090, C4<0>, C4<0>;
L_00000138df3aa3c0 .functor XOR 1, L_00000138df3b21d0, L_00000138df3b2d10, C4<0>, C4<0>;
L_00000138df3ab7e0 .functor XOR 1, L_00000138df3b1370, L_00000138df3b0f10, C4<0>, C4<0>;
L_00000138df3aa660 .functor XOR 1, L_00000138df3b1410, L_00000138df3b1b90, C4<0>, C4<0>;
L_00000138df3ab930 .functor XOR 1, L_00000138df3b2810, L_00000138df3b17d0, C4<0>, C4<0>;
L_00000138df3aba10 .functor XOR 1, L_00000138df3b0d30, L_00000138df3b28b0, C4<0>, C4<0>;
L_00000138df3aba80 .functor XOR 1, L_00000138df3b1910, L_00000138df3b2e50, C4<0>, C4<0>;
L_00000138df3a9fd0 .functor XOR 1, L_00000138df3b1ff0, L_00000138df3b2450, C4<0>, C4<0>;
L_00000138df3aa040 .functor XOR 1, L_00000138df3b19b0, L_00000138df3b1c30, C4<0>, C4<0>;
L_00000138df3aa900 .functor XOR 1, L_00000138df3b1af0, L_00000138df3b24f0, C4<0>, C4<0>;
L_00000138df3aa2e0/0/0 .functor OR 1, L_00000138df3b2590, L_00000138df3b2770, L_00000138df3b2950, L_00000138df3b08d0;
L_00000138df3aa2e0/0/4 .functor OR 1, L_00000138df3b2b30, L_00000138df3b0dd0, L_00000138df3b2bd0, L_00000138df3b2c70;
L_00000138df3aa2e0/0/8 .functor OR 1, L_00000138df3b2ef0, L_00000138df3b0830, L_00000138df3b0970, L_00000138df3b5650;
L_00000138df3aa2e0/0/12 .functor OR 1, L_00000138df3b49d0, L_00000138df3b46b0, L_00000138df3b3c10, L_00000138df3b4750;
L_00000138df3aa2e0/0/16 .functor OR 1, L_00000138df3b4390, L_00000138df3b3df0, L_00000138df3b4cf0, L_00000138df3b3990;
L_00000138df3aa2e0/0/20 .functor OR 1, L_00000138df3b3f30, L_00000138df3b4b10, L_00000138df3b4110, L_00000138df3b3850;
L_00000138df3aa2e0/0/24 .functor OR 1, L_00000138df3b30d0, L_00000138df3b5150, L_00000138df3b33f0, L_00000138df3b3e90;
L_00000138df3aa2e0/0/28 .functor OR 1, L_00000138df3b4ed0, L_00000138df3b4610, L_00000138df3b4570, L_00000138df3b32b0;
L_00000138df3aa2e0/1/0 .functor OR 1, L_00000138df3aa2e0/0/0, L_00000138df3aa2e0/0/4, L_00000138df3aa2e0/0/8, L_00000138df3aa2e0/0/12;
L_00000138df3aa2e0/1/4 .functor OR 1, L_00000138df3aa2e0/0/16, L_00000138df3aa2e0/0/20, L_00000138df3aa2e0/0/24, L_00000138df3aa2e0/0/28;
L_00000138df3aa2e0 .functor NOR 1, L_00000138df3aa2e0/1/0, L_00000138df3aa2e0/1/4, C4<0>, C4<0>;
v00000138df301550_0 .net *"_ivl_0", 0 0, L_00000138df3ab000;  1 drivers
v00000138df301af0_0 .net *"_ivl_101", 0 0, L_00000138df3b12d0;  1 drivers
v00000138df3012d0_0 .net *"_ivl_102", 0 0, L_00000138df3aa740;  1 drivers
v00000138df301c30_0 .net *"_ivl_105", 0 0, L_00000138df3b1d70;  1 drivers
v00000138df301e10_0 .net *"_ivl_107", 0 0, L_00000138df3b14b0;  1 drivers
v00000138df302310_0 .net *"_ivl_108", 0 0, L_00000138df3a9f60;  1 drivers
v00000138df301730_0 .net *"_ivl_11", 0 0, L_00000138df343aa0;  1 drivers
v00000138df303350_0 .net *"_ivl_111", 0 0, L_00000138df3b0e70;  1 drivers
v00000138df303490_0 .net *"_ivl_113", 0 0, L_00000138df3b1cd0;  1 drivers
v00000138df303030_0 .net *"_ivl_114", 0 0, L_00000138df3ab4d0;  1 drivers
v00000138df301d70_0 .net *"_ivl_117", 0 0, L_00000138df3b0a10;  1 drivers
v00000138df3030d0_0 .net *"_ivl_119", 0 0, L_00000138df3b26d0;  1 drivers
v00000138df303170_0 .net *"_ivl_12", 0 0, L_00000138df3aa5f0;  1 drivers
v00000138df3017d0_0 .net *"_ivl_120", 0 0, L_00000138df3aa270;  1 drivers
v00000138df303210_0 .net *"_ivl_123", 0 0, L_00000138df3b0b50;  1 drivers
v00000138df3024f0_0 .net *"_ivl_125", 0 0, L_00000138df3b0bf0;  1 drivers
v00000138df3026d0_0 .net *"_ivl_126", 0 0, L_00000138df3ab8c0;  1 drivers
v00000138df301f50_0 .net *"_ivl_129", 0 0, L_00000138df3b0790;  1 drivers
v00000138df3015f0_0 .net *"_ivl_131", 0 0, L_00000138df3b2db0;  1 drivers
v00000138df301870_0 .net *"_ivl_132", 0 0, L_00000138df3ab540;  1 drivers
v00000138df3010f0_0 .net *"_ivl_135", 0 0, L_00000138df3b2130;  1 drivers
v00000138df3033f0_0 .net *"_ivl_137", 0 0, L_00000138df3b2090;  1 drivers
v00000138df3021d0_0 .net *"_ivl_138", 0 0, L_00000138df3aa3c0;  1 drivers
v00000138df303530_0 .net *"_ivl_141", 0 0, L_00000138df3b21d0;  1 drivers
v00000138df303670_0 .net *"_ivl_143", 0 0, L_00000138df3b2d10;  1 drivers
v00000138df301690_0 .net *"_ivl_144", 0 0, L_00000138df3ab7e0;  1 drivers
v00000138df3035d0_0 .net *"_ivl_147", 0 0, L_00000138df3b1370;  1 drivers
v00000138df300f10_0 .net *"_ivl_149", 0 0, L_00000138df3b0f10;  1 drivers
v00000138df300fb0_0 .net *"_ivl_15", 0 0, L_00000138df343a00;  1 drivers
v00000138df3019b0_0 .net *"_ivl_150", 0 0, L_00000138df3aa660;  1 drivers
v00000138df301050_0 .net *"_ivl_153", 0 0, L_00000138df3b1410;  1 drivers
v00000138df301eb0_0 .net *"_ivl_155", 0 0, L_00000138df3b1b90;  1 drivers
v00000138df302270_0 .net *"_ivl_156", 0 0, L_00000138df3ab930;  1 drivers
v00000138df301910_0 .net *"_ivl_159", 0 0, L_00000138df3b2810;  1 drivers
v00000138df301230_0 .net *"_ivl_161", 0 0, L_00000138df3b17d0;  1 drivers
v00000138df301a50_0 .net *"_ivl_162", 0 0, L_00000138df3aba10;  1 drivers
v00000138df301ff0_0 .net *"_ivl_165", 0 0, L_00000138df3b0d30;  1 drivers
v00000138df302090_0 .net *"_ivl_167", 0 0, L_00000138df3b28b0;  1 drivers
v00000138df302130_0 .net *"_ivl_168", 0 0, L_00000138df3aba80;  1 drivers
v00000138df3023b0_0 .net *"_ivl_17", 0 0, L_00000138df343c80;  1 drivers
v00000138df302450_0 .net *"_ivl_171", 0 0, L_00000138df3b1910;  1 drivers
v00000138df302590_0 .net *"_ivl_173", 0 0, L_00000138df3b2e50;  1 drivers
v00000138df302630_0 .net *"_ivl_174", 0 0, L_00000138df3a9fd0;  1 drivers
v00000138df302770_0 .net *"_ivl_177", 0 0, L_00000138df3b1ff0;  1 drivers
v00000138df302810_0 .net *"_ivl_179", 0 0, L_00000138df3b2450;  1 drivers
v00000138df3028b0_0 .net *"_ivl_18", 0 0, L_00000138df3ab070;  1 drivers
v00000138df302950_0 .net *"_ivl_180", 0 0, L_00000138df3aa040;  1 drivers
v00000138df3029f0_0 .net *"_ivl_183", 0 0, L_00000138df3b19b0;  1 drivers
v00000138df302d10_0 .net *"_ivl_185", 0 0, L_00000138df3b1c30;  1 drivers
v00000138df304d90_0 .net *"_ivl_186", 0 0, L_00000138df3aa900;  1 drivers
v00000138df3046b0_0 .net *"_ivl_190", 0 0, L_00000138df3b1af0;  1 drivers
v00000138df303710_0 .net *"_ivl_192", 0 0, L_00000138df3b24f0;  1 drivers
v00000138df303f30_0 .net *"_ivl_194", 0 0, L_00000138df3b2590;  1 drivers
v00000138df3041b0_0 .net *"_ivl_196", 0 0, L_00000138df3b2770;  1 drivers
v00000138df304cf0_0 .net *"_ivl_198", 0 0, L_00000138df3b2950;  1 drivers
v00000138df304890_0 .net *"_ivl_200", 0 0, L_00000138df3b08d0;  1 drivers
v00000138df303990_0 .net *"_ivl_202", 0 0, L_00000138df3b2b30;  1 drivers
v00000138df3047f0_0 .net *"_ivl_204", 0 0, L_00000138df3b0dd0;  1 drivers
v00000138df304110_0 .net *"_ivl_206", 0 0, L_00000138df3b2bd0;  1 drivers
v00000138df303850_0 .net *"_ivl_208", 0 0, L_00000138df3b2c70;  1 drivers
v00000138df304250_0 .net *"_ivl_21", 0 0, L_00000138df343b40;  1 drivers
v00000138df303fd0_0 .net *"_ivl_210", 0 0, L_00000138df3b2ef0;  1 drivers
v00000138df303b70_0 .net *"_ivl_212", 0 0, L_00000138df3b0830;  1 drivers
v00000138df304a70_0 .net *"_ivl_214", 0 0, L_00000138df3b0970;  1 drivers
v00000138df304930_0 .net *"_ivl_216", 0 0, L_00000138df3b5650;  1 drivers
v00000138df3049d0_0 .net *"_ivl_218", 0 0, L_00000138df3b49d0;  1 drivers
v00000138df304750_0 .net *"_ivl_220", 0 0, L_00000138df3b46b0;  1 drivers
v00000138df303d50_0 .net *"_ivl_222", 0 0, L_00000138df3b3c10;  1 drivers
v00000138df303cb0_0 .net *"_ivl_224", 0 0, L_00000138df3b4750;  1 drivers
v00000138df303c10_0 .net *"_ivl_226", 0 0, L_00000138df3b4390;  1 drivers
v00000138df303a30_0 .net *"_ivl_228", 0 0, L_00000138df3b3df0;  1 drivers
v00000138df304b10_0 .net *"_ivl_23", 0 0, L_00000138df343be0;  1 drivers
v00000138df3038f0_0 .net *"_ivl_230", 0 0, L_00000138df3b4cf0;  1 drivers
v00000138df304430_0 .net *"_ivl_232", 0 0, L_00000138df3b3990;  1 drivers
v00000138df303ad0_0 .net *"_ivl_234", 0 0, L_00000138df3b3f30;  1 drivers
v00000138df304390_0 .net *"_ivl_236", 0 0, L_00000138df3b4b10;  1 drivers
v00000138df3042f0_0 .net *"_ivl_238", 0 0, L_00000138df3b4110;  1 drivers
v00000138df303df0_0 .net *"_ivl_24", 0 0, L_00000138df3aa890;  1 drivers
v00000138df3037b0_0 .net *"_ivl_240", 0 0, L_00000138df3b3850;  1 drivers
v00000138df3044d0_0 .net *"_ivl_242", 0 0, L_00000138df3b30d0;  1 drivers
v00000138df304070_0 .net *"_ivl_244", 0 0, L_00000138df3b5150;  1 drivers
v00000138df304570_0 .net *"_ivl_246", 0 0, L_00000138df3b33f0;  1 drivers
v00000138df303e90_0 .net *"_ivl_248", 0 0, L_00000138df3b3e90;  1 drivers
v00000138df304bb0_0 .net *"_ivl_250", 0 0, L_00000138df3b4ed0;  1 drivers
v00000138df304610_0 .net *"_ivl_252", 0 0, L_00000138df3b4610;  1 drivers
v00000138df304c50_0 .net *"_ivl_254", 0 0, L_00000138df3b4570;  1 drivers
v00000138df2250e0_0 .net *"_ivl_256", 0 0, L_00000138df3b32b0;  1 drivers
v00000138df305100_0 .net *"_ivl_27", 0 0, L_00000138df343780;  1 drivers
v00000138df307540_0 .net *"_ivl_29", 0 0, L_00000138df343d20;  1 drivers
v00000138df3056a0_0 .net *"_ivl_3", 0 0, L_00000138df343dc0;  1 drivers
v00000138df304f20_0 .net *"_ivl_30", 0 0, L_00000138df3ab2a0;  1 drivers
v00000138df305d80_0 .net *"_ivl_33", 0 0, L_00000138df343820;  1 drivers
v00000138df306140_0 .net *"_ivl_35", 0 0, L_00000138df3438c0;  1 drivers
v00000138df305380_0 .net *"_ivl_36", 0 0, L_00000138df3ab620;  1 drivers
v00000138df307180_0 .net *"_ivl_39", 0 0, L_00000138df3b2630;  1 drivers
v00000138df305ba0_0 .net *"_ivl_41", 0 0, L_00000138df3b1eb0;  1 drivers
v00000138df306500_0 .net *"_ivl_42", 0 0, L_00000138df3abaf0;  1 drivers
v00000138df3065a0_0 .net *"_ivl_45", 0 0, L_00000138df3b0c90;  1 drivers
v00000138df305ce0_0 .net *"_ivl_47", 0 0, L_00000138df3b2310;  1 drivers
v00000138df306b40_0 .net *"_ivl_48", 0 0, L_00000138df3ab770;  1 drivers
v00000138df305c40_0 .net *"_ivl_5", 0 0, L_00000138df3436e0;  1 drivers
v00000138df306fa0_0 .net *"_ivl_51", 0 0, L_00000138df3b1a50;  1 drivers
v00000138df306e60_0 .net *"_ivl_53", 0 0, L_00000138df3b15f0;  1 drivers
v00000138df305740_0 .net *"_ivl_54", 0 0, L_00000138df3aacf0;  1 drivers
v00000138df305f60_0 .net *"_ivl_57", 0 0, L_00000138df3b0ab0;  1 drivers
v00000138df305e20_0 .net *"_ivl_59", 0 0, L_00000138df3b23b0;  1 drivers
v00000138df305b00_0 .net *"_ivl_6", 0 0, L_00000138df3aa6d0;  1 drivers
v00000138df304fc0_0 .net *"_ivl_60", 0 0, L_00000138df3aa4a0;  1 drivers
v00000138df3051a0_0 .net *"_ivl_63", 0 0, L_00000138df3b1050;  1 drivers
v00000138df305ec0_0 .net *"_ivl_65", 0 0, L_00000138df3b0fb0;  1 drivers
v00000138df3061e0_0 .net *"_ivl_66", 0 0, L_00000138df3ab380;  1 drivers
v00000138df306f00_0 .net *"_ivl_69", 0 0, L_00000138df3b1550;  1 drivers
v00000138df306820_0 .net *"_ivl_71", 0 0, L_00000138df3b1690;  1 drivers
v00000138df306dc0_0 .net *"_ivl_72", 0 0, L_00000138df3ab3f0;  1 drivers
v00000138df305240_0 .net *"_ivl_75", 0 0, L_00000138df3b29f0;  1 drivers
v00000138df3072c0_0 .net *"_ivl_77", 0 0, L_00000138df3b1870;  1 drivers
v00000138df306a00_0 .net *"_ivl_78", 0 0, L_00000138df3aa430;  1 drivers
v00000138df307360_0 .net *"_ivl_81", 0 0, L_00000138df3b1e10;  1 drivers
v00000138df306d20_0 .net *"_ivl_83", 0 0, L_00000138df3b2270;  1 drivers
v00000138df3052e0_0 .net *"_ivl_84", 0 0, L_00000138df3aa200;  1 drivers
v00000138df306000_0 .net *"_ivl_87", 0 0, L_00000138df3b1190;  1 drivers
v00000138df3060a0_0 .net *"_ivl_89", 0 0, L_00000138df3b1730;  1 drivers
v00000138df306be0_0 .net *"_ivl_9", 0 0, L_00000138df343960;  1 drivers
v00000138df306780_0 .net *"_ivl_90", 0 0, L_00000138df3ab460;  1 drivers
v00000138df306280_0 .net *"_ivl_93", 0 0, L_00000138df3b10f0;  1 drivers
v00000138df306320_0 .net *"_ivl_95", 0 0, L_00000138df3b1230;  1 drivers
v00000138df306c80_0 .net *"_ivl_96", 0 0, L_00000138df3aa350;  1 drivers
v00000138df3059c0_0 .net *"_ivl_99", 0 0, L_00000138df3b1f50;  1 drivers
v00000138df3063c0_0 .net "a", 31 0, v00000138df3130b0_0;  alias, 1 drivers
v00000138df305880_0 .net "b", 31 0, v00000138df313dd0_0;  alias, 1 drivers
v00000138df305060_0 .net "out", 0 0, L_00000138df3aa2e0;  alias, 1 drivers
v00000138df3057e0_0 .net "temp", 31 0, L_00000138df3b2a90;  1 drivers
L_00000138df343dc0 .part v00000138df3130b0_0, 0, 1;
L_00000138df3436e0 .part v00000138df313dd0_0, 0, 1;
L_00000138df343960 .part v00000138df3130b0_0, 1, 1;
L_00000138df343aa0 .part v00000138df313dd0_0, 1, 1;
L_00000138df343a00 .part v00000138df3130b0_0, 2, 1;
L_00000138df343c80 .part v00000138df313dd0_0, 2, 1;
L_00000138df343b40 .part v00000138df3130b0_0, 3, 1;
L_00000138df343be0 .part v00000138df313dd0_0, 3, 1;
L_00000138df343780 .part v00000138df3130b0_0, 4, 1;
L_00000138df343d20 .part v00000138df313dd0_0, 4, 1;
L_00000138df343820 .part v00000138df3130b0_0, 5, 1;
L_00000138df3438c0 .part v00000138df313dd0_0, 5, 1;
L_00000138df3b2630 .part v00000138df3130b0_0, 6, 1;
L_00000138df3b1eb0 .part v00000138df313dd0_0, 6, 1;
L_00000138df3b0c90 .part v00000138df3130b0_0, 7, 1;
L_00000138df3b2310 .part v00000138df313dd0_0, 7, 1;
L_00000138df3b1a50 .part v00000138df3130b0_0, 8, 1;
L_00000138df3b15f0 .part v00000138df313dd0_0, 8, 1;
L_00000138df3b0ab0 .part v00000138df3130b0_0, 9, 1;
L_00000138df3b23b0 .part v00000138df313dd0_0, 9, 1;
L_00000138df3b1050 .part v00000138df3130b0_0, 10, 1;
L_00000138df3b0fb0 .part v00000138df313dd0_0, 10, 1;
L_00000138df3b1550 .part v00000138df3130b0_0, 11, 1;
L_00000138df3b1690 .part v00000138df313dd0_0, 11, 1;
L_00000138df3b29f0 .part v00000138df3130b0_0, 12, 1;
L_00000138df3b1870 .part v00000138df313dd0_0, 12, 1;
L_00000138df3b1e10 .part v00000138df3130b0_0, 13, 1;
L_00000138df3b2270 .part v00000138df313dd0_0, 13, 1;
L_00000138df3b1190 .part v00000138df3130b0_0, 14, 1;
L_00000138df3b1730 .part v00000138df313dd0_0, 14, 1;
L_00000138df3b10f0 .part v00000138df3130b0_0, 15, 1;
L_00000138df3b1230 .part v00000138df313dd0_0, 15, 1;
L_00000138df3b1f50 .part v00000138df3130b0_0, 16, 1;
L_00000138df3b12d0 .part v00000138df313dd0_0, 16, 1;
L_00000138df3b1d70 .part v00000138df3130b0_0, 17, 1;
L_00000138df3b14b0 .part v00000138df313dd0_0, 17, 1;
L_00000138df3b0e70 .part v00000138df3130b0_0, 18, 1;
L_00000138df3b1cd0 .part v00000138df313dd0_0, 18, 1;
L_00000138df3b0a10 .part v00000138df3130b0_0, 19, 1;
L_00000138df3b26d0 .part v00000138df313dd0_0, 19, 1;
L_00000138df3b0b50 .part v00000138df3130b0_0, 20, 1;
L_00000138df3b0bf0 .part v00000138df313dd0_0, 20, 1;
L_00000138df3b0790 .part v00000138df3130b0_0, 21, 1;
L_00000138df3b2db0 .part v00000138df313dd0_0, 21, 1;
L_00000138df3b2130 .part v00000138df3130b0_0, 22, 1;
L_00000138df3b2090 .part v00000138df313dd0_0, 22, 1;
L_00000138df3b21d0 .part v00000138df3130b0_0, 23, 1;
L_00000138df3b2d10 .part v00000138df313dd0_0, 23, 1;
L_00000138df3b1370 .part v00000138df3130b0_0, 24, 1;
L_00000138df3b0f10 .part v00000138df313dd0_0, 24, 1;
L_00000138df3b1410 .part v00000138df3130b0_0, 25, 1;
L_00000138df3b1b90 .part v00000138df313dd0_0, 25, 1;
L_00000138df3b2810 .part v00000138df3130b0_0, 26, 1;
L_00000138df3b17d0 .part v00000138df313dd0_0, 26, 1;
L_00000138df3b0d30 .part v00000138df3130b0_0, 27, 1;
L_00000138df3b28b0 .part v00000138df313dd0_0, 27, 1;
L_00000138df3b1910 .part v00000138df3130b0_0, 28, 1;
L_00000138df3b2e50 .part v00000138df313dd0_0, 28, 1;
L_00000138df3b1ff0 .part v00000138df3130b0_0, 29, 1;
L_00000138df3b2450 .part v00000138df313dd0_0, 29, 1;
L_00000138df3b19b0 .part v00000138df3130b0_0, 30, 1;
L_00000138df3b1c30 .part v00000138df313dd0_0, 30, 1;
LS_00000138df3b2a90_0_0 .concat8 [ 1 1 1 1], L_00000138df3ab000, L_00000138df3aa6d0, L_00000138df3aa5f0, L_00000138df3ab070;
LS_00000138df3b2a90_0_4 .concat8 [ 1 1 1 1], L_00000138df3aa890, L_00000138df3ab2a0, L_00000138df3ab620, L_00000138df3abaf0;
LS_00000138df3b2a90_0_8 .concat8 [ 1 1 1 1], L_00000138df3ab770, L_00000138df3aacf0, L_00000138df3aa4a0, L_00000138df3ab380;
LS_00000138df3b2a90_0_12 .concat8 [ 1 1 1 1], L_00000138df3ab3f0, L_00000138df3aa430, L_00000138df3aa200, L_00000138df3ab460;
LS_00000138df3b2a90_0_16 .concat8 [ 1 1 1 1], L_00000138df3aa350, L_00000138df3aa740, L_00000138df3a9f60, L_00000138df3ab4d0;
LS_00000138df3b2a90_0_20 .concat8 [ 1 1 1 1], L_00000138df3aa270, L_00000138df3ab8c0, L_00000138df3ab540, L_00000138df3aa3c0;
LS_00000138df3b2a90_0_24 .concat8 [ 1 1 1 1], L_00000138df3ab7e0, L_00000138df3aa660, L_00000138df3ab930, L_00000138df3aba10;
LS_00000138df3b2a90_0_28 .concat8 [ 1 1 1 1], L_00000138df3aba80, L_00000138df3a9fd0, L_00000138df3aa040, L_00000138df3aa900;
LS_00000138df3b2a90_1_0 .concat8 [ 4 4 4 4], LS_00000138df3b2a90_0_0, LS_00000138df3b2a90_0_4, LS_00000138df3b2a90_0_8, LS_00000138df3b2a90_0_12;
LS_00000138df3b2a90_1_4 .concat8 [ 4 4 4 4], LS_00000138df3b2a90_0_16, LS_00000138df3b2a90_0_20, LS_00000138df3b2a90_0_24, LS_00000138df3b2a90_0_28;
L_00000138df3b2a90 .concat8 [ 16 16 0 0], LS_00000138df3b2a90_1_0, LS_00000138df3b2a90_1_4;
L_00000138df3b1af0 .part v00000138df3130b0_0, 31, 1;
L_00000138df3b24f0 .part v00000138df313dd0_0, 31, 1;
L_00000138df3b2590 .part L_00000138df3b2a90, 0, 1;
L_00000138df3b2770 .part L_00000138df3b2a90, 1, 1;
L_00000138df3b2950 .part L_00000138df3b2a90, 2, 1;
L_00000138df3b08d0 .part L_00000138df3b2a90, 3, 1;
L_00000138df3b2b30 .part L_00000138df3b2a90, 4, 1;
L_00000138df3b0dd0 .part L_00000138df3b2a90, 5, 1;
L_00000138df3b2bd0 .part L_00000138df3b2a90, 6, 1;
L_00000138df3b2c70 .part L_00000138df3b2a90, 7, 1;
L_00000138df3b2ef0 .part L_00000138df3b2a90, 8, 1;
L_00000138df3b0830 .part L_00000138df3b2a90, 9, 1;
L_00000138df3b0970 .part L_00000138df3b2a90, 10, 1;
L_00000138df3b5650 .part L_00000138df3b2a90, 11, 1;
L_00000138df3b49d0 .part L_00000138df3b2a90, 12, 1;
L_00000138df3b46b0 .part L_00000138df3b2a90, 13, 1;
L_00000138df3b3c10 .part L_00000138df3b2a90, 14, 1;
L_00000138df3b4750 .part L_00000138df3b2a90, 15, 1;
L_00000138df3b4390 .part L_00000138df3b2a90, 16, 1;
L_00000138df3b3df0 .part L_00000138df3b2a90, 17, 1;
L_00000138df3b4cf0 .part L_00000138df3b2a90, 18, 1;
L_00000138df3b3990 .part L_00000138df3b2a90, 19, 1;
L_00000138df3b3f30 .part L_00000138df3b2a90, 20, 1;
L_00000138df3b4b10 .part L_00000138df3b2a90, 21, 1;
L_00000138df3b4110 .part L_00000138df3b2a90, 22, 1;
L_00000138df3b3850 .part L_00000138df3b2a90, 23, 1;
L_00000138df3b30d0 .part L_00000138df3b2a90, 24, 1;
L_00000138df3b5150 .part L_00000138df3b2a90, 25, 1;
L_00000138df3b33f0 .part L_00000138df3b2a90, 26, 1;
L_00000138df3b3e90 .part L_00000138df3b2a90, 27, 1;
L_00000138df3b4ed0 .part L_00000138df3b2a90, 28, 1;
L_00000138df3b4610 .part L_00000138df3b2a90, 29, 1;
L_00000138df3b4570 .part L_00000138df3b2a90, 30, 1;
L_00000138df3b32b0 .part L_00000138df3b2a90, 31, 1;
S_00000138df113300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000138df0c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000138df298af0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000138df3aa190 .functor NOT 1, L_00000138df3435a0, C4<0>, C4<0>, C4<0>;
v00000138df3066e0_0 .net "A", 31 0, v00000138df3130b0_0;  alias, 1 drivers
v00000138df307220_0 .net "ALUOP", 3 0, v00000138df3074a0_0;  alias, 1 drivers
v00000138df306960_0 .net "B", 31 0, v00000138df313dd0_0;  alias, 1 drivers
v00000138df306aa0_0 .var "CF", 0 0;
v00000138df307040_0 .net "ZF", 0 0, L_00000138df3aa190;  alias, 1 drivers
v00000138df3070e0_0 .net *"_ivl_1", 0 0, L_00000138df3435a0;  1 drivers
v00000138df307400_0 .var "res", 31 0;
E_00000138df298ef0 .event anyedge, v00000138df307220_0, v00000138df3063c0_0, v00000138df305880_0, v00000138df306aa0_0;
L_00000138df3435a0 .reduce/or v00000138df307400_0;
S_00000138df10c8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000138df0c9ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000138df2bbed0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df2bbf08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df2bbf40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df2bbf78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df2bbfb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df2bbfe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df2bc020 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df2bc058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df2bc090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df2bc0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df2bc100 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df2bc138 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df2bc170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df2bc1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df2bc1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df2bc218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df2bc250 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df2bc288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df2bc2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df2bc2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df2bc330 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df2bc368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df2bc3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df2bc3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df2bc410 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df3074a0_0 .var "ALU_OP", 3 0;
v00000138df3075e0_0 .net "opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
E_00000138df299870 .event anyedge, v00000138df20cbf0_0;
S_00000138df10ca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000138df312b10_0 .net "EX1_forward_to_B", 31 0, v00000138df3122f0_0;  alias, 1 drivers
v00000138df310bd0_0 .net "EX_PFC", 31 0, v00000138df311990_0;  alias, 1 drivers
v00000138df312750_0 .net "EX_PFC_to_IF", 31 0, L_00000138df343460;  alias, 1 drivers
v00000138df310950_0 .net "alu_selA", 1 0, L_00000138df33d920;  alias, 1 drivers
v00000138df3113f0_0 .net "alu_selB", 1 0, L_00000138df340b20;  alias, 1 drivers
v00000138df310770_0 .net "ex_haz", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df311b70_0 .net "id_haz", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df311fd0_0 .net "is_jr", 0 0, v00000138df310c70_0;  alias, 1 drivers
v00000138df3108b0_0 .net "mem_haz", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df312110_0 .net "oper1", 31 0, L_00000138df345fd0;  alias, 1 drivers
v00000138df3109f0_0 .net "oper2", 31 0, L_00000138df3aae40;  alias, 1 drivers
v00000138df3127f0_0 .net "pc", 31 0, v00000138df312930_0;  alias, 1 drivers
v00000138df311350_0 .net "rs1", 31 0, v00000138df310d10_0;  alias, 1 drivers
v00000138df312890_0 .net "rs2_in", 31 0, v00000138df311d50_0;  alias, 1 drivers
v00000138df3129d0_0 .net "rs2_out", 31 0, L_00000138df3ab700;  alias, 1 drivers
v00000138df311030_0 .net "store_rs2_forward", 1 0, L_00000138df33efa0;  alias, 1 drivers
L_00000138df343460 .functor MUXZ 32, v00000138df311990_0, L_00000138df345fd0, v00000138df310c70_0, C4<>;
S_00000138df0c8230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000138df10ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000138df298f30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000138df344d70 .functor NOT 1, L_00000138df3418e0, C4<0>, C4<0>, C4<0>;
L_00000138df345390 .functor NOT 1, L_00000138df3410c0, C4<0>, C4<0>, C4<0>;
L_00000138df344de0 .functor NOT 1, L_00000138df3429c0, C4<0>, C4<0>, C4<0>;
L_00000138df344830 .functor NOT 1, L_00000138df341020, C4<0>, C4<0>, C4<0>;
L_00000138df344ec0 .functor AND 32, L_00000138df344600, v00000138df310d10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345010 .functor AND 32, L_00000138df3451d0, L_00000138df3abc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345080 .functor OR 32, L_00000138df344ec0, L_00000138df345010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df3450f0 .functor AND 32, L_00000138df3447c0, v00000138df302bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345160 .functor OR 32, L_00000138df345080, L_00000138df3450f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df346120 .functor AND 32, L_00000138df344f30, L_00000138df341ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345fd0 .functor OR 32, L_00000138df345160, L_00000138df346120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df308260_0 .net *"_ivl_1", 0 0, L_00000138df3418e0;  1 drivers
v00000138df3083a0_0 .net *"_ivl_13", 0 0, L_00000138df3429c0;  1 drivers
v00000138df307c20_0 .net *"_ivl_14", 0 0, L_00000138df344de0;  1 drivers
v00000138df307cc0_0 .net *"_ivl_19", 0 0, L_00000138df341f20;  1 drivers
v00000138df308800_0 .net *"_ivl_2", 0 0, L_00000138df344d70;  1 drivers
v00000138df30b830_0 .net *"_ivl_23", 0 0, L_00000138df342420;  1 drivers
v00000138df30ac50_0 .net *"_ivl_27", 0 0, L_00000138df341020;  1 drivers
v00000138df30a750_0 .net *"_ivl_28", 0 0, L_00000138df344830;  1 drivers
v00000138df30c9b0_0 .net *"_ivl_33", 0 0, L_00000138df3424c0;  1 drivers
v00000138df30aa70_0 .net *"_ivl_37", 0 0, L_00000138df341480;  1 drivers
v00000138df30abb0_0 .net *"_ivl_40", 31 0, L_00000138df344ec0;  1 drivers
v00000138df30c370_0 .net *"_ivl_42", 31 0, L_00000138df345010;  1 drivers
v00000138df30a9d0_0 .net *"_ivl_44", 31 0, L_00000138df345080;  1 drivers
v00000138df30b790_0 .net *"_ivl_46", 31 0, L_00000138df3450f0;  1 drivers
v00000138df30cd70_0 .net *"_ivl_48", 31 0, L_00000138df345160;  1 drivers
v00000138df30aed0_0 .net *"_ivl_50", 31 0, L_00000138df346120;  1 drivers
v00000138df30a7f0_0 .net *"_ivl_7", 0 0, L_00000138df3410c0;  1 drivers
v00000138df30bc90_0 .net *"_ivl_8", 0 0, L_00000138df345390;  1 drivers
v00000138df30c910_0 .net "ina", 31 0, v00000138df310d10_0;  alias, 1 drivers
v00000138df30acf0_0 .net "inb", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df30c690_0 .net "inc", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df30cc30_0 .net "ind", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df30b5b0_0 .net "out", 31 0, L_00000138df345fd0;  alias, 1 drivers
v00000138df30b8d0_0 .net "s0", 31 0, L_00000138df344600;  1 drivers
v00000138df30b150_0 .net "s1", 31 0, L_00000138df3451d0;  1 drivers
v00000138df30c5f0_0 .net "s2", 31 0, L_00000138df3447c0;  1 drivers
v00000138df30ad90_0 .net "s3", 31 0, L_00000138df344f30;  1 drivers
v00000138df30caf0_0 .net "sel", 1 0, L_00000138df33d920;  alias, 1 drivers
L_00000138df3418e0 .part L_00000138df33d920, 1, 1;
LS_00000138df342600_0_0 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_4 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_8 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_12 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_16 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_20 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_24 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_0_28 .concat [ 1 1 1 1], L_00000138df344d70, L_00000138df344d70, L_00000138df344d70, L_00000138df344d70;
LS_00000138df342600_1_0 .concat [ 4 4 4 4], LS_00000138df342600_0_0, LS_00000138df342600_0_4, LS_00000138df342600_0_8, LS_00000138df342600_0_12;
LS_00000138df342600_1_4 .concat [ 4 4 4 4], LS_00000138df342600_0_16, LS_00000138df342600_0_20, LS_00000138df342600_0_24, LS_00000138df342600_0_28;
L_00000138df342600 .concat [ 16 16 0 0], LS_00000138df342600_1_0, LS_00000138df342600_1_4;
L_00000138df3410c0 .part L_00000138df33d920, 0, 1;
LS_00000138df342380_0_0 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_4 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_8 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_12 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_16 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_20 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_24 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_0_28 .concat [ 1 1 1 1], L_00000138df345390, L_00000138df345390, L_00000138df345390, L_00000138df345390;
LS_00000138df342380_1_0 .concat [ 4 4 4 4], LS_00000138df342380_0_0, LS_00000138df342380_0_4, LS_00000138df342380_0_8, LS_00000138df342380_0_12;
LS_00000138df342380_1_4 .concat [ 4 4 4 4], LS_00000138df342380_0_16, LS_00000138df342380_0_20, LS_00000138df342380_0_24, LS_00000138df342380_0_28;
L_00000138df342380 .concat [ 16 16 0 0], LS_00000138df342380_1_0, LS_00000138df342380_1_4;
L_00000138df3429c0 .part L_00000138df33d920, 1, 1;
LS_00000138df341980_0_0 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_4 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_8 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_12 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_16 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_20 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_24 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_0_28 .concat [ 1 1 1 1], L_00000138df344de0, L_00000138df344de0, L_00000138df344de0, L_00000138df344de0;
LS_00000138df341980_1_0 .concat [ 4 4 4 4], LS_00000138df341980_0_0, LS_00000138df341980_0_4, LS_00000138df341980_0_8, LS_00000138df341980_0_12;
LS_00000138df341980_1_4 .concat [ 4 4 4 4], LS_00000138df341980_0_16, LS_00000138df341980_0_20, LS_00000138df341980_0_24, LS_00000138df341980_0_28;
L_00000138df341980 .concat [ 16 16 0 0], LS_00000138df341980_1_0, LS_00000138df341980_1_4;
L_00000138df341f20 .part L_00000138df33d920, 0, 1;
LS_00000138df342ce0_0_0 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_4 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_8 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_12 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_16 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_20 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_24 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_0_28 .concat [ 1 1 1 1], L_00000138df341f20, L_00000138df341f20, L_00000138df341f20, L_00000138df341f20;
LS_00000138df342ce0_1_0 .concat [ 4 4 4 4], LS_00000138df342ce0_0_0, LS_00000138df342ce0_0_4, LS_00000138df342ce0_0_8, LS_00000138df342ce0_0_12;
LS_00000138df342ce0_1_4 .concat [ 4 4 4 4], LS_00000138df342ce0_0_16, LS_00000138df342ce0_0_20, LS_00000138df342ce0_0_24, LS_00000138df342ce0_0_28;
L_00000138df342ce0 .concat [ 16 16 0 0], LS_00000138df342ce0_1_0, LS_00000138df342ce0_1_4;
L_00000138df342420 .part L_00000138df33d920, 1, 1;
LS_00000138df341700_0_0 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_4 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_8 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_12 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_16 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_20 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_24 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_0_28 .concat [ 1 1 1 1], L_00000138df342420, L_00000138df342420, L_00000138df342420, L_00000138df342420;
LS_00000138df341700_1_0 .concat [ 4 4 4 4], LS_00000138df341700_0_0, LS_00000138df341700_0_4, LS_00000138df341700_0_8, LS_00000138df341700_0_12;
LS_00000138df341700_1_4 .concat [ 4 4 4 4], LS_00000138df341700_0_16, LS_00000138df341700_0_20, LS_00000138df341700_0_24, LS_00000138df341700_0_28;
L_00000138df341700 .concat [ 16 16 0 0], LS_00000138df341700_1_0, LS_00000138df341700_1_4;
L_00000138df341020 .part L_00000138df33d920, 0, 1;
LS_00000138df341660_0_0 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_4 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_8 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_12 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_16 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_20 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_24 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_0_28 .concat [ 1 1 1 1], L_00000138df344830, L_00000138df344830, L_00000138df344830, L_00000138df344830;
LS_00000138df341660_1_0 .concat [ 4 4 4 4], LS_00000138df341660_0_0, LS_00000138df341660_0_4, LS_00000138df341660_0_8, LS_00000138df341660_0_12;
LS_00000138df341660_1_4 .concat [ 4 4 4 4], LS_00000138df341660_0_16, LS_00000138df341660_0_20, LS_00000138df341660_0_24, LS_00000138df341660_0_28;
L_00000138df341660 .concat [ 16 16 0 0], LS_00000138df341660_1_0, LS_00000138df341660_1_4;
L_00000138df3424c0 .part L_00000138df33d920, 1, 1;
LS_00000138df342f60_0_0 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_4 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_8 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_12 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_16 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_20 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_24 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_0_28 .concat [ 1 1 1 1], L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0, L_00000138df3424c0;
LS_00000138df342f60_1_0 .concat [ 4 4 4 4], LS_00000138df342f60_0_0, LS_00000138df342f60_0_4, LS_00000138df342f60_0_8, LS_00000138df342f60_0_12;
LS_00000138df342f60_1_4 .concat [ 4 4 4 4], LS_00000138df342f60_0_16, LS_00000138df342f60_0_20, LS_00000138df342f60_0_24, LS_00000138df342f60_0_28;
L_00000138df342f60 .concat [ 16 16 0 0], LS_00000138df342f60_1_0, LS_00000138df342f60_1_4;
L_00000138df341480 .part L_00000138df33d920, 0, 1;
LS_00000138df341840_0_0 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_4 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_8 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_12 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_16 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_20 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_24 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_0_28 .concat [ 1 1 1 1], L_00000138df341480, L_00000138df341480, L_00000138df341480, L_00000138df341480;
LS_00000138df341840_1_0 .concat [ 4 4 4 4], LS_00000138df341840_0_0, LS_00000138df341840_0_4, LS_00000138df341840_0_8, LS_00000138df341840_0_12;
LS_00000138df341840_1_4 .concat [ 4 4 4 4], LS_00000138df341840_0_16, LS_00000138df341840_0_20, LS_00000138df341840_0_24, LS_00000138df341840_0_28;
L_00000138df341840 .concat [ 16 16 0 0], LS_00000138df341840_1_0, LS_00000138df341840_1_4;
S_00000138df0c83c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000138df0c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df344600 .functor AND 32, L_00000138df342600, L_00000138df342380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df308bc0_0 .net "in1", 31 0, L_00000138df342600;  1 drivers
v00000138df308620_0 .net "in2", 31 0, L_00000138df342380;  1 drivers
v00000138df307ea0_0 .net "out", 31 0, L_00000138df344600;  alias, 1 drivers
S_00000138df101570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000138df0c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3451d0 .functor AND 32, L_00000138df341980, L_00000138df342ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df308c60_0 .net "in1", 31 0, L_00000138df341980;  1 drivers
v00000138df308080_0 .net "in2", 31 0, L_00000138df342ce0;  1 drivers
v00000138df308d00_0 .net "out", 31 0, L_00000138df3451d0;  alias, 1 drivers
S_00000138df101700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000138df0c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3447c0 .functor AND 32, L_00000138df341700, L_00000138df341660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df307900_0 .net "in1", 31 0, L_00000138df341700;  1 drivers
v00000138df3086c0_0 .net "in2", 31 0, L_00000138df341660;  1 drivers
v00000138df308760_0 .net "out", 31 0, L_00000138df3447c0;  alias, 1 drivers
S_00000138df309f00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000138df0c8230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df344f30 .functor AND 32, L_00000138df342f60, L_00000138df341840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df308300_0 .net "in1", 31 0, L_00000138df342f60;  1 drivers
v00000138df308da0_0 .net "in2", 31 0, L_00000138df341840;  1 drivers
v00000138df307ae0_0 .net "out", 31 0, L_00000138df344f30;  alias, 1 drivers
S_00000138df309730 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000138df10ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000138df29a230 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000138df346040 .functor NOT 1, L_00000138df341fc0, C4<0>, C4<0>, C4<0>;
L_00000138df3460b0 .functor NOT 1, L_00000138df3417a0, C4<0>, C4<0>, C4<0>;
L_00000138df345ef0 .functor NOT 1, L_00000138df3415c0, C4<0>, C4<0>, C4<0>;
L_00000138df27fca0 .functor NOT 1, L_00000138df342920, C4<0>, C4<0>, C4<0>;
L_00000138df3aa820 .functor AND 32, L_00000138df345f60, v00000138df3122f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3ab850 .functor AND 32, L_00000138df346190, L_00000138df3abc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3aac10 .functor OR 32, L_00000138df3aa820, L_00000138df3ab850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df3aa0b0 .functor AND 32, L_00000138df346200, v00000138df302bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3aa7b0 .functor OR 32, L_00000138df3aac10, L_00000138df3aa0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df3ab0e0 .functor AND 32, L_00000138df3ab5b0, L_00000138df341ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3aae40 .functor OR 32, L_00000138df3aa7b0, L_00000138df3ab0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df30bbf0_0 .net *"_ivl_1", 0 0, L_00000138df341fc0;  1 drivers
v00000138df30c7d0_0 .net *"_ivl_13", 0 0, L_00000138df3415c0;  1 drivers
v00000138df30b0b0_0 .net *"_ivl_14", 0 0, L_00000138df345ef0;  1 drivers
v00000138df30b1f0_0 .net *"_ivl_19", 0 0, L_00000138df3427e0;  1 drivers
v00000138df30b290_0 .net *"_ivl_2", 0 0, L_00000138df346040;  1 drivers
v00000138df30b330_0 .net *"_ivl_23", 0 0, L_00000138df342880;  1 drivers
v00000138df30c2d0_0 .net *"_ivl_27", 0 0, L_00000138df342920;  1 drivers
v00000138df30bdd0_0 .net *"_ivl_28", 0 0, L_00000138df27fca0;  1 drivers
v00000138df30c410_0 .net *"_ivl_33", 0 0, L_00000138df342a60;  1 drivers
v00000138df30ce10_0 .net *"_ivl_37", 0 0, L_00000138df341e80;  1 drivers
v00000138df30b3d0_0 .net *"_ivl_40", 31 0, L_00000138df3aa820;  1 drivers
v00000138df30ca50_0 .net *"_ivl_42", 31 0, L_00000138df3ab850;  1 drivers
v00000138df30b470_0 .net *"_ivl_44", 31 0, L_00000138df3aac10;  1 drivers
v00000138df30bab0_0 .net *"_ivl_46", 31 0, L_00000138df3aa0b0;  1 drivers
v00000138df30b510_0 .net *"_ivl_48", 31 0, L_00000138df3aa7b0;  1 drivers
v00000138df30c870_0 .net *"_ivl_50", 31 0, L_00000138df3ab0e0;  1 drivers
v00000138df30cb90_0 .net *"_ivl_7", 0 0, L_00000138df3417a0;  1 drivers
v00000138df30ccd0_0 .net *"_ivl_8", 0 0, L_00000138df3460b0;  1 drivers
v00000138df30be70_0 .net "ina", 31 0, v00000138df3122f0_0;  alias, 1 drivers
v00000138df30b970_0 .net "inb", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df30b650_0 .net "inc", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df30b6f0_0 .net "ind", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df30ceb0_0 .net "out", 31 0, L_00000138df3aae40;  alias, 1 drivers
v00000138df30bf10_0 .net "s0", 31 0, L_00000138df345f60;  1 drivers
v00000138df30ba10_0 .net "s1", 31 0, L_00000138df346190;  1 drivers
v00000138df30bfb0_0 .net "s2", 31 0, L_00000138df346200;  1 drivers
v00000138df30c190_0 .net "s3", 31 0, L_00000138df3ab5b0;  1 drivers
v00000138df30c230_0 .net "sel", 1 0, L_00000138df340b20;  alias, 1 drivers
L_00000138df341fc0 .part L_00000138df340b20, 1, 1;
LS_00000138df342560_0_0 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_4 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_8 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_12 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_16 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_20 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_24 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_0_28 .concat [ 1 1 1 1], L_00000138df346040, L_00000138df346040, L_00000138df346040, L_00000138df346040;
LS_00000138df342560_1_0 .concat [ 4 4 4 4], LS_00000138df342560_0_0, LS_00000138df342560_0_4, LS_00000138df342560_0_8, LS_00000138df342560_0_12;
LS_00000138df342560_1_4 .concat [ 4 4 4 4], LS_00000138df342560_0_16, LS_00000138df342560_0_20, LS_00000138df342560_0_24, LS_00000138df342560_0_28;
L_00000138df342560 .concat [ 16 16 0 0], LS_00000138df342560_1_0, LS_00000138df342560_1_4;
L_00000138df3417a0 .part L_00000138df340b20, 0, 1;
LS_00000138df3426a0_0_0 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_4 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_8 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_12 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_16 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_20 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_24 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_0_28 .concat [ 1 1 1 1], L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0, L_00000138df3460b0;
LS_00000138df3426a0_1_0 .concat [ 4 4 4 4], LS_00000138df3426a0_0_0, LS_00000138df3426a0_0_4, LS_00000138df3426a0_0_8, LS_00000138df3426a0_0_12;
LS_00000138df3426a0_1_4 .concat [ 4 4 4 4], LS_00000138df3426a0_0_16, LS_00000138df3426a0_0_20, LS_00000138df3426a0_0_24, LS_00000138df3426a0_0_28;
L_00000138df3426a0 .concat [ 16 16 0 0], LS_00000138df3426a0_1_0, LS_00000138df3426a0_1_4;
L_00000138df3415c0 .part L_00000138df340b20, 1, 1;
LS_00000138df342740_0_0 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_4 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_8 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_12 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_16 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_20 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_24 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_0_28 .concat [ 1 1 1 1], L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0, L_00000138df345ef0;
LS_00000138df342740_1_0 .concat [ 4 4 4 4], LS_00000138df342740_0_0, LS_00000138df342740_0_4, LS_00000138df342740_0_8, LS_00000138df342740_0_12;
LS_00000138df342740_1_4 .concat [ 4 4 4 4], LS_00000138df342740_0_16, LS_00000138df342740_0_20, LS_00000138df342740_0_24, LS_00000138df342740_0_28;
L_00000138df342740 .concat [ 16 16 0 0], LS_00000138df342740_1_0, LS_00000138df342740_1_4;
L_00000138df3427e0 .part L_00000138df340b20, 0, 1;
LS_00000138df342ba0_0_0 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_4 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_8 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_12 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_16 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_20 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_24 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_0_28 .concat [ 1 1 1 1], L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0, L_00000138df3427e0;
LS_00000138df342ba0_1_0 .concat [ 4 4 4 4], LS_00000138df342ba0_0_0, LS_00000138df342ba0_0_4, LS_00000138df342ba0_0_8, LS_00000138df342ba0_0_12;
LS_00000138df342ba0_1_4 .concat [ 4 4 4 4], LS_00000138df342ba0_0_16, LS_00000138df342ba0_0_20, LS_00000138df342ba0_0_24, LS_00000138df342ba0_0_28;
L_00000138df342ba0 .concat [ 16 16 0 0], LS_00000138df342ba0_1_0, LS_00000138df342ba0_1_4;
L_00000138df342880 .part L_00000138df340b20, 1, 1;
LS_00000138df343000_0_0 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_4 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_8 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_12 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_16 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_20 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_24 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_0_28 .concat [ 1 1 1 1], L_00000138df342880, L_00000138df342880, L_00000138df342880, L_00000138df342880;
LS_00000138df343000_1_0 .concat [ 4 4 4 4], LS_00000138df343000_0_0, LS_00000138df343000_0_4, LS_00000138df343000_0_8, LS_00000138df343000_0_12;
LS_00000138df343000_1_4 .concat [ 4 4 4 4], LS_00000138df343000_0_16, LS_00000138df343000_0_20, LS_00000138df343000_0_24, LS_00000138df343000_0_28;
L_00000138df343000 .concat [ 16 16 0 0], LS_00000138df343000_1_0, LS_00000138df343000_1_4;
L_00000138df342920 .part L_00000138df340b20, 0, 1;
LS_00000138df342d80_0_0 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_4 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_8 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_12 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_16 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_20 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_24 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_0_28 .concat [ 1 1 1 1], L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0, L_00000138df27fca0;
LS_00000138df342d80_1_0 .concat [ 4 4 4 4], LS_00000138df342d80_0_0, LS_00000138df342d80_0_4, LS_00000138df342d80_0_8, LS_00000138df342d80_0_12;
LS_00000138df342d80_1_4 .concat [ 4 4 4 4], LS_00000138df342d80_0_16, LS_00000138df342d80_0_20, LS_00000138df342d80_0_24, LS_00000138df342d80_0_28;
L_00000138df342d80 .concat [ 16 16 0 0], LS_00000138df342d80_1_0, LS_00000138df342d80_1_4;
L_00000138df342a60 .part L_00000138df340b20, 1, 1;
LS_00000138df341de0_0_0 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_4 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_8 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_12 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_16 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_20 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_24 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_0_28 .concat [ 1 1 1 1], L_00000138df342a60, L_00000138df342a60, L_00000138df342a60, L_00000138df342a60;
LS_00000138df341de0_1_0 .concat [ 4 4 4 4], LS_00000138df341de0_0_0, LS_00000138df341de0_0_4, LS_00000138df341de0_0_8, LS_00000138df341de0_0_12;
LS_00000138df341de0_1_4 .concat [ 4 4 4 4], LS_00000138df341de0_0_16, LS_00000138df341de0_0_20, LS_00000138df341de0_0_24, LS_00000138df341de0_0_28;
L_00000138df341de0 .concat [ 16 16 0 0], LS_00000138df341de0_1_0, LS_00000138df341de0_1_4;
L_00000138df341e80 .part L_00000138df340b20, 0, 1;
LS_00000138df342b00_0_0 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_4 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_8 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_12 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_16 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_20 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_24 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_0_28 .concat [ 1 1 1 1], L_00000138df341e80, L_00000138df341e80, L_00000138df341e80, L_00000138df341e80;
LS_00000138df342b00_1_0 .concat [ 4 4 4 4], LS_00000138df342b00_0_0, LS_00000138df342b00_0_4, LS_00000138df342b00_0_8, LS_00000138df342b00_0_12;
LS_00000138df342b00_1_4 .concat [ 4 4 4 4], LS_00000138df342b00_0_16, LS_00000138df342b00_0_20, LS_00000138df342b00_0_24, LS_00000138df342b00_0_28;
L_00000138df342b00 .concat [ 16 16 0 0], LS_00000138df342b00_1_0, LS_00000138df342b00_1_4;
S_00000138df30a540 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000138df309730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df345f60 .functor AND 32, L_00000138df342560, L_00000138df3426a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30ae30_0 .net "in1", 31 0, L_00000138df342560;  1 drivers
v00000138df30a890_0 .net "in2", 31 0, L_00000138df3426a0;  1 drivers
v00000138df30c050_0 .net "out", 31 0, L_00000138df345f60;  alias, 1 drivers
S_00000138df30a3b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000138df309730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df346190 .functor AND 32, L_00000138df342740, L_00000138df342ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30af70_0 .net "in1", 31 0, L_00000138df342740;  1 drivers
v00000138df30c730_0 .net "in2", 31 0, L_00000138df342ba0;  1 drivers
v00000138df30a930_0 .net "out", 31 0, L_00000138df346190;  alias, 1 drivers
S_00000138df3098c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000138df309730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df346200 .functor AND 32, L_00000138df343000, L_00000138df342d80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30b010_0 .net "in1", 31 0, L_00000138df343000;  1 drivers
v00000138df30c0f0_0 .net "in2", 31 0, L_00000138df342d80;  1 drivers
v00000138df30c4b0_0 .net "out", 31 0, L_00000138df346200;  alias, 1 drivers
S_00000138df309a50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000138df309730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3ab5b0 .functor AND 32, L_00000138df341de0, L_00000138df342b00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30ab10_0 .net "in1", 31 0, L_00000138df341de0;  1 drivers
v00000138df30bb50_0 .net "in2", 31 0, L_00000138df342b00;  1 drivers
v00000138df30bd30_0 .net "out", 31 0, L_00000138df3ab5b0;  alias, 1 drivers
S_00000138df309be0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000138df10ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000138df29a8f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000138df3ab310 .functor NOT 1, L_00000138df3413e0, C4<0>, C4<0>, C4<0>;
L_00000138df3aaf90 .functor NOT 1, L_00000138df343500, C4<0>, C4<0>, C4<0>;
L_00000138df3aac80 .functor NOT 1, L_00000138df341ac0, C4<0>, C4<0>, C4<0>;
L_00000138df3aaf20 .functor NOT 1, L_00000138df343640, C4<0>, C4<0>, C4<0>;
L_00000138df3ab150 .functor AND 32, L_00000138df3ab230, v00000138df311d50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3aaac0 .functor AND 32, L_00000138df3aad60, L_00000138df3abc40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3ab9a0 .functor OR 32, L_00000138df3ab150, L_00000138df3aaac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df3ab1c0 .functor AND 32, L_00000138df3aa120, v00000138df302bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3ab690 .functor OR 32, L_00000138df3ab9a0, L_00000138df3ab1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df3aa580 .functor AND 32, L_00000138df3aadd0, L_00000138df341ca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3ab700 .functor OR 32, L_00000138df3ab690, L_00000138df3aa580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df30e030_0 .net *"_ivl_1", 0 0, L_00000138df3413e0;  1 drivers
v00000138df30d4f0_0 .net *"_ivl_13", 0 0, L_00000138df341ac0;  1 drivers
v00000138df30e0d0_0 .net *"_ivl_14", 0 0, L_00000138df3aac80;  1 drivers
v00000138df30db30_0 .net *"_ivl_19", 0 0, L_00000138df341b60;  1 drivers
v00000138df30d8b0_0 .net *"_ivl_2", 0 0, L_00000138df3ab310;  1 drivers
v00000138df30d590_0 .net *"_ivl_23", 0 0, L_00000138df3431e0;  1 drivers
v00000138df30d090_0 .net *"_ivl_27", 0 0, L_00000138df343640;  1 drivers
v00000138df30d9f0_0 .net *"_ivl_28", 0 0, L_00000138df3aaf20;  1 drivers
v00000138df30dc70_0 .net *"_ivl_33", 0 0, L_00000138df343320;  1 drivers
v00000138df30d810_0 .net *"_ivl_37", 0 0, L_00000138df340ee0;  1 drivers
v00000138df30e3f0_0 .net *"_ivl_40", 31 0, L_00000138df3ab150;  1 drivers
v00000138df30d1d0_0 .net *"_ivl_42", 31 0, L_00000138df3aaac0;  1 drivers
v00000138df30ddb0_0 .net *"_ivl_44", 31 0, L_00000138df3ab9a0;  1 drivers
v00000138df30de50_0 .net *"_ivl_46", 31 0, L_00000138df3ab1c0;  1 drivers
v00000138df30d950_0 .net *"_ivl_48", 31 0, L_00000138df3ab690;  1 drivers
v00000138df30e490_0 .net *"_ivl_50", 31 0, L_00000138df3aa580;  1 drivers
v00000138df30def0_0 .net *"_ivl_7", 0 0, L_00000138df343500;  1 drivers
v00000138df30df90_0 .net *"_ivl_8", 0 0, L_00000138df3aaf90;  1 drivers
v00000138df30e170_0 .net "ina", 31 0, v00000138df311d50_0;  alias, 1 drivers
v00000138df30e530_0 .net "inb", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df30d3b0_0 .net "inc", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df30e5d0_0 .net "ind", 31 0, L_00000138df341ca0;  alias, 1 drivers
v00000138df30e210_0 .net "out", 31 0, L_00000138df3ab700;  alias, 1 drivers
v00000138df30d270_0 .net "s0", 31 0, L_00000138df3ab230;  1 drivers
v00000138df30d310_0 .net "s1", 31 0, L_00000138df3aad60;  1 drivers
v00000138df30d450_0 .net "s2", 31 0, L_00000138df3aa120;  1 drivers
v00000138df3118f0_0 .net "s3", 31 0, L_00000138df3aadd0;  1 drivers
v00000138df312250_0 .net "sel", 1 0, L_00000138df33efa0;  alias, 1 drivers
L_00000138df3413e0 .part L_00000138df33efa0, 1, 1;
LS_00000138df341a20_0_0 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_4 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_8 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_12 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_16 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_20 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_24 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_0_28 .concat [ 1 1 1 1], L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310, L_00000138df3ab310;
LS_00000138df341a20_1_0 .concat [ 4 4 4 4], LS_00000138df341a20_0_0, LS_00000138df341a20_0_4, LS_00000138df341a20_0_8, LS_00000138df341a20_0_12;
LS_00000138df341a20_1_4 .concat [ 4 4 4 4], LS_00000138df341a20_0_16, LS_00000138df341a20_0_20, LS_00000138df341a20_0_24, LS_00000138df341a20_0_28;
L_00000138df341a20 .concat [ 16 16 0 0], LS_00000138df341a20_1_0, LS_00000138df341a20_1_4;
L_00000138df343500 .part L_00000138df33efa0, 0, 1;
LS_00000138df342e20_0_0 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_4 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_8 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_12 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_16 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_20 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_24 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_0_28 .concat [ 1 1 1 1], L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90, L_00000138df3aaf90;
LS_00000138df342e20_1_0 .concat [ 4 4 4 4], LS_00000138df342e20_0_0, LS_00000138df342e20_0_4, LS_00000138df342e20_0_8, LS_00000138df342e20_0_12;
LS_00000138df342e20_1_4 .concat [ 4 4 4 4], LS_00000138df342e20_0_16, LS_00000138df342e20_0_20, LS_00000138df342e20_0_24, LS_00000138df342e20_0_28;
L_00000138df342e20 .concat [ 16 16 0 0], LS_00000138df342e20_1_0, LS_00000138df342e20_1_4;
L_00000138df341ac0 .part L_00000138df33efa0, 1, 1;
LS_00000138df343140_0_0 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_4 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_8 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_12 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_16 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_20 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_24 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_0_28 .concat [ 1 1 1 1], L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80, L_00000138df3aac80;
LS_00000138df343140_1_0 .concat [ 4 4 4 4], LS_00000138df343140_0_0, LS_00000138df343140_0_4, LS_00000138df343140_0_8, LS_00000138df343140_0_12;
LS_00000138df343140_1_4 .concat [ 4 4 4 4], LS_00000138df343140_0_16, LS_00000138df343140_0_20, LS_00000138df343140_0_24, LS_00000138df343140_0_28;
L_00000138df343140 .concat [ 16 16 0 0], LS_00000138df343140_1_0, LS_00000138df343140_1_4;
L_00000138df341b60 .part L_00000138df33efa0, 0, 1;
LS_00000138df3430a0_0_0 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_4 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_8 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_12 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_16 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_20 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_24 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_0_28 .concat [ 1 1 1 1], L_00000138df341b60, L_00000138df341b60, L_00000138df341b60, L_00000138df341b60;
LS_00000138df3430a0_1_0 .concat [ 4 4 4 4], LS_00000138df3430a0_0_0, LS_00000138df3430a0_0_4, LS_00000138df3430a0_0_8, LS_00000138df3430a0_0_12;
LS_00000138df3430a0_1_4 .concat [ 4 4 4 4], LS_00000138df3430a0_0_16, LS_00000138df3430a0_0_20, LS_00000138df3430a0_0_24, LS_00000138df3430a0_0_28;
L_00000138df3430a0 .concat [ 16 16 0 0], LS_00000138df3430a0_1_0, LS_00000138df3430a0_1_4;
L_00000138df3431e0 .part L_00000138df33efa0, 1, 1;
LS_00000138df341200_0_0 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_4 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_8 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_12 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_16 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_20 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_24 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_0_28 .concat [ 1 1 1 1], L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0, L_00000138df3431e0;
LS_00000138df341200_1_0 .concat [ 4 4 4 4], LS_00000138df341200_0_0, LS_00000138df341200_0_4, LS_00000138df341200_0_8, LS_00000138df341200_0_12;
LS_00000138df341200_1_4 .concat [ 4 4 4 4], LS_00000138df341200_0_16, LS_00000138df341200_0_20, LS_00000138df341200_0_24, LS_00000138df341200_0_28;
L_00000138df341200 .concat [ 16 16 0 0], LS_00000138df341200_1_0, LS_00000138df341200_1_4;
L_00000138df343640 .part L_00000138df33efa0, 0, 1;
LS_00000138df3412a0_0_0 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_4 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_8 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_12 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_16 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_20 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_24 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_0_28 .concat [ 1 1 1 1], L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20, L_00000138df3aaf20;
LS_00000138df3412a0_1_0 .concat [ 4 4 4 4], LS_00000138df3412a0_0_0, LS_00000138df3412a0_0_4, LS_00000138df3412a0_0_8, LS_00000138df3412a0_0_12;
LS_00000138df3412a0_1_4 .concat [ 4 4 4 4], LS_00000138df3412a0_0_16, LS_00000138df3412a0_0_20, LS_00000138df3412a0_0_24, LS_00000138df3412a0_0_28;
L_00000138df3412a0 .concat [ 16 16 0 0], LS_00000138df3412a0_1_0, LS_00000138df3412a0_1_4;
L_00000138df343320 .part L_00000138df33efa0, 1, 1;
LS_00000138df342ec0_0_0 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_4 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_8 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_12 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_16 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_20 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_24 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_0_28 .concat [ 1 1 1 1], L_00000138df343320, L_00000138df343320, L_00000138df343320, L_00000138df343320;
LS_00000138df342ec0_1_0 .concat [ 4 4 4 4], LS_00000138df342ec0_0_0, LS_00000138df342ec0_0_4, LS_00000138df342ec0_0_8, LS_00000138df342ec0_0_12;
LS_00000138df342ec0_1_4 .concat [ 4 4 4 4], LS_00000138df342ec0_0_16, LS_00000138df342ec0_0_20, LS_00000138df342ec0_0_24, LS_00000138df342ec0_0_28;
L_00000138df342ec0 .concat [ 16 16 0 0], LS_00000138df342ec0_1_0, LS_00000138df342ec0_1_4;
L_00000138df340ee0 .part L_00000138df33efa0, 0, 1;
LS_00000138df3433c0_0_0 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_4 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_8 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_12 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_16 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_20 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_24 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_0_28 .concat [ 1 1 1 1], L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0, L_00000138df340ee0;
LS_00000138df3433c0_1_0 .concat [ 4 4 4 4], LS_00000138df3433c0_0_0, LS_00000138df3433c0_0_4, LS_00000138df3433c0_0_8, LS_00000138df3433c0_0_12;
LS_00000138df3433c0_1_4 .concat [ 4 4 4 4], LS_00000138df3433c0_0_16, LS_00000138df3433c0_0_20, LS_00000138df3433c0_0_24, LS_00000138df3433c0_0_28;
L_00000138df3433c0 .concat [ 16 16 0 0], LS_00000138df3433c0_1_0, LS_00000138df3433c0_1_4;
S_00000138df309d70 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000138df309be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3ab230 .functor AND 32, L_00000138df341a20, L_00000138df342e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30c550_0 .net "in1", 31 0, L_00000138df341a20;  1 drivers
v00000138df30d130_0 .net "in2", 31 0, L_00000138df342e20;  1 drivers
v00000138df30cff0_0 .net "out", 31 0, L_00000138df3ab230;  alias, 1 drivers
S_00000138df30a090 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000138df309be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3aad60 .functor AND 32, L_00000138df343140, L_00000138df3430a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30e2b0_0 .net "in1", 31 0, L_00000138df343140;  1 drivers
v00000138df30da90_0 .net "in2", 31 0, L_00000138df3430a0;  1 drivers
v00000138df30cf50_0 .net "out", 31 0, L_00000138df3aad60;  alias, 1 drivers
S_00000138df30a220 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000138df309be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3aa120 .functor AND 32, L_00000138df341200, L_00000138df3412a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30dd10_0 .net "in1", 31 0, L_00000138df341200;  1 drivers
v00000138df30dbd0_0 .net "in2", 31 0, L_00000138df3412a0;  1 drivers
v00000138df30d6d0_0 .net "out", 31 0, L_00000138df3aa120;  alias, 1 drivers
S_00000138df310050 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000138df309be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000138df3aadd0 .functor AND 32, L_00000138df342ec0, L_00000138df3433c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000138df30d770_0 .net "in1", 31 0, L_00000138df342ec0;  1 drivers
v00000138df30d630_0 .net "in2", 31 0, L_00000138df3433c0;  1 drivers
v00000138df30e350_0 .net "out", 31 0, L_00000138df3aadd0;  alias, 1 drivers
S_00000138df30f240 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000138df314720 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df314758 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df314790 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df3147c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df314800 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df314838 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df314870 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df3148a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df3148e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df314918 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df314950 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df314988 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df3149c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df3149f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df314a30 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df314a68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df314aa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df314ad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df314b10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df314b48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df314b80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df314bb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df314bf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df314c28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df314c60 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df312930_0 .var "EX1_PC", 31 0;
v00000138df311990_0 .var "EX1_PFC", 31 0;
v00000138df3122f0_0 .var "EX1_forward_to_B", 31 0;
v00000138df310f90_0 .var "EX1_is_beq", 0 0;
v00000138df311490_0 .var "EX1_is_bne", 0 0;
v00000138df311850_0 .var "EX1_is_jal", 0 0;
v00000138df310c70_0 .var "EX1_is_jr", 0 0;
v00000138df310a90_0 .var "EX1_is_oper2_immed", 0 0;
v00000138df311530_0 .var "EX1_memread", 0 0;
v00000138df311f30_0 .var "EX1_memwrite", 0 0;
v00000138df312ed0_0 .var "EX1_opcode", 11 0;
v00000138df3121b0_0 .var "EX1_predicted", 0 0;
v00000138df3115d0_0 .var "EX1_rd_ind", 4 0;
v00000138df311a30_0 .var "EX1_rd_indzero", 0 0;
v00000138df311ad0_0 .var "EX1_regwrite", 0 0;
v00000138df310d10_0 .var "EX1_rs1", 31 0;
v00000138df3126b0_0 .var "EX1_rs1_ind", 4 0;
v00000138df311d50_0 .var "EX1_rs2", 31 0;
v00000138df310b30_0 .var "EX1_rs2_ind", 4 0;
v00000138df312a70_0 .net "FLUSH", 0 0, v00000138df31bd60_0;  alias, 1 drivers
v00000138df311170_0 .net "ID_PC", 31 0, v00000138df317b20_0;  alias, 1 drivers
v00000138df312610_0 .net "ID_PFC_to_EX", 31 0, L_00000138df340c60;  alias, 1 drivers
v00000138df310db0_0 .net "ID_forward_to_B", 31 0, L_00000138df33e8c0;  alias, 1 drivers
v00000138df312bb0_0 .net "ID_is_beq", 0 0, L_00000138df3401c0;  alias, 1 drivers
v00000138df312c50_0 .net "ID_is_bne", 0 0, L_00000138df33e960;  alias, 1 drivers
v00000138df310e50_0 .net "ID_is_jal", 0 0, L_00000138df342060;  alias, 1 drivers
v00000138df310ef0_0 .net "ID_is_jr", 0 0, L_00000138df340580;  alias, 1 drivers
v00000138df3117b0_0 .net "ID_is_oper2_immed", 0 0, L_00000138df344c90;  alias, 1 drivers
v00000138df3110d0_0 .net "ID_memread", 0 0, L_00000138df3421a0;  alias, 1 drivers
v00000138df312430_0 .net "ID_memwrite", 0 0, L_00000138df3422e0;  alias, 1 drivers
v00000138df311670_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
v00000138df310810_0 .net "ID_predicted", 0 0, v00000138df31bfe0_0;  alias, 1 drivers
v00000138df312cf0_0 .net "ID_rd_ind", 4 0, v00000138df32bd70_0;  alias, 1 drivers
v00000138df311710_0 .net "ID_rd_indzero", 0 0, L_00000138df342240;  1 drivers
v00000138df311210_0 .net "ID_regwrite", 0 0, L_00000138df341520;  alias, 1 drivers
v00000138df311c10_0 .net "ID_rs1", 31 0, v00000138df315320_0;  alias, 1 drivers
v00000138df311df0_0 .net "ID_rs1_ind", 4 0, v00000138df32a150_0;  alias, 1 drivers
v00000138df311e90_0 .net "ID_rs2", 31 0, v00000138df315b40_0;  alias, 1 drivers
v00000138df312d90_0 .net "ID_rs2_ind", 4 0, v00000138df329ed0_0;  alias, 1 drivers
v00000138df3112b0_0 .net "clk", 0 0, L_00000138df344590;  1 drivers
v00000138df312390_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df29a5b0 .event posedge, v00000138df301190_0, v00000138df3112b0_0;
S_00000138df30ed90 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000138df314ca0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df314cd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df314d10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df314d48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df314d80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df314db8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df314df0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df314e28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df314e60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df314e98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df314ed0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df314f08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df314f40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df314f78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df314fb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df314fe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df315020 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df315058 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df315090 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df3150c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df315100 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df315138 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df315170 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df3151a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df3151e0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df311cb0_0 .net "EX1_ALU_OPER1", 31 0, L_00000138df345fd0;  alias, 1 drivers
v00000138df312e30_0 .net "EX1_ALU_OPER2", 31 0, L_00000138df3aae40;  alias, 1 drivers
v00000138df312070_0 .net "EX1_PC", 31 0, v00000138df312930_0;  alias, 1 drivers
v00000138df3124d0_0 .net "EX1_PFC_to_IF", 31 0, L_00000138df343460;  alias, 1 drivers
v00000138df312570_0 .net "EX1_forward_to_B", 31 0, v00000138df3122f0_0;  alias, 1 drivers
v00000138df313bf0_0 .net "EX1_is_beq", 0 0, v00000138df310f90_0;  alias, 1 drivers
v00000138df313010_0 .net "EX1_is_bne", 0 0, v00000138df311490_0;  alias, 1 drivers
v00000138df314550_0 .net "EX1_is_jal", 0 0, v00000138df311850_0;  alias, 1 drivers
v00000138df3142d0_0 .net "EX1_is_jr", 0 0, v00000138df310c70_0;  alias, 1 drivers
v00000138df313790_0 .net "EX1_is_oper2_immed", 0 0, v00000138df310a90_0;  alias, 1 drivers
v00000138df313ab0_0 .net "EX1_memread", 0 0, v00000138df311530_0;  alias, 1 drivers
v00000138df314370_0 .net "EX1_memwrite", 0 0, v00000138df311f30_0;  alias, 1 drivers
v00000138df314410_0 .net "EX1_opcode", 11 0, v00000138df312ed0_0;  alias, 1 drivers
v00000138df313b50_0 .net "EX1_predicted", 0 0, v00000138df3121b0_0;  alias, 1 drivers
v00000138df313470_0 .net "EX1_rd_ind", 4 0, v00000138df3115d0_0;  alias, 1 drivers
v00000138df312f70_0 .net "EX1_rd_indzero", 0 0, v00000138df311a30_0;  alias, 1 drivers
v00000138df3144b0_0 .net "EX1_regwrite", 0 0, v00000138df311ad0_0;  alias, 1 drivers
v00000138df3145f0_0 .net "EX1_rs1", 31 0, v00000138df310d10_0;  alias, 1 drivers
v00000138df3138d0_0 .net "EX1_rs1_ind", 4 0, v00000138df3126b0_0;  alias, 1 drivers
v00000138df313c90_0 .net "EX1_rs2_ind", 4 0, v00000138df310b30_0;  alias, 1 drivers
v00000138df313d30_0 .net "EX1_rs2_out", 31 0, L_00000138df3ab700;  alias, 1 drivers
v00000138df3130b0_0 .var "EX2_ALU_OPER1", 31 0;
v00000138df313dd0_0 .var "EX2_ALU_OPER2", 31 0;
v00000138df313e70_0 .var "EX2_PC", 31 0;
v00000138df313150_0 .var "EX2_PFC_to_IF", 31 0;
v00000138df3131f0_0 .var "EX2_forward_to_B", 31 0;
v00000138df313290_0 .var "EX2_is_beq", 0 0;
v00000138df313a10_0 .var "EX2_is_bne", 0 0;
v00000138df3136f0_0 .var "EX2_is_jal", 0 0;
v00000138df313fb0_0 .var "EX2_is_jr", 0 0;
v00000138df313330_0 .var "EX2_is_oper2_immed", 0 0;
v00000138df313f10_0 .var "EX2_memread", 0 0;
v00000138df314050_0 .var "EX2_memwrite", 0 0;
v00000138df3133d0_0 .var "EX2_opcode", 11 0;
v00000138df313510_0 .var "EX2_predicted", 0 0;
v00000138df3135b0_0 .var "EX2_rd_ind", 4 0;
v00000138df313650_0 .var "EX2_rd_indzero", 0 0;
v00000138df3140f0_0 .var "EX2_regwrite", 0 0;
v00000138df314190_0 .var "EX2_rs1", 31 0;
v00000138df314230_0 .var "EX2_rs1_ind", 4 0;
v00000138df313830_0 .var "EX2_rs2_ind", 4 0;
v00000138df313970_0 .var "EX2_rs2_out", 31 0;
v00000138df31c620_0 .net "FLUSH", 0 0, v00000138df31aa00_0;  alias, 1 drivers
v00000138df31bf40_0 .net "clk", 0 0, L_00000138df3aaeb0;  1 drivers
v00000138df31a640_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df29a5f0 .event posedge, v00000138df301190_0, v00000138df31bf40_0;
S_00000138df30f6f0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000138df31d230 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df31d268 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df31d2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df31d2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df31d310 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df31d348 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df31d380 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df31d3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df31d3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df31d428 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df31d460 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df31d498 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df31d4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df31d508 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df31d540 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df31d578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df31d5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df31d5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df31d620 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df31d658 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df31d690 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df31d6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df31d700 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df31d738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df31d770 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000138df3446e0 .functor OR 1, L_00000138df3401c0, L_00000138df33e960, C4<0>, C4<0>;
L_00000138df344b40 .functor AND 1, L_00000138df3446e0, L_00000138df345a20, C4<1>, C4<1>;
L_00000138df3455c0 .functor OR 1, L_00000138df3401c0, L_00000138df33e960, C4<0>, C4<0>;
L_00000138df345630 .functor AND 1, L_00000138df3455c0, L_00000138df345a20, C4<1>, C4<1>;
L_00000138df345da0 .functor OR 1, L_00000138df3401c0, L_00000138df33e960, C4<0>, C4<0>;
L_00000138df3456a0 .functor AND 1, L_00000138df345da0, v00000138df31bfe0_0, C4<1>, C4<1>;
v00000138df318ca0_0 .net "EX1_memread", 0 0, v00000138df311530_0;  alias, 1 drivers
v00000138df317da0_0 .net "EX1_opcode", 11 0, v00000138df312ed0_0;  alias, 1 drivers
v00000138df319a60_0 .net "EX1_rd_ind", 4 0, v00000138df3115d0_0;  alias, 1 drivers
v00000138df319600_0 .net "EX1_rd_indzero", 0 0, v00000138df311a30_0;  alias, 1 drivers
v00000138df3196a0_0 .net "EX2_memread", 0 0, v00000138df313f10_0;  alias, 1 drivers
v00000138df318480_0 .net "EX2_opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
v00000138df318020_0 .net "EX2_rd_ind", 4 0, v00000138df3135b0_0;  alias, 1 drivers
v00000138df319b00_0 .net "EX2_rd_indzero", 0 0, v00000138df313650_0;  alias, 1 drivers
v00000138df3182a0_0 .net "ID_EX1_flush", 0 0, v00000138df31bd60_0;  alias, 1 drivers
v00000138df317ee0_0 .net "ID_EX2_flush", 0 0, v00000138df31aa00_0;  alias, 1 drivers
v00000138df317f80_0 .net "ID_is_beq", 0 0, L_00000138df3401c0;  alias, 1 drivers
v00000138df318ac0_0 .net "ID_is_bne", 0 0, L_00000138df33e960;  alias, 1 drivers
v00000138df317d00_0 .net "ID_is_j", 0 0, L_00000138df341160;  alias, 1 drivers
v00000138df319740_0 .net "ID_is_jal", 0 0, L_00000138df342060;  alias, 1 drivers
v00000138df318660_0 .net "ID_is_jr", 0 0, L_00000138df340580;  alias, 1 drivers
v00000138df3180c0_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
v00000138df318de0_0 .net "ID_rs1_ind", 4 0, v00000138df32a150_0;  alias, 1 drivers
v00000138df318b60_0 .net "ID_rs2_ind", 4 0, v00000138df329ed0_0;  alias, 1 drivers
v00000138df318160_0 .net "IF_ID_flush", 0 0, v00000138df31ca80_0;  alias, 1 drivers
v00000138df318fc0_0 .net "IF_ID_write", 0 0, v00000138df31cda0_0;  alias, 1 drivers
v00000138df319560_0 .net "PC_src", 2 0, L_00000138df33e780;  alias, 1 drivers
v00000138df319060_0 .net "PFC_to_EX", 31 0, L_00000138df340c60;  alias, 1 drivers
v00000138df317e40_0 .net "PFC_to_IF", 31 0, L_00000138df3409e0;  alias, 1 drivers
v00000138df3197e0_0 .net "WB_rd_ind", 4 0, v00000138df32d030_0;  alias, 1 drivers
v00000138df318520_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  alias, 1 drivers
v00000138df319e20_0 .net *"_ivl_11", 0 0, L_00000138df345630;  1 drivers
v00000138df318200_0 .net *"_ivl_13", 9 0, L_00000138df33ed20;  1 drivers
v00000138df318c00_0 .net *"_ivl_15", 9 0, L_00000138df340a80;  1 drivers
v00000138df319ba0_0 .net *"_ivl_16", 9 0, L_00000138df33edc0;  1 drivers
v00000138df318840_0 .net *"_ivl_19", 9 0, L_00000138df340bc0;  1 drivers
v00000138df319c40_0 .net *"_ivl_20", 9 0, L_00000138df340940;  1 drivers
v00000138df318e80_0 .net *"_ivl_25", 0 0, L_00000138df345da0;  1 drivers
v00000138df317a80_0 .net *"_ivl_27", 0 0, L_00000138df3456a0;  1 drivers
v00000138df319880_0 .net *"_ivl_29", 9 0, L_00000138df340080;  1 drivers
v00000138df3192e0_0 .net *"_ivl_3", 0 0, L_00000138df3446e0;  1 drivers
L_00000138df3601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000138df317bc0_0 .net/2u *"_ivl_30", 9 0, L_00000138df3601f0;  1 drivers
v00000138df319420_0 .net *"_ivl_32", 9 0, L_00000138df340440;  1 drivers
v00000138df317c60_0 .net *"_ivl_35", 9 0, L_00000138df33fae0;  1 drivers
v00000138df319ce0_0 .net *"_ivl_37", 9 0, L_00000138df33f0e0;  1 drivers
v00000138df318700_0 .net *"_ivl_38", 9 0, L_00000138df33e820;  1 drivers
v00000138df319d80_0 .net *"_ivl_40", 9 0, L_00000138df33ff40;  1 drivers
L_00000138df360238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df319ec0_0 .net/2s *"_ivl_45", 21 0, L_00000138df360238;  1 drivers
L_00000138df360280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df318340_0 .net/2s *"_ivl_50", 21 0, L_00000138df360280;  1 drivers
v00000138df3199c0_0 .net *"_ivl_9", 0 0, L_00000138df3455c0;  1 drivers
v00000138df319f60_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df319100_0 .net "forward_to_B", 31 0, L_00000138df33e8c0;  alias, 1 drivers
v00000138df319240_0 .net "imm", 31 0, v00000138df3167c0_0;  1 drivers
v00000138df318980_0 .net "inst", 31 0, v00000138df31a1e0_0;  alias, 1 drivers
v00000138df319380_0 .net "is_branch_and_taken", 0 0, L_00000138df344b40;  alias, 1 drivers
v00000138df3183e0_0 .net "is_oper2_immed", 0 0, L_00000138df344c90;  alias, 1 drivers
v00000138df3185c0_0 .net "mem_read", 0 0, L_00000138df3421a0;  alias, 1 drivers
v00000138df3187a0_0 .net "mem_write", 0 0, L_00000138df3422e0;  alias, 1 drivers
v00000138df31a000_0 .net "pc", 31 0, v00000138df317b20_0;  alias, 1 drivers
v00000138df3188e0_0 .net "pc_write", 0 0, v00000138df31d020_0;  alias, 1 drivers
v00000138df318d40_0 .net "predicted", 0 0, L_00000138df345a20;  1 drivers
v00000138df318f20_0 .net "predicted_to_EX", 0 0, v00000138df31bfe0_0;  alias, 1 drivers
v00000138df31a0a0_0 .net "reg_write", 0 0, L_00000138df341520;  alias, 1 drivers
v00000138df318a20_0 .net "reg_write_from_wb", 0 0, v00000138df32d850_0;  alias, 1 drivers
v00000138df3191a0_0 .net "rs1", 31 0, v00000138df315320_0;  alias, 1 drivers
v00000138df3194c0_0 .net "rs2", 31 0, v00000138df315b40_0;  alias, 1 drivers
v00000138df319920_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
v00000138df31a140_0 .net "wr_reg_data", 31 0, L_00000138df3abc40;  alias, 1 drivers
L_00000138df33e8c0 .functor MUXZ 32, v00000138df315b40_0, v00000138df3167c0_0, L_00000138df344c90, C4<>;
L_00000138df33ed20 .part v00000138df317b20_0, 0, 10;
L_00000138df340a80 .part v00000138df31a1e0_0, 0, 10;
L_00000138df33edc0 .arith/sum 10, L_00000138df33ed20, L_00000138df340a80;
L_00000138df340bc0 .part v00000138df31a1e0_0, 0, 10;
L_00000138df340940 .functor MUXZ 10, L_00000138df340bc0, L_00000138df33edc0, L_00000138df345630, C4<>;
L_00000138df340080 .part v00000138df317b20_0, 0, 10;
L_00000138df340440 .arith/sum 10, L_00000138df340080, L_00000138df3601f0;
L_00000138df33fae0 .part v00000138df317b20_0, 0, 10;
L_00000138df33f0e0 .part v00000138df31a1e0_0, 0, 10;
L_00000138df33e820 .arith/sum 10, L_00000138df33fae0, L_00000138df33f0e0;
L_00000138df33ff40 .functor MUXZ 10, L_00000138df33e820, L_00000138df340440, L_00000138df3456a0, C4<>;
L_00000138df3409e0 .concat8 [ 10 22 0 0], L_00000138df340940, L_00000138df360238;
L_00000138df340c60 .concat8 [ 10 22 0 0], L_00000138df33ff40, L_00000138df360280;
S_00000138df310370 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000138df30f6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000138df31d7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df31d7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df31d820 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df31d858 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df31d890 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df31d8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df31d900 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df31d938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df31d970 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df31d9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df31d9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df31da18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df31da50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df31da88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df31dac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df31daf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df31db30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df31db68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df31dba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df31dbd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df31dc10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df31dc48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df31dc80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df31dcb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df31dcf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000138df345e80 .functor OR 1, L_00000138df345a20, L_00000138df33ea00, C4<0>, C4<0>;
L_00000138df345a90 .functor OR 1, L_00000138df345e80, L_00000138df340e40, C4<0>, C4<0>;
v00000138df31a780_0 .net "EX1_opcode", 11 0, v00000138df312ed0_0;  alias, 1 drivers
v00000138df31b180_0 .net "EX2_opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
v00000138df31ba40_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
v00000138df31c080_0 .net "PC_src", 2 0, L_00000138df33e780;  alias, 1 drivers
v00000138df31ad20_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  alias, 1 drivers
L_00000138df3603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000138df31b540_0 .net/2u *"_ivl_0", 2 0, L_00000138df3603e8;  1 drivers
v00000138df31adc0_0 .net *"_ivl_10", 0 0, L_00000138df340da0;  1 drivers
L_00000138df360508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000138df31c4e0_0 .net/2u *"_ivl_12", 2 0, L_00000138df360508;  1 drivers
L_00000138df360550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000138df31ae60_0 .net/2u *"_ivl_14", 11 0, L_00000138df360550;  1 drivers
v00000138df31c120_0 .net *"_ivl_16", 0 0, L_00000138df33ea00;  1 drivers
v00000138df31b900_0 .net *"_ivl_19", 0 0, L_00000138df345e80;  1 drivers
L_00000138df360430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000138df31afa0_0 .net/2u *"_ivl_2", 11 0, L_00000138df360430;  1 drivers
L_00000138df360598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000138df31b5e0_0 .net/2u *"_ivl_20", 11 0, L_00000138df360598;  1 drivers
v00000138df31b680_0 .net *"_ivl_22", 0 0, L_00000138df340e40;  1 drivers
v00000138df31a820_0 .net *"_ivl_25", 0 0, L_00000138df345a90;  1 drivers
L_00000138df3605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000138df31c3a0_0 .net/2u *"_ivl_26", 2 0, L_00000138df3605e0;  1 drivers
L_00000138df360628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000138df31a8c0_0 .net/2u *"_ivl_28", 2 0, L_00000138df360628;  1 drivers
v00000138df31c760_0 .net *"_ivl_30", 2 0, L_00000138df340620;  1 drivers
v00000138df31b7c0_0 .net *"_ivl_32", 2 0, L_00000138df3403a0;  1 drivers
v00000138df31c440_0 .net *"_ivl_34", 2 0, L_00000138df33e6e0;  1 drivers
v00000138df31a280_0 .net *"_ivl_4", 0 0, L_00000138df33ee60;  1 drivers
L_00000138df360478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000138df31be00_0 .net/2u *"_ivl_6", 2 0, L_00000138df360478;  1 drivers
L_00000138df3604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000138df31b9a0_0 .net/2u *"_ivl_8", 11 0, L_00000138df3604c0;  1 drivers
v00000138df31c580_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df31b400_0 .net "predicted", 0 0, L_00000138df345a20;  alias, 1 drivers
v00000138df31a320_0 .net "predicted_to_EX", 0 0, v00000138df31bfe0_0;  alias, 1 drivers
v00000138df31b220_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
v00000138df31b2c0_0 .net "state", 1 0, v00000138df31c300_0;  1 drivers
L_00000138df33ee60 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360430;
L_00000138df340da0 .cmp/eq 12, v00000138df312ed0_0, L_00000138df3604c0;
L_00000138df33ea00 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360550;
L_00000138df340e40 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360598;
L_00000138df340620 .functor MUXZ 3, L_00000138df360628, L_00000138df3605e0, L_00000138df345a90, C4<>;
L_00000138df3403a0 .functor MUXZ 3, L_00000138df340620, L_00000138df360508, L_00000138df340da0, C4<>;
L_00000138df33e6e0 .functor MUXZ 3, L_00000138df3403a0, L_00000138df360478, L_00000138df33ee60, C4<>;
L_00000138df33e780 .functor MUXZ 3, L_00000138df33e6e0, L_00000138df3603e8, L_00000138df3abbd0, C4<>;
S_00000138df30fd30 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000138df310370;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000138df31dd30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df31dd68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df31dda0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df31ddd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df31de10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df31de48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df31de80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df31deb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df31def0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df31df28 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df31df60 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df31df98 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df31dfd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df31e008 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df31e040 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df31e078 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df31e0b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df31e0e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df31e120 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df31e158 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df31e190 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df31e1c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df31e200 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df31e238 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df31e270 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000138df345d30 .functor OR 1, L_00000138df33fb80, L_00000138df33f7c0, C4<0>, C4<0>;
L_00000138df345cc0 .functor OR 1, L_00000138df33f2c0, L_00000138df340d00, C4<0>, C4<0>;
L_00000138df345780 .functor AND 1, L_00000138df345d30, L_00000138df345cc0, C4<1>, C4<1>;
L_00000138df344e50 .functor NOT 1, L_00000138df345780, C4<0>, C4<0>, C4<0>;
L_00000138df3459b0 .functor OR 1, v00000138df33bf80_0, L_00000138df344e50, C4<0>, C4<0>;
L_00000138df345a20 .functor NOT 1, L_00000138df3459b0, C4<0>, C4<0>, C4<0>;
v00000138df31b720_0 .net "EX_opcode", 11 0, v00000138df3133d0_0;  alias, 1 drivers
v00000138df31ab40_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
v00000138df31a460_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  alias, 1 drivers
L_00000138df3602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000138df31a960_0 .net/2u *"_ivl_0", 11 0, L_00000138df3602c8;  1 drivers
L_00000138df360358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000138df31c260_0 .net/2u *"_ivl_10", 1 0, L_00000138df360358;  1 drivers
v00000138df31b860_0 .net *"_ivl_12", 0 0, L_00000138df33f2c0;  1 drivers
L_00000138df3603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000138df31b4a0_0 .net/2u *"_ivl_14", 1 0, L_00000138df3603a0;  1 drivers
v00000138df31b040_0 .net *"_ivl_16", 0 0, L_00000138df340d00;  1 drivers
v00000138df31aaa0_0 .net *"_ivl_19", 0 0, L_00000138df345cc0;  1 drivers
v00000138df31c6c0_0 .net *"_ivl_2", 0 0, L_00000138df33fb80;  1 drivers
v00000138df31c1c0_0 .net *"_ivl_21", 0 0, L_00000138df345780;  1 drivers
v00000138df31abe0_0 .net *"_ivl_22", 0 0, L_00000138df344e50;  1 drivers
v00000138df31bcc0_0 .net *"_ivl_25", 0 0, L_00000138df3459b0;  1 drivers
L_00000138df360310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000138df31b0e0_0 .net/2u *"_ivl_4", 11 0, L_00000138df360310;  1 drivers
v00000138df31a3c0_0 .net *"_ivl_6", 0 0, L_00000138df33f7c0;  1 drivers
v00000138df31ac80_0 .net *"_ivl_9", 0 0, L_00000138df345d30;  1 drivers
v00000138df31c940_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df31af00_0 .net "predicted", 0 0, L_00000138df345a20;  alias, 1 drivers
v00000138df31bfe0_0 .var "predicted_to_EX", 0 0;
v00000138df31c9e0_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
v00000138df31c300_0 .var "state", 1 0;
E_00000138df29a770 .event posedge, v00000138df31c940_0, v00000138df301190_0;
L_00000138df33fb80 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3602c8;
L_00000138df33f7c0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360310;
L_00000138df33f2c0 .cmp/eq 2, v00000138df31c300_0, L_00000138df360358;
L_00000138df340d00 .cmp/eq 2, v00000138df31c300_0, L_00000138df3603a0;
S_00000138df30e750 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000138df30f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000138df3202c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df3202f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df320330 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df320368 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df3203a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df3203d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df320410 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df320448 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df320480 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df3204b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df3204f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df320528 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df320560 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df320598 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df3205d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df320608 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df320640 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df320678 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df3206b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df3206e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df320720 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df320758 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df320790 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df3207c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df320800 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df31b360_0 .net "EX1_memread", 0 0, v00000138df311530_0;  alias, 1 drivers
v00000138df31bae0_0 .net "EX1_rd_ind", 4 0, v00000138df3115d0_0;  alias, 1 drivers
v00000138df31bb80_0 .net "EX1_rd_indzero", 0 0, v00000138df311a30_0;  alias, 1 drivers
v00000138df31bc20_0 .net "EX2_memread", 0 0, v00000138df313f10_0;  alias, 1 drivers
v00000138df31c800_0 .net "EX2_rd_ind", 4 0, v00000138df3135b0_0;  alias, 1 drivers
v00000138df31bea0_0 .net "EX2_rd_indzero", 0 0, v00000138df313650_0;  alias, 1 drivers
v00000138df31bd60_0 .var "ID_EX1_flush", 0 0;
v00000138df31aa00_0 .var "ID_EX2_flush", 0 0;
v00000138df31a500_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
v00000138df31a5a0_0 .net "ID_rs1_ind", 4 0, v00000138df32a150_0;  alias, 1 drivers
v00000138df31a6e0_0 .net "ID_rs2_ind", 4 0, v00000138df329ed0_0;  alias, 1 drivers
v00000138df31cda0_0 .var "IF_ID_Write", 0 0;
v00000138df31ca80_0 .var "IF_ID_flush", 0 0;
v00000138df31d020_0 .var "PC_Write", 0 0;
v00000138df31cd00_0 .net "Wrong_prediction", 0 0, L_00000138df3abbd0;  alias, 1 drivers
E_00000138df29a130/0 .event anyedge, v00000138df307a40_0, v00000138df311530_0, v00000138df311a30_0, v00000138df311df0_0;
E_00000138df29a130/1 .event anyedge, v00000138df3115d0_0, v00000138df312d90_0, v00000138df225360_0, v00000138df313650_0;
E_00000138df29a130/2 .event anyedge, v00000138df301370_0, v00000138df311670_0;
E_00000138df29a130 .event/or E_00000138df29a130/0, E_00000138df29a130/1, E_00000138df29a130/2;
S_00000138df30fec0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000138df30f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000138df328850 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df328888 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df3288c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df3288f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df328930 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df328968 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df3289a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df3289d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df328a10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df328a48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df328a80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df328ab8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df328af0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df328b28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df328b60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df328b98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df328bd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df328c08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df328c40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df328c78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df328cb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df328ce8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df328d20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df328d58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df328d90 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000138df344a60 .functor OR 1, L_00000138df340120, L_00000138df33fc20, C4<0>, C4<0>;
L_00000138df345b00 .functor OR 1, L_00000138df344a60, L_00000138df3404e0, C4<0>, C4<0>;
L_00000138df345be0 .functor OR 1, L_00000138df345b00, L_00000138df33f860, C4<0>, C4<0>;
L_00000138df344fa0 .functor OR 1, L_00000138df345be0, L_00000138df33f180, C4<0>, C4<0>;
L_00000138df344750 .functor OR 1, L_00000138df344fa0, L_00000138df33fe00, C4<0>, C4<0>;
L_00000138df345320 .functor OR 1, L_00000138df344750, L_00000138df33fea0, C4<0>, C4<0>;
L_00000138df344910 .functor OR 1, L_00000138df345320, L_00000138df33eaa0, C4<0>, C4<0>;
L_00000138df344c90 .functor OR 1, L_00000138df344910, L_00000138df33f220, C4<0>, C4<0>;
L_00000138df344980 .functor OR 1, L_00000138df341340, L_00000138df343280, C4<0>, C4<0>;
L_00000138df344ad0 .functor OR 1, L_00000138df344980, L_00000138df342100, C4<0>, C4<0>;
L_00000138df344360 .functor OR 1, L_00000138df344ad0, L_00000138df342c40, C4<0>, C4<0>;
L_00000138df3443d0 .functor OR 1, L_00000138df344360, L_00000138df341c00, C4<0>, C4<0>;
v00000138df31cee0_0 .net "ID_opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
L_00000138df360670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000138df31ce40_0 .net/2u *"_ivl_0", 11 0, L_00000138df360670;  1 drivers
L_00000138df360700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000138df31d0c0_0 .net/2u *"_ivl_10", 11 0, L_00000138df360700;  1 drivers
L_00000138df360bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000138df31d160_0 .net/2u *"_ivl_102", 11 0, L_00000138df360bc8;  1 drivers
L_00000138df360c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000138df31cf80_0 .net/2u *"_ivl_106", 11 0, L_00000138df360c10;  1 drivers
v00000138df31cb20_0 .net *"_ivl_12", 0 0, L_00000138df3404e0;  1 drivers
v00000138df31cbc0_0 .net *"_ivl_15", 0 0, L_00000138df345b00;  1 drivers
L_00000138df360748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000138df31cc60_0 .net/2u *"_ivl_16", 11 0, L_00000138df360748;  1 drivers
v00000138df315460_0 .net *"_ivl_18", 0 0, L_00000138df33f860;  1 drivers
v00000138df3178a0_0 .net *"_ivl_2", 0 0, L_00000138df340120;  1 drivers
v00000138df316a40_0 .net *"_ivl_21", 0 0, L_00000138df345be0;  1 drivers
L_00000138df360790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000138df317260_0 .net/2u *"_ivl_22", 11 0, L_00000138df360790;  1 drivers
v00000138df315640_0 .net *"_ivl_24", 0 0, L_00000138df33f180;  1 drivers
v00000138df315d20_0 .net *"_ivl_27", 0 0, L_00000138df344fa0;  1 drivers
L_00000138df3607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000138df3153c0_0 .net/2u *"_ivl_28", 11 0, L_00000138df3607d8;  1 drivers
v00000138df316540_0 .net *"_ivl_30", 0 0, L_00000138df33fe00;  1 drivers
v00000138df315780_0 .net *"_ivl_33", 0 0, L_00000138df344750;  1 drivers
L_00000138df360820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df3171c0_0 .net/2u *"_ivl_34", 11 0, L_00000138df360820;  1 drivers
v00000138df317760_0 .net *"_ivl_36", 0 0, L_00000138df33fea0;  1 drivers
v00000138df3164a0_0 .net *"_ivl_39", 0 0, L_00000138df345320;  1 drivers
L_00000138df3606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000138df3155a0_0 .net/2u *"_ivl_4", 11 0, L_00000138df3606b8;  1 drivers
L_00000138df360868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000138df317300_0 .net/2u *"_ivl_40", 11 0, L_00000138df360868;  1 drivers
v00000138df316e00_0 .net *"_ivl_42", 0 0, L_00000138df33eaa0;  1 drivers
v00000138df317120_0 .net *"_ivl_45", 0 0, L_00000138df344910;  1 drivers
L_00000138df3608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000138df315f00_0 .net/2u *"_ivl_46", 11 0, L_00000138df3608b0;  1 drivers
v00000138df3173a0_0 .net *"_ivl_48", 0 0, L_00000138df33f220;  1 drivers
L_00000138df3608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000138df315aa0_0 .net/2u *"_ivl_52", 11 0, L_00000138df3608f8;  1 drivers
L_00000138df360940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000138df3156e0_0 .net/2u *"_ivl_56", 11 0, L_00000138df360940;  1 drivers
v00000138df317440_0 .net *"_ivl_6", 0 0, L_00000138df33fc20;  1 drivers
L_00000138df360988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000138df317580_0 .net/2u *"_ivl_60", 11 0, L_00000138df360988;  1 drivers
L_00000138df3609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000138df316f40_0 .net/2u *"_ivl_64", 11 0, L_00000138df3609d0;  1 drivers
L_00000138df360a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000138df315fa0_0 .net/2u *"_ivl_68", 11 0, L_00000138df360a18;  1 drivers
L_00000138df360a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000138df3165e0_0 .net/2u *"_ivl_72", 11 0, L_00000138df360a60;  1 drivers
v00000138df316360_0 .net *"_ivl_74", 0 0, L_00000138df341340;  1 drivers
L_00000138df360aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000138df315960_0 .net/2u *"_ivl_76", 11 0, L_00000138df360aa8;  1 drivers
v00000138df316680_0 .net *"_ivl_78", 0 0, L_00000138df343280;  1 drivers
v00000138df316400_0 .net *"_ivl_81", 0 0, L_00000138df344980;  1 drivers
L_00000138df360af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000138df316860_0 .net/2u *"_ivl_82", 11 0, L_00000138df360af0;  1 drivers
v00000138df315500_0 .net *"_ivl_84", 0 0, L_00000138df342100;  1 drivers
v00000138df3174e0_0 .net *"_ivl_87", 0 0, L_00000138df344ad0;  1 drivers
L_00000138df360b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000138df315820_0 .net/2u *"_ivl_88", 11 0, L_00000138df360b38;  1 drivers
v00000138df316ea0_0 .net *"_ivl_9", 0 0, L_00000138df344a60;  1 drivers
v00000138df316ae0_0 .net *"_ivl_90", 0 0, L_00000138df342c40;  1 drivers
v00000138df316d60_0 .net *"_ivl_93", 0 0, L_00000138df344360;  1 drivers
L_00000138df360b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000138df3162c0_0 .net/2u *"_ivl_94", 11 0, L_00000138df360b80;  1 drivers
v00000138df317620_0 .net *"_ivl_96", 0 0, L_00000138df341c00;  1 drivers
v00000138df317800_0 .net *"_ivl_99", 0 0, L_00000138df3443d0;  1 drivers
v00000138df3158c0_0 .net "is_beq", 0 0, L_00000138df3401c0;  alias, 1 drivers
v00000138df3176c0_0 .net "is_bne", 0 0, L_00000138df33e960;  alias, 1 drivers
v00000138df316b80_0 .net "is_j", 0 0, L_00000138df341160;  alias, 1 drivers
v00000138df316180_0 .net "is_jal", 0 0, L_00000138df342060;  alias, 1 drivers
v00000138df317940_0 .net "is_jr", 0 0, L_00000138df340580;  alias, 1 drivers
v00000138df316720_0 .net "is_oper2_immed", 0 0, L_00000138df344c90;  alias, 1 drivers
v00000138df316c20_0 .net "memread", 0 0, L_00000138df3421a0;  alias, 1 drivers
v00000138df315a00_0 .net "memwrite", 0 0, L_00000138df3422e0;  alias, 1 drivers
v00000138df3179e0_0 .net "regwrite", 0 0, L_00000138df341520;  alias, 1 drivers
L_00000138df340120 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360670;
L_00000138df33fc20 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3606b8;
L_00000138df3404e0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360700;
L_00000138df33f860 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360748;
L_00000138df33f180 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360790;
L_00000138df33fe00 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3607d8;
L_00000138df33fea0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360820;
L_00000138df33eaa0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360868;
L_00000138df33f220 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3608b0;
L_00000138df3401c0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3608f8;
L_00000138df33e960 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360940;
L_00000138df340580 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360988;
L_00000138df342060 .cmp/eq 12, v00000138df32afb0_0, L_00000138df3609d0;
L_00000138df341160 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360a18;
L_00000138df341340 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360a60;
L_00000138df343280 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360aa8;
L_00000138df342100 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360af0;
L_00000138df342c40 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360b38;
L_00000138df341c00 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360b80;
L_00000138df341520 .reduce/nor L_00000138df3443d0;
L_00000138df3421a0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360bc8;
L_00000138df3422e0 .cmp/eq 12, v00000138df32afb0_0, L_00000138df360c10;
S_00000138df3101e0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000138df30f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000138df328dd0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df328e08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df328e40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df328e78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df328eb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df328ee8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df328f20 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df328f58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df328f90 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df328fc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df329000 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df329038 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df329070 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df3290a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df3290e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df329118 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df329150 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df329188 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df3291c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df3291f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df329230 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df329268 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df3292a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df3292d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df329310 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df3167c0_0 .var "Immed", 31 0;
v00000138df315dc0_0 .net "Inst", 31 0, v00000138df31a1e0_0;  alias, 1 drivers
v00000138df315280_0 .net "opcode", 11 0, v00000138df32afb0_0;  alias, 1 drivers
E_00000138df2999f0 .event anyedge, v00000138df311670_0, v00000138df315dc0_0;
S_00000138df30f3d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000138df30f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000138df315320_0 .var "Read_data1", 31 0;
v00000138df315b40_0 .var "Read_data2", 31 0;
v00000138df316220_0 .net "Read_reg1", 4 0, v00000138df32a150_0;  alias, 1 drivers
v00000138df316900_0 .net "Read_reg2", 4 0, v00000138df329ed0_0;  alias, 1 drivers
v00000138df3169a0_0 .net "Write_data", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df315be0_0 .net "Write_en", 0 0, v00000138df32d850_0;  alias, 1 drivers
v00000138df316cc0_0 .net "Write_reg", 4 0, v00000138df32d030_0;  alias, 1 drivers
v00000138df316fe0_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df315c80_0 .var/i "i", 31 0;
v00000138df315e60 .array "reg_file", 0 31, 31 0;
v00000138df317080_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df29a2f0 .event posedge, v00000138df31c940_0;
S_00000138df30e8e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000138df30f3d0;
 .timescale 0 0;
v00000138df3160e0_0 .var/i "i", 31 0;
S_00000138df30ec00 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000138df329350 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df329388 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df3293c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df3293f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df329430 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df329468 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df3294a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df3294d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df329510 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df329548 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df329580 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df3295b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df3295f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df329628 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df329660 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df329698 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df3296d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df329708 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df329740 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df329778 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df3297b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df3297e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df329820 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df329858 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df329890 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df31a1e0_0 .var "ID_INST", 31 0;
v00000138df317b20_0 .var "ID_PC", 31 0;
v00000138df32afb0_0 .var "ID_opcode", 11 0;
v00000138df32bd70_0 .var "ID_rd_ind", 4 0;
v00000138df32a150_0 .var "ID_rs1_ind", 4 0;
v00000138df329ed0_0 .var "ID_rs2_ind", 4 0;
v00000138df32bcd0_0 .net "IF_FLUSH", 0 0, v00000138df31ca80_0;  alias, 1 drivers
v00000138df32b870_0 .net "IF_INST", 31 0, L_00000138df3448a0;  alias, 1 drivers
v00000138df32a0b0_0 .net "IF_PC", 31 0, v00000138df32bff0_0;  alias, 1 drivers
v00000138df32bc30_0 .net "clk", 0 0, L_00000138df3444b0;  1 drivers
v00000138df32a6f0_0 .net "if_id_Write", 0 0, v00000138df31cda0_0;  alias, 1 drivers
v00000138df32af10_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df299b30 .event posedge, v00000138df301190_0, v00000138df32bc30_0;
S_00000138df30f880 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000138df32e570_0 .net "EX1_PFC", 31 0, L_00000138df343460;  alias, 1 drivers
v00000138df32ddf0_0 .net "EX2_PFC", 31 0, v00000138df313150_0;  alias, 1 drivers
v00000138df32c630_0 .net "ID_PFC", 31 0, L_00000138df3409e0;  alias, 1 drivers
v00000138df32da30_0 .net "PC_src", 2 0, L_00000138df33e780;  alias, 1 drivers
v00000138df32cd10_0 .net "PC_write", 0 0, v00000138df31d020_0;  alias, 1 drivers
L_00000138df360088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000138df32c6d0_0 .net/2u *"_ivl_0", 31 0, L_00000138df360088;  1 drivers
v00000138df32dc10_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df32d490_0 .net "inst", 31 0, L_00000138df3448a0;  alias, 1 drivers
v00000138df32dcb0_0 .net "inst_mem_in", 31 0, v00000138df32bff0_0;  alias, 1 drivers
v00000138df32dfd0_0 .net "pc_reg_in", 31 0, L_00000138df345860;  1 drivers
v00000138df32c4f0_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
L_00000138df33eb40 .arith/sum 32, v00000138df32bff0_0, L_00000138df360088;
S_00000138df30fa10 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000138df30f880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000138df3448a0 .functor BUFZ 32, L_00000138df33f720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df329d90_0 .net "Data_Out", 31 0, L_00000138df3448a0;  alias, 1 drivers
v00000138df32be10 .array "InstMem", 0 1023, 31 0;
v00000138df32b4b0_0 .net *"_ivl_0", 31 0, L_00000138df33f720;  1 drivers
v00000138df32b5f0_0 .net *"_ivl_3", 9 0, L_00000138df340300;  1 drivers
v00000138df32beb0_0 .net *"_ivl_4", 11 0, L_00000138df33ef00;  1 drivers
L_00000138df3601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000138df32b9b0_0 .net *"_ivl_7", 1 0, L_00000138df3601a8;  1 drivers
v00000138df32ad30_0 .net "addr", 31 0, v00000138df32bff0_0;  alias, 1 drivers
v00000138df32bf50_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df32add0_0 .var/i "i", 31 0;
L_00000138df33f720 .array/port v00000138df32be10, L_00000138df33ef00;
L_00000138df340300 .part v00000138df32bff0_0, 0, 10;
L_00000138df33ef00 .concat [ 10 2 0 0], L_00000138df340300, L_00000138df3601a8;
S_00000138df30fba0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000138df30f880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000138df29a530 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000138df32ab50_0 .net "DataIn", 31 0, L_00000138df345860;  alias, 1 drivers
v00000138df32bff0_0 .var "DataOut", 31 0;
v00000138df32a1f0_0 .net "PC_Write", 0 0, v00000138df31d020_0;  alias, 1 drivers
v00000138df32b910_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df32b730_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
S_00000138df30f560 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000138df30f880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000138df29a370 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000138df2816e0 .functor NOT 1, L_00000138df33f540, C4<0>, C4<0>, C4<0>;
L_00000138df281600 .functor NOT 1, L_00000138df33f900, C4<0>, C4<0>, C4<0>;
L_00000138df281520 .functor AND 1, L_00000138df2816e0, L_00000138df281600, C4<1>, C4<1>;
L_00000138df281670 .functor NOT 1, L_00000138df33ffe0, C4<0>, C4<0>, C4<0>;
L_00000138df21dd70 .functor AND 1, L_00000138df281520, L_00000138df281670, C4<1>, C4<1>;
L_00000138df21d280 .functor AND 32, L_00000138df33f360, L_00000138df33eb40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df21d2f0 .functor NOT 1, L_00000138df33f400, C4<0>, C4<0>, C4<0>;
L_00000138df21d830 .functor NOT 1, L_00000138df33f4a0, C4<0>, C4<0>, C4<0>;
L_00000138df3457f0 .functor AND 1, L_00000138df21d2f0, L_00000138df21d830, C4<1>, C4<1>;
L_00000138df344d00 .functor AND 1, L_00000138df3457f0, L_00000138df33f9a0, C4<1>, C4<1>;
L_00000138df345c50 .functor AND 32, L_00000138df33fcc0, L_00000138df3409e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df344bb0 .functor OR 32, L_00000138df21d280, L_00000138df345c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df345470 .functor NOT 1, L_00000138df340800, C4<0>, C4<0>, C4<0>;
L_00000138df345400 .functor AND 1, L_00000138df345470, L_00000138df33f5e0, C4<1>, C4<1>;
L_00000138df3454e0 .functor NOT 1, L_00000138df33ec80, C4<0>, C4<0>, C4<0>;
L_00000138df344670 .functor AND 1, L_00000138df345400, L_00000138df3454e0, C4<1>, C4<1>;
L_00000138df344520 .functor AND 32, L_00000138df3406c0, v00000138df32bff0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3442f0 .functor OR 32, L_00000138df344bb0, L_00000138df344520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df345710 .functor NOT 1, L_00000138df340760, C4<0>, C4<0>, C4<0>;
L_00000138df3458d0 .functor AND 1, L_00000138df345710, L_00000138df33f040, C4<1>, C4<1>;
L_00000138df345b70 .functor AND 1, L_00000138df3458d0, L_00000138df340260, C4<1>, C4<1>;
L_00000138df345940 .functor AND 32, L_00000138df33f680, L_00000138df343460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345550 .functor OR 32, L_00000138df3442f0, L_00000138df345940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138df345e10 .functor NOT 1, L_00000138df33fd60, C4<0>, C4<0>, C4<0>;
L_00000138df3449f0 .functor AND 1, L_00000138df33fa40, L_00000138df345e10, C4<1>, C4<1>;
L_00000138df345240 .functor NOT 1, L_00000138df3408a0, C4<0>, C4<0>, C4<0>;
L_00000138df344c20 .functor AND 1, L_00000138df3449f0, L_00000138df345240, C4<1>, C4<1>;
L_00000138df3452b0 .functor AND 32, L_00000138df33ebe0, v00000138df313150_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df345860 .functor OR 32, L_00000138df345550, L_00000138df3452b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df329f70_0 .net *"_ivl_1", 0 0, L_00000138df33f540;  1 drivers
v00000138df32c090_0 .net *"_ivl_11", 0 0, L_00000138df33ffe0;  1 drivers
v00000138df329e30_0 .net *"_ivl_12", 0 0, L_00000138df281670;  1 drivers
v00000138df32a510_0 .net *"_ivl_14", 0 0, L_00000138df21dd70;  1 drivers
v00000138df32b550_0 .net *"_ivl_16", 31 0, L_00000138df33f360;  1 drivers
v00000138df329930_0 .net *"_ivl_18", 31 0, L_00000138df21d280;  1 drivers
v00000138df32a5b0_0 .net *"_ivl_2", 0 0, L_00000138df2816e0;  1 drivers
v00000138df32abf0_0 .net *"_ivl_21", 0 0, L_00000138df33f400;  1 drivers
v00000138df32ae70_0 .net *"_ivl_22", 0 0, L_00000138df21d2f0;  1 drivers
v00000138df32ba50_0 .net *"_ivl_25", 0 0, L_00000138df33f4a0;  1 drivers
v00000138df32a010_0 .net *"_ivl_26", 0 0, L_00000138df21d830;  1 drivers
v00000138df32b230_0 .net *"_ivl_28", 0 0, L_00000138df3457f0;  1 drivers
v00000138df32a970_0 .net *"_ivl_31", 0 0, L_00000138df33f9a0;  1 drivers
v00000138df32aa10_0 .net *"_ivl_32", 0 0, L_00000138df344d00;  1 drivers
v00000138df32a650_0 .net *"_ivl_34", 31 0, L_00000138df33fcc0;  1 drivers
v00000138df32b690_0 .net *"_ivl_36", 31 0, L_00000138df345c50;  1 drivers
v00000138df32b050_0 .net *"_ivl_38", 31 0, L_00000138df344bb0;  1 drivers
v00000138df32aab0_0 .net *"_ivl_41", 0 0, L_00000138df340800;  1 drivers
v00000138df3299d0_0 .net *"_ivl_42", 0 0, L_00000138df345470;  1 drivers
v00000138df32b0f0_0 .net *"_ivl_45", 0 0, L_00000138df33f5e0;  1 drivers
v00000138df32baf0_0 .net *"_ivl_46", 0 0, L_00000138df345400;  1 drivers
v00000138df32b7d0_0 .net *"_ivl_49", 0 0, L_00000138df33ec80;  1 drivers
v00000138df32a290_0 .net *"_ivl_5", 0 0, L_00000138df33f900;  1 drivers
v00000138df329a70_0 .net *"_ivl_50", 0 0, L_00000138df3454e0;  1 drivers
v00000138df329b10_0 .net *"_ivl_52", 0 0, L_00000138df344670;  1 drivers
v00000138df32a330_0 .net *"_ivl_54", 31 0, L_00000138df3406c0;  1 drivers
v00000138df32bb90_0 .net *"_ivl_56", 31 0, L_00000138df344520;  1 drivers
v00000138df32b190_0 .net *"_ivl_58", 31 0, L_00000138df3442f0;  1 drivers
v00000138df32ac90_0 .net *"_ivl_6", 0 0, L_00000138df281600;  1 drivers
v00000138df32a790_0 .net *"_ivl_61", 0 0, L_00000138df340760;  1 drivers
v00000138df32a470_0 .net *"_ivl_62", 0 0, L_00000138df345710;  1 drivers
v00000138df329c50_0 .net *"_ivl_65", 0 0, L_00000138df33f040;  1 drivers
v00000138df32a3d0_0 .net *"_ivl_66", 0 0, L_00000138df3458d0;  1 drivers
v00000138df329bb0_0 .net *"_ivl_69", 0 0, L_00000138df340260;  1 drivers
v00000138df32a830_0 .net *"_ivl_70", 0 0, L_00000138df345b70;  1 drivers
v00000138df32a8d0_0 .net *"_ivl_72", 31 0, L_00000138df33f680;  1 drivers
v00000138df329cf0_0 .net *"_ivl_74", 31 0, L_00000138df345940;  1 drivers
v00000138df32b2d0_0 .net *"_ivl_76", 31 0, L_00000138df345550;  1 drivers
v00000138df32b370_0 .net *"_ivl_79", 0 0, L_00000138df33fa40;  1 drivers
v00000138df32e890_0 .net *"_ivl_8", 0 0, L_00000138df281520;  1 drivers
v00000138df32e7f0_0 .net *"_ivl_81", 0 0, L_00000138df33fd60;  1 drivers
v00000138df32c950_0 .net *"_ivl_82", 0 0, L_00000138df345e10;  1 drivers
v00000138df32dad0_0 .net *"_ivl_84", 0 0, L_00000138df3449f0;  1 drivers
v00000138df32e430_0 .net *"_ivl_87", 0 0, L_00000138df3408a0;  1 drivers
v00000138df32c310_0 .net *"_ivl_88", 0 0, L_00000138df345240;  1 drivers
v00000138df32e750_0 .net *"_ivl_90", 0 0, L_00000138df344c20;  1 drivers
v00000138df32e4d0_0 .net *"_ivl_92", 31 0, L_00000138df33ebe0;  1 drivers
v00000138df32d2b0_0 .net *"_ivl_94", 31 0, L_00000138df3452b0;  1 drivers
v00000138df32cbd0_0 .net "ina", 31 0, L_00000138df33eb40;  1 drivers
v00000138df32d350_0 .net "inb", 31 0, L_00000138df3409e0;  alias, 1 drivers
v00000138df32c590_0 .net "inc", 31 0, v00000138df32bff0_0;  alias, 1 drivers
v00000138df32cf90_0 .net "ind", 31 0, L_00000138df343460;  alias, 1 drivers
v00000138df32d3f0_0 .net "ine", 31 0, v00000138df313150_0;  alias, 1 drivers
L_00000138df3600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df32d710_0 .net "inf", 31 0, L_00000138df3600d0;  1 drivers
L_00000138df360118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df32c450_0 .net "ing", 31 0, L_00000138df360118;  1 drivers
L_00000138df360160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138df32dd50_0 .net "inh", 31 0, L_00000138df360160;  1 drivers
v00000138df32c8b0_0 .net "out", 31 0, L_00000138df345860;  alias, 1 drivers
v00000138df32cb30_0 .net "sel", 2 0, L_00000138df33e780;  alias, 1 drivers
L_00000138df33f540 .part L_00000138df33e780, 2, 1;
L_00000138df33f900 .part L_00000138df33e780, 1, 1;
L_00000138df33ffe0 .part L_00000138df33e780, 0, 1;
LS_00000138df33f360_0_0 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_4 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_8 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_12 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_16 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_20 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_24 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_0_28 .concat [ 1 1 1 1], L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70, L_00000138df21dd70;
LS_00000138df33f360_1_0 .concat [ 4 4 4 4], LS_00000138df33f360_0_0, LS_00000138df33f360_0_4, LS_00000138df33f360_0_8, LS_00000138df33f360_0_12;
LS_00000138df33f360_1_4 .concat [ 4 4 4 4], LS_00000138df33f360_0_16, LS_00000138df33f360_0_20, LS_00000138df33f360_0_24, LS_00000138df33f360_0_28;
L_00000138df33f360 .concat [ 16 16 0 0], LS_00000138df33f360_1_0, LS_00000138df33f360_1_4;
L_00000138df33f400 .part L_00000138df33e780, 2, 1;
L_00000138df33f4a0 .part L_00000138df33e780, 1, 1;
L_00000138df33f9a0 .part L_00000138df33e780, 0, 1;
LS_00000138df33fcc0_0_0 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_4 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_8 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_12 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_16 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_20 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_24 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_0_28 .concat [ 1 1 1 1], L_00000138df344d00, L_00000138df344d00, L_00000138df344d00, L_00000138df344d00;
LS_00000138df33fcc0_1_0 .concat [ 4 4 4 4], LS_00000138df33fcc0_0_0, LS_00000138df33fcc0_0_4, LS_00000138df33fcc0_0_8, LS_00000138df33fcc0_0_12;
LS_00000138df33fcc0_1_4 .concat [ 4 4 4 4], LS_00000138df33fcc0_0_16, LS_00000138df33fcc0_0_20, LS_00000138df33fcc0_0_24, LS_00000138df33fcc0_0_28;
L_00000138df33fcc0 .concat [ 16 16 0 0], LS_00000138df33fcc0_1_0, LS_00000138df33fcc0_1_4;
L_00000138df340800 .part L_00000138df33e780, 2, 1;
L_00000138df33f5e0 .part L_00000138df33e780, 1, 1;
L_00000138df33ec80 .part L_00000138df33e780, 0, 1;
LS_00000138df3406c0_0_0 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_4 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_8 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_12 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_16 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_20 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_24 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_0_28 .concat [ 1 1 1 1], L_00000138df344670, L_00000138df344670, L_00000138df344670, L_00000138df344670;
LS_00000138df3406c0_1_0 .concat [ 4 4 4 4], LS_00000138df3406c0_0_0, LS_00000138df3406c0_0_4, LS_00000138df3406c0_0_8, LS_00000138df3406c0_0_12;
LS_00000138df3406c0_1_4 .concat [ 4 4 4 4], LS_00000138df3406c0_0_16, LS_00000138df3406c0_0_20, LS_00000138df3406c0_0_24, LS_00000138df3406c0_0_28;
L_00000138df3406c0 .concat [ 16 16 0 0], LS_00000138df3406c0_1_0, LS_00000138df3406c0_1_4;
L_00000138df340760 .part L_00000138df33e780, 2, 1;
L_00000138df33f040 .part L_00000138df33e780, 1, 1;
L_00000138df340260 .part L_00000138df33e780, 0, 1;
LS_00000138df33f680_0_0 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_4 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_8 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_12 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_16 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_20 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_24 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_0_28 .concat [ 1 1 1 1], L_00000138df345b70, L_00000138df345b70, L_00000138df345b70, L_00000138df345b70;
LS_00000138df33f680_1_0 .concat [ 4 4 4 4], LS_00000138df33f680_0_0, LS_00000138df33f680_0_4, LS_00000138df33f680_0_8, LS_00000138df33f680_0_12;
LS_00000138df33f680_1_4 .concat [ 4 4 4 4], LS_00000138df33f680_0_16, LS_00000138df33f680_0_20, LS_00000138df33f680_0_24, LS_00000138df33f680_0_28;
L_00000138df33f680 .concat [ 16 16 0 0], LS_00000138df33f680_1_0, LS_00000138df33f680_1_4;
L_00000138df33fa40 .part L_00000138df33e780, 2, 1;
L_00000138df33fd60 .part L_00000138df33e780, 1, 1;
L_00000138df3408a0 .part L_00000138df33e780, 0, 1;
LS_00000138df33ebe0_0_0 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_4 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_8 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_12 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_16 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_20 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_24 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_0_28 .concat [ 1 1 1 1], L_00000138df344c20, L_00000138df344c20, L_00000138df344c20, L_00000138df344c20;
LS_00000138df33ebe0_1_0 .concat [ 4 4 4 4], LS_00000138df33ebe0_0_0, LS_00000138df33ebe0_0_4, LS_00000138df33ebe0_0_8, LS_00000138df33ebe0_0_12;
LS_00000138df33ebe0_1_4 .concat [ 4 4 4 4], LS_00000138df33ebe0_0_16, LS_00000138df33ebe0_0_20, LS_00000138df33ebe0_0_24, LS_00000138df33ebe0_0_28;
L_00000138df33ebe0 .concat [ 16 16 0 0], LS_00000138df33ebe0_1_0, LS_00000138df33ebe0_1_4;
S_00000138df310500 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000138df32c1d0_0 .net "Write_Data", 31 0, v00000138df301410_0;  alias, 1 drivers
v00000138df32c9f0_0 .net "addr", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df32e070_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df32df30_0 .net "mem_out", 31 0, v00000138df32d990_0;  alias, 1 drivers
v00000138df32e250_0 .net "mem_read", 0 0, v00000138df301cd0_0;  alias, 1 drivers
v00000138df32e2f0_0 .net "mem_write", 0 0, v00000138df302a90_0;  alias, 1 drivers
S_00000138df30ef20 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000138df310500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000138df32d530 .array "DataMem", 1023 0, 31 0;
v00000138df32c130_0 .net "Data_In", 31 0, v00000138df301410_0;  alias, 1 drivers
v00000138df32d990_0 .var "Data_Out", 31 0;
v00000138df32e610_0 .net "Write_en", 0 0, v00000138df302a90_0;  alias, 1 drivers
v00000138df32d5d0_0 .net "addr", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df32de90_0 .net "clk", 0 0, L_00000138df27f920;  alias, 1 drivers
v00000138df32db70_0 .var/i "i", 31 0;
S_00000138df30ea70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000138df3338f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000138df333928 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000138df333960 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000138df333998 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000138df3339d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000138df333a08 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000138df333a40 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000138df333a78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000138df333ab0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000138df333ae8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000138df333b20 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000138df333b58 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000138df333b90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000138df333bc8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000138df333c00 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000138df333c38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000138df333c70 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000138df333ca8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000138df333ce0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000138df333d18 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000138df333d50 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000138df333d88 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000138df333dc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000138df333df8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000138df333e30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000138df32c770_0 .net "MEM_ALU_OUT", 31 0, v00000138df302bd0_0;  alias, 1 drivers
v00000138df32c810_0 .net "MEM_Data_mem_out", 31 0, v00000138df32d990_0;  alias, 1 drivers
v00000138df32ca90_0 .net "MEM_memread", 0 0, v00000138df301cd0_0;  alias, 1 drivers
v00000138df32cc70_0 .net "MEM_opcode", 11 0, v00000138df302db0_0;  alias, 1 drivers
v00000138df32e110_0 .net "MEM_rd_ind", 4 0, v00000138df3014b0_0;  alias, 1 drivers
v00000138df32cef0_0 .net "MEM_rd_indzero", 0 0, v00000138df3032b0_0;  alias, 1 drivers
v00000138df32d7b0_0 .net "MEM_regwrite", 0 0, v00000138df302e50_0;  alias, 1 drivers
v00000138df32ce50_0 .var "WB_ALU_OUT", 31 0;
v00000138df32d670_0 .var "WB_Data_mem_out", 31 0;
v00000138df32cdb0_0 .var "WB_memread", 0 0;
v00000138df32d030_0 .var "WB_rd_ind", 4 0;
v00000138df32e1b0_0 .var "WB_rd_indzero", 0 0;
v00000138df32d850_0 .var "WB_regwrite", 0 0;
v00000138df32e390_0 .net "clk", 0 0, L_00000138df3abd90;  1 drivers
v00000138df32c3b0_0 .var "hlt", 0 0;
v00000138df32e6b0_0 .net "rst", 0 0, v00000138df33bf80_0;  alias, 1 drivers
E_00000138df29a6b0 .event posedge, v00000138df301190_0, v00000138df32e390_0;
S_00000138df30f0b0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000138df0e96a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000138df3abe70 .functor AND 32, v00000138df32d670_0, L_00000138df3b4c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3abd20 .functor NOT 1, v00000138df32cdb0_0, C4<0>, C4<0>, C4<0>;
L_00000138df3abb60 .functor AND 32, v00000138df32ce50_0, L_00000138df3b4bb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000138df3abc40 .functor OR 32, L_00000138df3abe70, L_00000138df3abb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138df32c270_0 .net "Write_Data_RegFile", 31 0, L_00000138df3abc40;  alias, 1 drivers
v00000138df32d0d0_0 .net *"_ivl_0", 31 0, L_00000138df3b4c50;  1 drivers
v00000138df32d170_0 .net *"_ivl_2", 31 0, L_00000138df3abe70;  1 drivers
v00000138df32d210_0 .net *"_ivl_4", 0 0, L_00000138df3abd20;  1 drivers
v00000138df32d8f0_0 .net *"_ivl_6", 31 0, L_00000138df3b4bb0;  1 drivers
v00000138df330230_0 .net *"_ivl_8", 31 0, L_00000138df3abb60;  1 drivers
v00000138df330370_0 .net "alu_out", 31 0, v00000138df32ce50_0;  alias, 1 drivers
v00000138df32f0b0_0 .net "mem_out", 31 0, v00000138df32d670_0;  alias, 1 drivers
v00000138df330ff0_0 .net "mem_read", 0 0, v00000138df32cdb0_0;  alias, 1 drivers
LS_00000138df3b4c50_0_0 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_4 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_8 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_12 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_16 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_20 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_24 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_0_28 .concat [ 1 1 1 1], v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0, v00000138df32cdb0_0;
LS_00000138df3b4c50_1_0 .concat [ 4 4 4 4], LS_00000138df3b4c50_0_0, LS_00000138df3b4c50_0_4, LS_00000138df3b4c50_0_8, LS_00000138df3b4c50_0_12;
LS_00000138df3b4c50_1_4 .concat [ 4 4 4 4], LS_00000138df3b4c50_0_16, LS_00000138df3b4c50_0_20, LS_00000138df3b4c50_0_24, LS_00000138df3b4c50_0_28;
L_00000138df3b4c50 .concat [ 16 16 0 0], LS_00000138df3b4c50_1_0, LS_00000138df3b4c50_1_4;
LS_00000138df3b4bb0_0_0 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_4 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_8 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_12 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_16 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_20 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_24 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_0_28 .concat [ 1 1 1 1], L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20, L_00000138df3abd20;
LS_00000138df3b4bb0_1_0 .concat [ 4 4 4 4], LS_00000138df3b4bb0_0_0, LS_00000138df3b4bb0_0_4, LS_00000138df3b4bb0_0_8, LS_00000138df3b4bb0_0_12;
LS_00000138df3b4bb0_1_4 .concat [ 4 4 4 4], LS_00000138df3b4bb0_0_16, LS_00000138df3b4bb0_0_20, LS_00000138df3b4bb0_0_24, LS_00000138df3b4bb0_0_28;
L_00000138df3b4bb0 .concat [ 16 16 0 0], LS_00000138df3b4bb0_1_0, LS_00000138df3b4bb0_1_4;
    .scope S_00000138df30fba0;
T_0 ;
    %wait E_00000138df29a770;
    %load/vec4 v00000138df32b730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000138df32bff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000138df32a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000138df32ab50_0;
    %assign/vec4 v00000138df32bff0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000138df30fa10;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df32add0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000138df32add0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138df32add0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %load/vec4 v00000138df32add0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138df32add0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32be10, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000138df30ec00;
T_2 ;
    %wait E_00000138df299b30;
    %load/vec4 v00000138df32af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000138df317b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df31a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df32bd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df329ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df32a150_0, 0;
    %assign/vec4 v00000138df32afb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000138df32a6f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000138df32bcd0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000138df317b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df31a1e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df32bd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df329ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df32a150_0, 0;
    %assign/vec4 v00000138df32afb0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000138df32a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000138df32b870_0;
    %assign/vec4 v00000138df31a1e0_0, 0;
    %load/vec4 v00000138df32a0b0_0;
    %assign/vec4 v00000138df317b20_0, 0;
    %load/vec4 v00000138df32b870_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000138df329ed0_0, 0;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000138df32afb0_0, 4, 5;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000138df32afb0_0, 4, 5;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000138df32b870_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000138df32b870_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000138df32a150_0, 0;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000138df32b870_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000138df32bd70_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000138df32b870_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000138df32bd70_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000138df32b870_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000138df32bd70_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000138df30f3d0;
T_3 ;
    %wait E_00000138df29a770;
    %load/vec4 v00000138df317080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df315c80_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000138df315c80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138df315c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df315e60, 0, 4;
    %load/vec4 v00000138df315c80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138df315c80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000138df316cc0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000138df315be0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000138df3169a0_0;
    %load/vec4 v00000138df316cc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df315e60, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df315e60, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000138df30f3d0;
T_4 ;
    %wait E_00000138df29a2f0;
    %load/vec4 v00000138df316cc0_0;
    %load/vec4 v00000138df316220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000138df316cc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000138df315be0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000138df3169a0_0;
    %assign/vec4 v00000138df315320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000138df316220_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000138df315e60, 4;
    %assign/vec4 v00000138df315320_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000138df30f3d0;
T_5 ;
    %wait E_00000138df29a2f0;
    %load/vec4 v00000138df316cc0_0;
    %load/vec4 v00000138df316900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000138df316cc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000138df315be0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000138df3169a0_0;
    %assign/vec4 v00000138df315b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000138df316900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000138df315e60, 4;
    %assign/vec4 v00000138df315b40_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000138df30f3d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000138df30e8e0;
    %jmp t_0;
    .scope S_00000138df30e8e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df3160e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000138df3160e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000138df3160e0_0;
    %ix/getv/s 4, v00000138df3160e0_0;
    %load/vec4a v00000138df315e60, 4;
    %ix/getv/s 4, v00000138df3160e0_0;
    %load/vec4a v00000138df315e60, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000138df3160e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138df3160e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000138df30f3d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000138df3101e0;
T_7 ;
    %wait E_00000138df2999f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df3167c0_0, 0, 32;
    %load/vec4 v00000138df315280_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138df315280_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000138df315dc0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000138df3167c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000138df315280_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138df315280_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138df315280_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000138df315dc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000138df3167c0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000138df315dc0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000138df315dc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000138df3167c0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000138df30fd30;
T_8 ;
    %wait E_00000138df29a770;
    %load/vec4 v00000138df31c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000138df31b720_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138df31b720_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000138df31c300_0;
    %load/vec4 v00000138df31a460_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000138df31c300_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000138df30fd30;
T_9 ;
    %wait E_00000138df29a770;
    %load/vec4 v00000138df31c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31bfe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000138df31af00_0;
    %assign/vec4 v00000138df31bfe0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000138df30e750;
T_10 ;
    %wait E_00000138df29a130;
    %load/vec4 v00000138df31cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31d020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31aa00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000138df31b360_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000138df31bb80_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000138df31a5a0_0;
    %load/vec4 v00000138df31bae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000138df31a6e0_0;
    %load/vec4 v00000138df31bae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000138df31bc20_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000138df31bea0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000138df31a5a0_0;
    %load/vec4 v00000138df31c800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000138df31a6e0_0;
    %load/vec4 v00000138df31c800_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31d020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31ca80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31bd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31aa00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000138df31a500_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31d020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31cda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31ca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31bd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31aa00_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31d020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138df31cda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31ca80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31bd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df31aa00_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000138df30f240;
T_11 ;
    %wait E_00000138df29a5b0;
    %load/vec4 v00000138df312390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000138df311a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df3122f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3121b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df311990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df311d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df310d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df312930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3115d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df310b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3126b0_0, 0;
    %assign/vec4 v00000138df312ed0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000138df312a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000138df311670_0;
    %assign/vec4 v00000138df312ed0_0, 0;
    %load/vec4 v00000138df311df0_0;
    %assign/vec4 v00000138df3126b0_0, 0;
    %load/vec4 v00000138df312d90_0;
    %assign/vec4 v00000138df310b30_0, 0;
    %load/vec4 v00000138df312cf0_0;
    %assign/vec4 v00000138df3115d0_0, 0;
    %load/vec4 v00000138df311170_0;
    %assign/vec4 v00000138df312930_0, 0;
    %load/vec4 v00000138df311c10_0;
    %assign/vec4 v00000138df310d10_0, 0;
    %load/vec4 v00000138df311e90_0;
    %assign/vec4 v00000138df311d50_0, 0;
    %load/vec4 v00000138df311210_0;
    %assign/vec4 v00000138df311ad0_0, 0;
    %load/vec4 v00000138df3110d0_0;
    %assign/vec4 v00000138df311530_0, 0;
    %load/vec4 v00000138df312430_0;
    %assign/vec4 v00000138df311f30_0, 0;
    %load/vec4 v00000138df312610_0;
    %assign/vec4 v00000138df311990_0, 0;
    %load/vec4 v00000138df310810_0;
    %assign/vec4 v00000138df3121b0_0, 0;
    %load/vec4 v00000138df3117b0_0;
    %assign/vec4 v00000138df310a90_0, 0;
    %load/vec4 v00000138df312bb0_0;
    %assign/vec4 v00000138df310f90_0, 0;
    %load/vec4 v00000138df312c50_0;
    %assign/vec4 v00000138df311490_0, 0;
    %load/vec4 v00000138df310ef0_0;
    %assign/vec4 v00000138df310c70_0, 0;
    %load/vec4 v00000138df310e50_0;
    %assign/vec4 v00000138df311850_0, 0;
    %load/vec4 v00000138df310db0_0;
    %assign/vec4 v00000138df3122f0_0, 0;
    %load/vec4 v00000138df311710_0;
    %assign/vec4 v00000138df311a30_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000138df311a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df3122f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311490_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df310a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3121b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df311990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df311ad0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df311d50_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df310d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df312930_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3115d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df310b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3126b0_0, 0;
    %assign/vec4 v00000138df312ed0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000138df30ed90;
T_12 ;
    %wait E_00000138df29a5f0;
    %load/vec4 v00000138df31a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000138df313650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313150_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df3131f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3136f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df314050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3140f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313970_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df314190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3135b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df313830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df314230_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000138df3133d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313dd0_0, 0;
    %assign/vec4 v00000138df3130b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000138df31c620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000138df311cb0_0;
    %assign/vec4 v00000138df3130b0_0, 0;
    %load/vec4 v00000138df312e30_0;
    %assign/vec4 v00000138df313dd0_0, 0;
    %load/vec4 v00000138df314410_0;
    %assign/vec4 v00000138df3133d0_0, 0;
    %load/vec4 v00000138df3138d0_0;
    %assign/vec4 v00000138df314230_0, 0;
    %load/vec4 v00000138df313c90_0;
    %assign/vec4 v00000138df313830_0, 0;
    %load/vec4 v00000138df313470_0;
    %assign/vec4 v00000138df3135b0_0, 0;
    %load/vec4 v00000138df312070_0;
    %assign/vec4 v00000138df313e70_0, 0;
    %load/vec4 v00000138df3145f0_0;
    %assign/vec4 v00000138df314190_0, 0;
    %load/vec4 v00000138df313d30_0;
    %assign/vec4 v00000138df313970_0, 0;
    %load/vec4 v00000138df3144b0_0;
    %assign/vec4 v00000138df3140f0_0, 0;
    %load/vec4 v00000138df313ab0_0;
    %assign/vec4 v00000138df313f10_0, 0;
    %load/vec4 v00000138df314370_0;
    %assign/vec4 v00000138df314050_0, 0;
    %load/vec4 v00000138df313b50_0;
    %assign/vec4 v00000138df313510_0, 0;
    %load/vec4 v00000138df313790_0;
    %assign/vec4 v00000138df313330_0, 0;
    %load/vec4 v00000138df313bf0_0;
    %assign/vec4 v00000138df313290_0, 0;
    %load/vec4 v00000138df313010_0;
    %assign/vec4 v00000138df313a10_0, 0;
    %load/vec4 v00000138df3142d0_0;
    %assign/vec4 v00000138df313fb0_0, 0;
    %load/vec4 v00000138df314550_0;
    %assign/vec4 v00000138df3136f0_0, 0;
    %load/vec4 v00000138df312570_0;
    %assign/vec4 v00000138df3131f0_0, 0;
    %load/vec4 v00000138df3124d0_0;
    %assign/vec4 v00000138df313150_0, 0;
    %load/vec4 v00000138df312f70_0;
    %assign/vec4 v00000138df313650_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000138df313650_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313150_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df3131f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3136f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313330_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313510_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df314050_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df313f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df3140f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313970_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df314190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313e70_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3135b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df313830_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df314230_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000138df3133d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df313dd0_0, 0;
    %assign/vec4 v00000138df3130b0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000138df10c8c0;
T_13 ;
    %wait E_00000138df299870;
    %load/vec4 v00000138df3075e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000138df3074a0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000138df113300;
T_14 ;
    %wait E_00000138df298ef0;
    %load/vec4 v00000138df307220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000138df3066e0_0;
    %pad/u 33;
    %load/vec4 v00000138df306960_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000138df307400_0, 0;
    %assign/vec4 v00000138df306aa0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000138df306960_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000138df306aa0_0;
    %load/vec4 v00000138df306960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000138df3066e0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000138df306960_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000138df306960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000138df306aa0_0, 0;
    %load/vec4 v00000138df3066e0_0;
    %ix/getv 4, v00000138df306960_0;
    %shiftl 4;
    %assign/vec4 v00000138df307400_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000138df306960_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000138df306aa0_0;
    %load/vec4 v00000138df306960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000138df3066e0_0;
    %load/vec4 v00000138df306960_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000138df306960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000138df306aa0_0, 0;
    %load/vec4 v00000138df3066e0_0;
    %ix/getv 4, v00000138df306960_0;
    %shiftr 4;
    %assign/vec4 v00000138df307400_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df306aa0_0, 0;
    %load/vec4 v00000138df3066e0_0;
    %load/vec4 v00000138df306960_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000138df307400_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138df306aa0_0, 0;
    %load/vec4 v00000138df306960_0;
    %load/vec4 v00000138df3066e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000138df307400_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000138df056b50;
T_15 ;
    %wait E_00000138df298f70;
    %load/vec4 v00000138df301190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000138df3032b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df302e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df302a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df301cd0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000138df302db0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df3014b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df301410_0, 0;
    %assign/vec4 v00000138df302bd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000138df2252c0_0;
    %assign/vec4 v00000138df302bd0_0, 0;
    %load/vec4 v00000138df302f90_0;
    %assign/vec4 v00000138df301410_0, 0;
    %load/vec4 v00000138df301370_0;
    %assign/vec4 v00000138df3014b0_0, 0;
    %load/vec4 v00000138df20cbf0_0;
    %assign/vec4 v00000138df302db0_0, 0;
    %load/vec4 v00000138df225360_0;
    %assign/vec4 v00000138df301cd0_0, 0;
    %load/vec4 v00000138df20c830_0;
    %assign/vec4 v00000138df302a90_0, 0;
    %load/vec4 v00000138df301b90_0;
    %assign/vec4 v00000138df302e50_0, 0;
    %load/vec4 v00000138df302b30_0;
    %assign/vec4 v00000138df3032b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000138df30ef20;
T_16 ;
    %wait E_00000138df29a2f0;
    %load/vec4 v00000138df32e610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000138df32c130_0;
    %load/vec4 v00000138df32d5d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32d530, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000138df30ef20;
T_17 ;
    %wait E_00000138df29a2f0;
    %load/vec4 v00000138df32d5d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000138df32d530, 4;
    %assign/vec4 v00000138df32d990_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000138df30ef20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df32db70_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000138df32db70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138df32db70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138df32d530, 0, 4;
    %load/vec4 v00000138df32db70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138df32db70_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000138df30ef20;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138df32db70_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000138df32db70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000138df32db70_0;
    %load/vec4a v00000138df32d530, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000138df32db70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000138df32db70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138df32db70_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000138df30ea70;
T_20 ;
    %wait E_00000138df29a6b0;
    %load/vec4 v00000138df32e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000138df32e1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df32c3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df32d850_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138df32cdb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000138df32d030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000138df32d670_0, 0;
    %assign/vec4 v00000138df32ce50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000138df32c770_0;
    %assign/vec4 v00000138df32ce50_0, 0;
    %load/vec4 v00000138df32c810_0;
    %assign/vec4 v00000138df32d670_0, 0;
    %load/vec4 v00000138df32ca90_0;
    %assign/vec4 v00000138df32cdb0_0, 0;
    %load/vec4 v00000138df32e110_0;
    %assign/vec4 v00000138df32d030_0, 0;
    %load/vec4 v00000138df32d7b0_0;
    %assign/vec4 v00000138df32d850_0, 0;
    %load/vec4 v00000138df32cef0_0;
    %assign/vec4 v00000138df32e1b0_0, 0;
    %load/vec4 v00000138df32cc70_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000138df32c3b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000138df0e96a0;
T_21 ;
    %wait E_00000138df299470;
    %load/vec4 v00000138df33e500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000138df33c020_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000138df33c020_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000138df33c020_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000138df0d9f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138df33e640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138df33bf80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000138df0d9f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000138df33e640_0;
    %inv;
    %assign/vec4 v00000138df33e640_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000138df0d9f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138df33bf80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138df33bf80_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000138df33d560_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
