{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523423698299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523423698300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 14:14:58 2018 " "Processing started: Wed Apr 11 14:14:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523423698300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523423698300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalWatch -c digitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalWatch -c digitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523423698300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523423698744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch_vhdl/source/sec_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch_vhdl/source/sec_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_gen-BEH " "Found design unit 1: sec_gen-BEH" {  } { { "../source/sec_gen.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/sec_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699271 ""} { "Info" "ISGN_ENTITY_NAME" "1 sec_gen " "Found entity 1: sec_gen" {  } { { "../source/sec_gen.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/sec_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch_vhdl/source/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch_vhdl/source/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-BEH " "Found design unit 1: multiplexer-BEH" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699275 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch_vhdl/source/fnd_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch_vhdl/source/fnd_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fnd_decoder-beh " "Found design unit 1: fnd_decoder-beh" {  } { { "../source/fnd_decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/fnd_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699279 ""} { "Info" "ISGN_ENTITY_NAME" "1 fnd_decoder " "Found entity 1: fnd_decoder" {  } { { "../source/fnd_decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/fnd_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch_vhdl/source/counter_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch_vhdl/source/counter_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_60-BEH " "Found design unit 1: counter_60-BEH" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_60.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699284 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_60 " "Found entity 1: counter_60" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_60.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/vhdl_source/digitalwatch_vhdl/source/counter_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/desktop/vhdl_source/digitalwatch_vhdl/source/counter_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_12-BEH " "Found design unit 1: counter_12-BEH" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_12.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699288 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_12 " "Found entity 1: counter_12" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_12.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalWatch-beh " "Found design unit 1: digitalWatch-beh" {  } { { "digitalWatch.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699293 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalWatch " "Found entity 1: digitalWatch" {  } { { "digitalWatch.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523423699293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523423699293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalWatch " "Elaborating entity \"digitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523423699460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_carry digitalWatch.vhd(84) " "Verilog HDL or VHDL warning at digitalWatch.vhd(84): object \"min_carry\" assigned a value but never read" {  } { { "digitalWatch.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523423699542 "|digitalWatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_gen sec_gen:U_sec_gen " "Elaborating entity \"sec_gen\" for hierarchy \"sec_gen:U_sec_gen\"" {  } { { "digitalWatch.vhd" "U_sec_gen" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523423699905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:U_sec_mux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:U_sec_mux\"" {  } { { "digitalWatch.vhd" "U_sec_mux" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523423700010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_60 counter_60:U_cnt_sec " "Elaborating entity \"counter_60\" for hierarchy \"counter_60:U_cnt_sec\"" {  } { { "digitalWatch.vhd" "U_cnt_sec" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523423700031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_carry counter_60.vhd(56) " "VHDL Process Statement warning at counter_60.vhd(56): signal \"count_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_60.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523423700055 "|digitalWatch|counter_60:U_cnt_sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_one counter_60.vhd(57) " "VHDL Process Statement warning at counter_60.vhd(57): signal \"count_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_60.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523423700055 "|digitalWatch|counter_60:U_cnt_sec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ten counter_60.vhd(58) " "VHDL Process Statement warning at counter_60.vhd(58): signal \"count_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_60.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_60.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523423700055 "|digitalWatch|counter_60:U_cnt_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_12 counter_12:U_cnt_hr " "Elaborating entity \"counter_12\" for hierarchy \"counter_12:U_cnt_hr\"" {  } { { "digitalWatch.vhd" "U_cnt_hr" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523423700072 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_one counter_12.vhd(51) " "VHDL Process Statement warning at counter_12.vhd(51): signal \"count_one\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_12.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523423700073 "|digitalWatch|counter_12:U_cnt_hr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_ten counter_12.vhd(52) " "VHDL Process Statement warning at counter_12.vhd(52): signal \"count_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_12.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1523423700073 "|digitalWatch|counter_12:U_cnt_hr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_decoder fnd_decoder:U_fnd_sec_one " "Elaborating entity \"fnd_decoder\" for hierarchy \"fnd_decoder:U_fnd_sec_one\"" {  } { { "digitalWatch.vhd" "U_fnd_sec_one" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523423700084 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_hr_mux\|Y " "Converted tri-state buffer \"multiplexer:U_hr_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523423700469 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_min_mux\|Y " "Converted tri-state buffer \"multiplexer:U_min_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523423700469 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "multiplexer:U_sec_mux\|Y " "Converted tri-state buffer \"multiplexer:U_sec_mux\|Y\" feeding internal logic into a wire" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1523423700469 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1523423700469 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_hr_mux\|Y~synth " "Found clock multiplexer multiplexer:U_hr_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523423700591 "|digitalWatch|multiplexer:U_hr_mux|Y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_min_mux\|Y~synth " "Found clock multiplexer multiplexer:U_min_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523423700591 "|digitalWatch|multiplexer:U_min_mux|Y"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexer:U_sec_mux\|Y~synth " "Found clock multiplexer multiplexer:U_sec_mux\|Y~synth" {  } { { "../source/multiplexer.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/multiplexer.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1523423700591 "|digitalWatch|multiplexer:U_sec_mux|Y"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1523423700591 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/counter_12.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/source/counter_12.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523423701362 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523423701362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523423702551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523423702551 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_hr " "No output dependent on input pin \"key_hr\"" {  } { { "digitalWatch.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/digitalWatch_VHDL/project/digitalWatch.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523423703627 "|digitalWatch|key_hr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523423703627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523423703629 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523423703629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523423703629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523423703629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523423703671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 14:15:03 2018 " "Processing ended: Wed Apr 11 14:15:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523423703671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523423703671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523423703671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523423703671 ""}
