#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026b34a72620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026b34b12320_0 .net "PC", 31 0, v0000026b34b0a410_0;  1 drivers
v0000026b34b10e80_0 .var "clk", 0 0;
v0000026b34b10d40_0 .net "clkout", 0 0, L_0000026b34b13490;  1 drivers
v0000026b34b12460_0 .net "cycles_consumed", 31 0, v0000026b34b11b00_0;  1 drivers
v0000026b34b11920_0 .var "rst", 0 0;
S_0000026b34a14520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026b34a72620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026b34a8f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026b34a8f718 .param/l "add" 0 4 5, C4<100000>;
P_0000026b34a8f750 .param/l "addi" 0 4 8, C4<001000>;
P_0000026b34a8f788 .param/l "addu" 0 4 5, C4<100001>;
P_0000026b34a8f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000026b34a8f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026b34a8f830 .param/l "beq" 0 4 10, C4<000100>;
P_0000026b34a8f868 .param/l "bne" 0 4 10, C4<000101>;
P_0000026b34a8f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026b34a8f8d8 .param/l "j" 0 4 12, C4<000010>;
P_0000026b34a8f910 .param/l "jal" 0 4 12, C4<000011>;
P_0000026b34a8f948 .param/l "jr" 0 4 6, C4<001000>;
P_0000026b34a8f980 .param/l "lw" 0 4 8, C4<100011>;
P_0000026b34a8f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026b34a8f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026b34a8fa28 .param/l "ori" 0 4 8, C4<001101>;
P_0000026b34a8fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026b34a8fa98 .param/l "sll" 0 4 6, C4<000000>;
P_0000026b34a8fad0 .param/l "slt" 0 4 5, C4<101010>;
P_0000026b34a8fb08 .param/l "slti" 0 4 8, C4<101010>;
P_0000026b34a8fb40 .param/l "srl" 0 4 6, C4<000010>;
P_0000026b34a8fb78 .param/l "sub" 0 4 5, C4<100010>;
P_0000026b34a8fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_0000026b34a8fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026b34a8fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026b34a8fc58 .param/l "xori" 0 4 8, C4<001110>;
L_0000026b34b137a0 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b13110 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b13420 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b12d90 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b12e70 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b12ee0 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b139d0 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b13a40 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b13490 .functor OR 1, v0000026b34b10e80_0, v0000026b34a7a8d0_0, C4<0>, C4<0>;
L_0000026b34b12f50 .functor OR 1, L_0000026b34b5d8f0, L_0000026b34b5c090, C4<0>, C4<0>;
L_0000026b34b130a0 .functor AND 1, L_0000026b34b5bd70, L_0000026b34b5c130, C4<1>, C4<1>;
L_0000026b34b13180 .functor NOT 1, v0000026b34b11920_0, C4<0>, C4<0>, C4<0>;
L_0000026b34b135e0 .functor OR 1, L_0000026b34b5c270, L_0000026b34b5d350, C4<0>, C4<0>;
L_0000026b34b12cb0 .functor OR 1, L_0000026b34b135e0, L_0000026b34b5c950, C4<0>, C4<0>;
L_0000026b34b12d20 .functor OR 1, L_0000026b34b5d5d0, L_0000026b34b6f230, C4<0>, C4<0>;
L_0000026b34b13030 .functor AND 1, L_0000026b34b5d530, L_0000026b34b12d20, C4<1>, C4<1>;
L_0000026b34b13570 .functor OR 1, L_0000026b34b6f2d0, L_0000026b34b6f870, C4<0>, C4<0>;
L_0000026b34b12e00 .functor AND 1, L_0000026b34b6edd0, L_0000026b34b13570, C4<1>, C4<1>;
L_0000026b34b13730 .functor NOT 1, L_0000026b34b13490, C4<0>, C4<0>, C4<0>;
v0000026b34b08750_0 .net "ALUOp", 3 0, v0000026b34a7ad30_0;  1 drivers
v0000026b34b08930_0 .net "ALUResult", 31 0, v0000026b34b09bf0_0;  1 drivers
v0000026b34b089d0_0 .net "ALUSrc", 0 0, v0000026b34a7a790_0;  1 drivers
v0000026b34aadae0_0 .net "ALUin2", 31 0, L_0000026b34b6eab0;  1 drivers
v0000026b34aac140_0 .net "MemReadEn", 0 0, v0000026b34a79c50_0;  1 drivers
v0000026b34aac280_0 .net "MemWriteEn", 0 0, v0000026b34a7af10_0;  1 drivers
v0000026b34aad040_0 .net "MemtoReg", 0 0, v0000026b34a7b0f0_0;  1 drivers
v0000026b34aacf00_0 .net "PC", 31 0, v0000026b34b0a410_0;  alias, 1 drivers
v0000026b34aac640_0 .net "PCPlus1", 31 0, L_0000026b34b5da30;  1 drivers
v0000026b34aabd80_0 .net "PCsrc", 0 0, v0000026b34b08c50_0;  1 drivers
v0000026b34aad540_0 .net "RegDst", 0 0, v0000026b34a79f70_0;  1 drivers
v0000026b34aacfa0_0 .net "RegWriteEn", 0 0, v0000026b34a7a830_0;  1 drivers
v0000026b34aace60_0 .net "WriteRegister", 4 0, L_0000026b34b5c8b0;  1 drivers
v0000026b34aad180_0 .net *"_ivl_0", 0 0, L_0000026b34b137a0;  1 drivers
L_0000026b34b13cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026b34aacc80_0 .net/2u *"_ivl_10", 4 0, L_0000026b34b13cc0;  1 drivers
L_0000026b34b140b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aac3c0_0 .net *"_ivl_101", 15 0, L_0000026b34b140b0;  1 drivers
v0000026b34aad220_0 .net *"_ivl_102", 31 0, L_0000026b34b5c590;  1 drivers
L_0000026b34b140f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aac500_0 .net *"_ivl_105", 25 0, L_0000026b34b140f8;  1 drivers
L_0000026b34b14140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aac320_0 .net/2u *"_ivl_106", 31 0, L_0000026b34b14140;  1 drivers
v0000026b34aac460_0 .net *"_ivl_108", 0 0, L_0000026b34b5bd70;  1 drivers
L_0000026b34b14188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026b34aac0a0_0 .net/2u *"_ivl_110", 5 0, L_0000026b34b14188;  1 drivers
v0000026b34aacd20_0 .net *"_ivl_112", 0 0, L_0000026b34b5c130;  1 drivers
v0000026b34aad5e0_0 .net *"_ivl_115", 0 0, L_0000026b34b130a0;  1 drivers
v0000026b34aac6e0_0 .net *"_ivl_116", 47 0, L_0000026b34b5d670;  1 drivers
L_0000026b34b141d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aacbe0_0 .net *"_ivl_119", 15 0, L_0000026b34b141d0;  1 drivers
L_0000026b34b13d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026b34aad0e0_0 .net/2u *"_ivl_12", 5 0, L_0000026b34b13d08;  1 drivers
v0000026b34aabe20_0 .net *"_ivl_120", 47 0, L_0000026b34b5c630;  1 drivers
L_0000026b34b14218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aad7c0_0 .net *"_ivl_123", 15 0, L_0000026b34b14218;  1 drivers
v0000026b34aadb80_0 .net *"_ivl_125", 0 0, L_0000026b34b5d0d0;  1 drivers
v0000026b34aac1e0_0 .net *"_ivl_126", 31 0, L_0000026b34b5d990;  1 drivers
v0000026b34aac5a0_0 .net *"_ivl_128", 47 0, L_0000026b34b5c6d0;  1 drivers
v0000026b34aadc20_0 .net *"_ivl_130", 47 0, L_0000026b34b5c310;  1 drivers
v0000026b34aad2c0_0 .net *"_ivl_132", 47 0, L_0000026b34b5db70;  1 drivers
v0000026b34aabec0_0 .net *"_ivl_134", 47 0, L_0000026b34b5c770;  1 drivers
v0000026b34aad860_0 .net *"_ivl_14", 0 0, L_0000026b34b126e0;  1 drivers
v0000026b34aad360_0 .net *"_ivl_140", 0 0, L_0000026b34b13180;  1 drivers
L_0000026b34b142a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aad4a0_0 .net/2u *"_ivl_142", 31 0, L_0000026b34b142a8;  1 drivers
L_0000026b34b14380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026b34aac780_0 .net/2u *"_ivl_146", 5 0, L_0000026b34b14380;  1 drivers
v0000026b34aad9a0_0 .net *"_ivl_148", 0 0, L_0000026b34b5c270;  1 drivers
L_0000026b34b143c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026b34aabf60_0 .net/2u *"_ivl_150", 5 0, L_0000026b34b143c8;  1 drivers
v0000026b34aad720_0 .net *"_ivl_152", 0 0, L_0000026b34b5d350;  1 drivers
v0000026b34aacdc0_0 .net *"_ivl_155", 0 0, L_0000026b34b135e0;  1 drivers
L_0000026b34b14410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026b34aad400_0 .net/2u *"_ivl_156", 5 0, L_0000026b34b14410;  1 drivers
v0000026b34aac000_0 .net *"_ivl_158", 0 0, L_0000026b34b5c950;  1 drivers
L_0000026b34b13d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026b34aada40_0 .net/2u *"_ivl_16", 4 0, L_0000026b34b13d50;  1 drivers
v0000026b34aad680_0 .net *"_ivl_161", 0 0, L_0000026b34b12cb0;  1 drivers
L_0000026b34b14458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aac820_0 .net/2u *"_ivl_162", 15 0, L_0000026b34b14458;  1 drivers
v0000026b34aad900_0 .net *"_ivl_164", 31 0, L_0000026b34b5cc70;  1 drivers
v0000026b34aacaa0_0 .net *"_ivl_167", 0 0, L_0000026b34b5d3f0;  1 drivers
v0000026b34aac8c0_0 .net *"_ivl_168", 15 0, L_0000026b34b5cd10;  1 drivers
v0000026b34aac960_0 .net *"_ivl_170", 31 0, L_0000026b34b5d490;  1 drivers
v0000026b34aaca00_0 .net *"_ivl_174", 31 0, L_0000026b34b5cf90;  1 drivers
L_0000026b34b144a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34aacb40_0 .net *"_ivl_177", 25 0, L_0000026b34b144a0;  1 drivers
L_0000026b34b144e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f190_0 .net/2u *"_ivl_178", 31 0, L_0000026b34b144e8;  1 drivers
v0000026b34b0faf0_0 .net *"_ivl_180", 0 0, L_0000026b34b5d530;  1 drivers
L_0000026b34b14530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f690_0 .net/2u *"_ivl_182", 5 0, L_0000026b34b14530;  1 drivers
v0000026b34b0edd0_0 .net *"_ivl_184", 0 0, L_0000026b34b5d5d0;  1 drivers
L_0000026b34b14578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026b34b0ef10_0 .net/2u *"_ivl_186", 5 0, L_0000026b34b14578;  1 drivers
v0000026b34b10130_0 .net *"_ivl_188", 0 0, L_0000026b34b6f230;  1 drivers
v0000026b34b10b30_0 .net *"_ivl_19", 4 0, L_0000026b34b11a60;  1 drivers
v0000026b34b103b0_0 .net *"_ivl_191", 0 0, L_0000026b34b12d20;  1 drivers
v0000026b34b0fb90_0 .net *"_ivl_193", 0 0, L_0000026b34b13030;  1 drivers
L_0000026b34b145c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026b34b106d0_0 .net/2u *"_ivl_194", 5 0, L_0000026b34b145c0;  1 drivers
v0000026b34b0fc30_0 .net *"_ivl_196", 0 0, L_0000026b34b6f690;  1 drivers
L_0000026b34b14608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f230_0 .net/2u *"_ivl_198", 31 0, L_0000026b34b14608;  1 drivers
L_0000026b34b13c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0ec90_0 .net/2u *"_ivl_2", 5 0, L_0000026b34b13c78;  1 drivers
v0000026b34b0ee70_0 .net *"_ivl_20", 4 0, L_0000026b34b12780;  1 drivers
v0000026b34b101d0_0 .net *"_ivl_200", 31 0, L_0000026b34b6ea10;  1 drivers
v0000026b34b10270_0 .net *"_ivl_204", 31 0, L_0000026b34b6de30;  1 drivers
L_0000026b34b14650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f2d0_0 .net *"_ivl_207", 25 0, L_0000026b34b14650;  1 drivers
L_0000026b34b14698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b10810_0 .net/2u *"_ivl_208", 31 0, L_0000026b34b14698;  1 drivers
v0000026b34b108b0_0 .net *"_ivl_210", 0 0, L_0000026b34b6edd0;  1 drivers
L_0000026b34b146e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f050_0 .net/2u *"_ivl_212", 5 0, L_0000026b34b146e0;  1 drivers
v0000026b34b0f4b0_0 .net *"_ivl_214", 0 0, L_0000026b34b6f2d0;  1 drivers
L_0000026b34b14728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026b34b0fcd0_0 .net/2u *"_ivl_216", 5 0, L_0000026b34b14728;  1 drivers
v0000026b34b10950_0 .net *"_ivl_218", 0 0, L_0000026b34b6f870;  1 drivers
v0000026b34b10310_0 .net *"_ivl_221", 0 0, L_0000026b34b13570;  1 drivers
v0000026b34b0f370_0 .net *"_ivl_223", 0 0, L_0000026b34b12e00;  1 drivers
L_0000026b34b14770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026b34b109f0_0 .net/2u *"_ivl_224", 5 0, L_0000026b34b14770;  1 drivers
v0000026b34b0ff50_0 .net *"_ivl_226", 0 0, L_0000026b34b6eb50;  1 drivers
v0000026b34b0f7d0_0 .net *"_ivl_228", 31 0, L_0000026b34b6ebf0;  1 drivers
v0000026b34b0fd70_0 .net *"_ivl_24", 0 0, L_0000026b34b13420;  1 drivers
L_0000026b34b13d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0fe10_0 .net/2u *"_ivl_26", 4 0, L_0000026b34b13d98;  1 drivers
v0000026b34b0ed30_0 .net *"_ivl_29", 4 0, L_0000026b34b10de0;  1 drivers
v0000026b34b0feb0_0 .net *"_ivl_32", 0 0, L_0000026b34b12d90;  1 drivers
L_0000026b34b13de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026b34b10450_0 .net/2u *"_ivl_34", 4 0, L_0000026b34b13de0;  1 drivers
v0000026b34b0f870_0 .net *"_ivl_37", 4 0, L_0000026b34b12b40;  1 drivers
v0000026b34b0f730_0 .net *"_ivl_40", 0 0, L_0000026b34b12e70;  1 drivers
L_0000026b34b13e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0efb0_0 .net/2u *"_ivl_42", 15 0, L_0000026b34b13e28;  1 drivers
v0000026b34b10590_0 .net *"_ivl_45", 15 0, L_0000026b34b5d170;  1 drivers
v0000026b34b0f0f0_0 .net *"_ivl_48", 0 0, L_0000026b34b12ee0;  1 drivers
v0000026b34b0fff0_0 .net *"_ivl_5", 5 0, L_0000026b34b12500;  1 drivers
L_0000026b34b13e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f410_0 .net/2u *"_ivl_50", 36 0, L_0000026b34b13e70;  1 drivers
L_0000026b34b13eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b104f0_0 .net/2u *"_ivl_52", 31 0, L_0000026b34b13eb8;  1 drivers
v0000026b34b10630_0 .net *"_ivl_55", 4 0, L_0000026b34b5cb30;  1 drivers
v0000026b34b10090_0 .net *"_ivl_56", 36 0, L_0000026b34b5c3b0;  1 drivers
v0000026b34b10770_0 .net *"_ivl_58", 36 0, L_0000026b34b5d850;  1 drivers
v0000026b34b0f5f0_0 .net *"_ivl_62", 0 0, L_0000026b34b139d0;  1 drivers
L_0000026b34b13f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b10a90_0 .net/2u *"_ivl_64", 5 0, L_0000026b34b13f00;  1 drivers
v0000026b34b0f550_0 .net *"_ivl_67", 5 0, L_0000026b34b5bff0;  1 drivers
v0000026b34b0f910_0 .net *"_ivl_70", 0 0, L_0000026b34b13a40;  1 drivers
L_0000026b34b13f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0f9b0_0 .net/2u *"_ivl_72", 57 0, L_0000026b34b13f48;  1 drivers
L_0000026b34b13f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b0fa50_0 .net/2u *"_ivl_74", 31 0, L_0000026b34b13f90;  1 drivers
v0000026b34b123c0_0 .net *"_ivl_77", 25 0, L_0000026b34b5c4f0;  1 drivers
v0000026b34b12140_0 .net *"_ivl_78", 57 0, L_0000026b34b5cdb0;  1 drivers
v0000026b34b112e0_0 .net *"_ivl_8", 0 0, L_0000026b34b13110;  1 drivers
v0000026b34b11e20_0 .net *"_ivl_80", 57 0, L_0000026b34b5c9f0;  1 drivers
L_0000026b34b13fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026b34b11ba0_0 .net/2u *"_ivl_84", 31 0, L_0000026b34b13fd8;  1 drivers
L_0000026b34b14020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026b34b10fc0_0 .net/2u *"_ivl_88", 5 0, L_0000026b34b14020;  1 drivers
v0000026b34b12640_0 .net *"_ivl_90", 0 0, L_0000026b34b5d8f0;  1 drivers
L_0000026b34b14068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026b34b11240_0 .net/2u *"_ivl_92", 5 0, L_0000026b34b14068;  1 drivers
v0000026b34b12000_0 .net *"_ivl_94", 0 0, L_0000026b34b5c090;  1 drivers
v0000026b34b11ec0_0 .net *"_ivl_97", 0 0, L_0000026b34b12f50;  1 drivers
v0000026b34b11380_0 .net *"_ivl_98", 47 0, L_0000026b34b5cef0;  1 drivers
v0000026b34b11100_0 .net "adderResult", 31 0, L_0000026b34b5c810;  1 drivers
v0000026b34b111a0_0 .net "address", 31 0, L_0000026b34b5ce50;  1 drivers
v0000026b34b11420_0 .net "clk", 0 0, L_0000026b34b13490;  alias, 1 drivers
v0000026b34b11b00_0 .var "cycles_consumed", 31 0;
v0000026b34b12820_0 .net "extImm", 31 0, L_0000026b34b5d7b0;  1 drivers
v0000026b34b11060_0 .net "funct", 5 0, L_0000026b34b5c450;  1 drivers
v0000026b34b10f20_0 .net "hlt", 0 0, v0000026b34a7a8d0_0;  1 drivers
v0000026b34b11ce0_0 .net "imm", 15 0, L_0000026b34b5bf50;  1 drivers
v0000026b34b114c0_0 .net "immediate", 31 0, L_0000026b34b6ed30;  1 drivers
v0000026b34b11f60_0 .net "input_clk", 0 0, v0000026b34b10e80_0;  1 drivers
v0000026b34b12960_0 .net "instruction", 31 0, L_0000026b34b5cbd0;  1 drivers
v0000026b34b11560_0 .net "memoryReadData", 31 0, v0000026b34b09330_0;  1 drivers
v0000026b34b11600_0 .net "nextPC", 31 0, L_0000026b34b5dad0;  1 drivers
v0000026b34b128c0_0 .net "opcode", 5 0, L_0000026b34b119c0;  1 drivers
v0000026b34b120a0_0 .net "rd", 4 0, L_0000026b34b12a00;  1 drivers
v0000026b34b10ca0_0 .net "readData1", 31 0, L_0000026b34b136c0;  1 drivers
v0000026b34b125a0_0 .net "readData1_w", 31 0, L_0000026b34b6e010;  1 drivers
v0000026b34b116a0_0 .net "readData2", 31 0, L_0000026b34b13650;  1 drivers
v0000026b34b12280_0 .net "rs", 4 0, L_0000026b34b12aa0;  1 drivers
v0000026b34b11740_0 .net "rst", 0 0, v0000026b34b11920_0;  1 drivers
v0000026b34b11d80_0 .net "rt", 4 0, L_0000026b34b5d030;  1 drivers
v0000026b34b117e0_0 .net "shamt", 31 0, L_0000026b34b5d2b0;  1 drivers
v0000026b34b121e0_0 .net "wire_instruction", 31 0, L_0000026b34b13340;  1 drivers
v0000026b34b11c40_0 .net "writeData", 31 0, L_0000026b34b6f0f0;  1 drivers
v0000026b34b11880_0 .net "zero", 0 0, L_0000026b34b6f410;  1 drivers
L_0000026b34b12500 .part L_0000026b34b5cbd0, 26, 6;
L_0000026b34b119c0 .functor MUXZ 6, L_0000026b34b12500, L_0000026b34b13c78, L_0000026b34b137a0, C4<>;
L_0000026b34b126e0 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b13d08;
L_0000026b34b11a60 .part L_0000026b34b5cbd0, 11, 5;
L_0000026b34b12780 .functor MUXZ 5, L_0000026b34b11a60, L_0000026b34b13d50, L_0000026b34b126e0, C4<>;
L_0000026b34b12a00 .functor MUXZ 5, L_0000026b34b12780, L_0000026b34b13cc0, L_0000026b34b13110, C4<>;
L_0000026b34b10de0 .part L_0000026b34b5cbd0, 21, 5;
L_0000026b34b12aa0 .functor MUXZ 5, L_0000026b34b10de0, L_0000026b34b13d98, L_0000026b34b13420, C4<>;
L_0000026b34b12b40 .part L_0000026b34b5cbd0, 16, 5;
L_0000026b34b5d030 .functor MUXZ 5, L_0000026b34b12b40, L_0000026b34b13de0, L_0000026b34b12d90, C4<>;
L_0000026b34b5d170 .part L_0000026b34b5cbd0, 0, 16;
L_0000026b34b5bf50 .functor MUXZ 16, L_0000026b34b5d170, L_0000026b34b13e28, L_0000026b34b12e70, C4<>;
L_0000026b34b5cb30 .part L_0000026b34b5cbd0, 6, 5;
L_0000026b34b5c3b0 .concat [ 5 32 0 0], L_0000026b34b5cb30, L_0000026b34b13eb8;
L_0000026b34b5d850 .functor MUXZ 37, L_0000026b34b5c3b0, L_0000026b34b13e70, L_0000026b34b12ee0, C4<>;
L_0000026b34b5d2b0 .part L_0000026b34b5d850, 0, 32;
L_0000026b34b5bff0 .part L_0000026b34b5cbd0, 0, 6;
L_0000026b34b5c450 .functor MUXZ 6, L_0000026b34b5bff0, L_0000026b34b13f00, L_0000026b34b139d0, C4<>;
L_0000026b34b5c4f0 .part L_0000026b34b5cbd0, 0, 26;
L_0000026b34b5cdb0 .concat [ 26 32 0 0], L_0000026b34b5c4f0, L_0000026b34b13f90;
L_0000026b34b5c9f0 .functor MUXZ 58, L_0000026b34b5cdb0, L_0000026b34b13f48, L_0000026b34b13a40, C4<>;
L_0000026b34b5ce50 .part L_0000026b34b5c9f0, 0, 32;
L_0000026b34b5da30 .arith/sum 32, v0000026b34b0a410_0, L_0000026b34b13fd8;
L_0000026b34b5d8f0 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b14020;
L_0000026b34b5c090 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b14068;
L_0000026b34b5cef0 .concat [ 32 16 0 0], L_0000026b34b5ce50, L_0000026b34b140b0;
L_0000026b34b5c590 .concat [ 6 26 0 0], L_0000026b34b119c0, L_0000026b34b140f8;
L_0000026b34b5bd70 .cmp/eq 32, L_0000026b34b5c590, L_0000026b34b14140;
L_0000026b34b5c130 .cmp/eq 6, L_0000026b34b5c450, L_0000026b34b14188;
L_0000026b34b5d670 .concat [ 32 16 0 0], L_0000026b34b136c0, L_0000026b34b141d0;
L_0000026b34b5c630 .concat [ 32 16 0 0], v0000026b34b0a410_0, L_0000026b34b14218;
L_0000026b34b5d0d0 .part L_0000026b34b5bf50, 15, 1;
LS_0000026b34b5d990_0_0 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_4 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_8 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_12 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_16 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_20 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_24 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_0_28 .concat [ 1 1 1 1], L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0, L_0000026b34b5d0d0;
LS_0000026b34b5d990_1_0 .concat [ 4 4 4 4], LS_0000026b34b5d990_0_0, LS_0000026b34b5d990_0_4, LS_0000026b34b5d990_0_8, LS_0000026b34b5d990_0_12;
LS_0000026b34b5d990_1_4 .concat [ 4 4 4 4], LS_0000026b34b5d990_0_16, LS_0000026b34b5d990_0_20, LS_0000026b34b5d990_0_24, LS_0000026b34b5d990_0_28;
L_0000026b34b5d990 .concat [ 16 16 0 0], LS_0000026b34b5d990_1_0, LS_0000026b34b5d990_1_4;
L_0000026b34b5c6d0 .concat [ 16 32 0 0], L_0000026b34b5bf50, L_0000026b34b5d990;
L_0000026b34b5c310 .arith/sum 48, L_0000026b34b5c630, L_0000026b34b5c6d0;
L_0000026b34b5db70 .functor MUXZ 48, L_0000026b34b5c310, L_0000026b34b5d670, L_0000026b34b130a0, C4<>;
L_0000026b34b5c770 .functor MUXZ 48, L_0000026b34b5db70, L_0000026b34b5cef0, L_0000026b34b12f50, C4<>;
L_0000026b34b5c810 .part L_0000026b34b5c770, 0, 32;
L_0000026b34b5dad0 .functor MUXZ 32, L_0000026b34b5da30, L_0000026b34b5c810, v0000026b34b08c50_0, C4<>;
L_0000026b34b5cbd0 .functor MUXZ 32, L_0000026b34b13340, L_0000026b34b142a8, L_0000026b34b13180, C4<>;
L_0000026b34b5c270 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b14380;
L_0000026b34b5d350 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b143c8;
L_0000026b34b5c950 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b14410;
L_0000026b34b5cc70 .concat [ 16 16 0 0], L_0000026b34b5bf50, L_0000026b34b14458;
L_0000026b34b5d3f0 .part L_0000026b34b5bf50, 15, 1;
LS_0000026b34b5cd10_0_0 .concat [ 1 1 1 1], L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0;
LS_0000026b34b5cd10_0_4 .concat [ 1 1 1 1], L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0;
LS_0000026b34b5cd10_0_8 .concat [ 1 1 1 1], L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0;
LS_0000026b34b5cd10_0_12 .concat [ 1 1 1 1], L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0, L_0000026b34b5d3f0;
L_0000026b34b5cd10 .concat [ 4 4 4 4], LS_0000026b34b5cd10_0_0, LS_0000026b34b5cd10_0_4, LS_0000026b34b5cd10_0_8, LS_0000026b34b5cd10_0_12;
L_0000026b34b5d490 .concat [ 16 16 0 0], L_0000026b34b5bf50, L_0000026b34b5cd10;
L_0000026b34b5d7b0 .functor MUXZ 32, L_0000026b34b5d490, L_0000026b34b5cc70, L_0000026b34b12cb0, C4<>;
L_0000026b34b5cf90 .concat [ 6 26 0 0], L_0000026b34b119c0, L_0000026b34b144a0;
L_0000026b34b5d530 .cmp/eq 32, L_0000026b34b5cf90, L_0000026b34b144e8;
L_0000026b34b5d5d0 .cmp/eq 6, L_0000026b34b5c450, L_0000026b34b14530;
L_0000026b34b6f230 .cmp/eq 6, L_0000026b34b5c450, L_0000026b34b14578;
L_0000026b34b6f690 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b145c0;
L_0000026b34b6ea10 .functor MUXZ 32, L_0000026b34b5d7b0, L_0000026b34b14608, L_0000026b34b6f690, C4<>;
L_0000026b34b6ed30 .functor MUXZ 32, L_0000026b34b6ea10, L_0000026b34b5d2b0, L_0000026b34b13030, C4<>;
L_0000026b34b6de30 .concat [ 6 26 0 0], L_0000026b34b119c0, L_0000026b34b14650;
L_0000026b34b6edd0 .cmp/eq 32, L_0000026b34b6de30, L_0000026b34b14698;
L_0000026b34b6f2d0 .cmp/eq 6, L_0000026b34b5c450, L_0000026b34b146e0;
L_0000026b34b6f870 .cmp/eq 6, L_0000026b34b5c450, L_0000026b34b14728;
L_0000026b34b6eb50 .cmp/eq 6, L_0000026b34b119c0, L_0000026b34b14770;
L_0000026b34b6ebf0 .functor MUXZ 32, L_0000026b34b136c0, v0000026b34b0a410_0, L_0000026b34b6eb50, C4<>;
L_0000026b34b6e010 .functor MUXZ 32, L_0000026b34b6ebf0, L_0000026b34b13650, L_0000026b34b12e00, C4<>;
S_0000026b34a146b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026b34a82d90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026b34b13500 .functor NOT 1, v0000026b34a7a790_0, C4<0>, C4<0>, C4<0>;
v0000026b34a7a470_0 .net *"_ivl_0", 0 0, L_0000026b34b13500;  1 drivers
v0000026b34a7a5b0_0 .net "in1", 31 0, L_0000026b34b13650;  alias, 1 drivers
v0000026b34a7b4b0_0 .net "in2", 31 0, L_0000026b34b6ed30;  alias, 1 drivers
v0000026b34a7a6f0_0 .net "out", 31 0, L_0000026b34b6eab0;  alias, 1 drivers
v0000026b34a7b410_0 .net "s", 0 0, v0000026b34a7a790_0;  alias, 1 drivers
L_0000026b34b6eab0 .functor MUXZ 32, L_0000026b34b6ed30, L_0000026b34b13650, L_0000026b34b13500, C4<>;
S_0000026b34ac69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026b34b080a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026b34b080d8 .param/l "add" 0 4 5, C4<100000>;
P_0000026b34b08110 .param/l "addi" 0 4 8, C4<001000>;
P_0000026b34b08148 .param/l "addu" 0 4 5, C4<100001>;
P_0000026b34b08180 .param/l "and_" 0 4 5, C4<100100>;
P_0000026b34b081b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026b34b081f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026b34b08228 .param/l "bne" 0 4 10, C4<000101>;
P_0000026b34b08260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026b34b08298 .param/l "j" 0 4 12, C4<000010>;
P_0000026b34b082d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026b34b08308 .param/l "jr" 0 4 6, C4<001000>;
P_0000026b34b08340 .param/l "lw" 0 4 8, C4<100011>;
P_0000026b34b08378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026b34b083b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026b34b083e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026b34b08420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026b34b08458 .param/l "sll" 0 4 6, C4<000000>;
P_0000026b34b08490 .param/l "slt" 0 4 5, C4<101010>;
P_0000026b34b084c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026b34b08500 .param/l "srl" 0 4 6, C4<000010>;
P_0000026b34b08538 .param/l "sub" 0 4 5, C4<100010>;
P_0000026b34b08570 .param/l "subu" 0 4 5, C4<100011>;
P_0000026b34b085a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026b34b085e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026b34b08618 .param/l "xori" 0 4 8, C4<001110>;
v0000026b34a7ad30_0 .var "ALUOp", 3 0;
v0000026b34a7a790_0 .var "ALUSrc", 0 0;
v0000026b34a79c50_0 .var "MemReadEn", 0 0;
v0000026b34a7af10_0 .var "MemWriteEn", 0 0;
v0000026b34a7b0f0_0 .var "MemtoReg", 0 0;
v0000026b34a79f70_0 .var "RegDst", 0 0;
v0000026b34a7a830_0 .var "RegWriteEn", 0 0;
v0000026b34a7b2d0_0 .net "funct", 5 0, L_0000026b34b5c450;  alias, 1 drivers
v0000026b34a7a8d0_0 .var "hlt", 0 0;
v0000026b34a7b550_0 .net "opcode", 5 0, L_0000026b34b119c0;  alias, 1 drivers
v0000026b34a7aab0_0 .net "rst", 0 0, v0000026b34b11920_0;  alias, 1 drivers
E_0000026b34a83250 .event anyedge, v0000026b34a7aab0_0, v0000026b34a7b550_0, v0000026b34a7b2d0_0;
S_0000026b34ac6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026b34a831d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026b34b13340 .functor BUFZ 32, L_0000026b34b5ca90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026b34a7abf0_0 .net "Data_Out", 31 0, L_0000026b34b13340;  alias, 1 drivers
v0000026b34a7b5f0 .array "InstMem", 0 1023, 31 0;
v0000026b34a7add0_0 .net *"_ivl_0", 31 0, L_0000026b34b5ca90;  1 drivers
v0000026b34a79bb0_0 .net *"_ivl_3", 9 0, L_0000026b34b5d710;  1 drivers
v0000026b34a79cf0_0 .net *"_ivl_4", 11 0, L_0000026b34b5d210;  1 drivers
L_0000026b34b14260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026b34a79e30_0 .net *"_ivl_7", 1 0, L_0000026b34b14260;  1 drivers
v0000026b34a7b190_0 .net "addr", 31 0, v0000026b34b0a410_0;  alias, 1 drivers
v0000026b34a7b370_0 .var/i "i", 31 0;
L_0000026b34b5ca90 .array/port v0000026b34a7b5f0, L_0000026b34b5d210;
L_0000026b34b5d710 .part v0000026b34b0a410_0, 0, 10;
L_0000026b34b5d210 .concat [ 10 2 0 0], L_0000026b34b5d710, L_0000026b34b14260;
S_0000026b34a11bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026b34b136c0 .functor BUFZ 32, L_0000026b34b5beb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026b34b13650 .functor BUFZ 32, L_0000026b34b5bcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026b34a79ed0_0 .net *"_ivl_0", 31 0, L_0000026b34b5beb0;  1 drivers
v0000026b34a7a010_0 .net *"_ivl_10", 6 0, L_0000026b34b5c1d0;  1 drivers
L_0000026b34b14338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026b34a56d00_0 .net *"_ivl_13", 1 0, L_0000026b34b14338;  1 drivers
v0000026b34a56da0_0 .net *"_ivl_2", 6 0, L_0000026b34b5be10;  1 drivers
L_0000026b34b142f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026b34b08bb0_0 .net *"_ivl_5", 1 0, L_0000026b34b142f0;  1 drivers
v0000026b34b09510_0 .net *"_ivl_8", 31 0, L_0000026b34b5bcd0;  1 drivers
v0000026b34b0a230_0 .net "clk", 0 0, L_0000026b34b13490;  alias, 1 drivers
v0000026b34b095b0_0 .var/i "i", 31 0;
v0000026b34b09290_0 .net "readData1", 31 0, L_0000026b34b136c0;  alias, 1 drivers
v0000026b34b096f0_0 .net "readData2", 31 0, L_0000026b34b13650;  alias, 1 drivers
v0000026b34b09010_0 .net "readRegister1", 4 0, L_0000026b34b12aa0;  alias, 1 drivers
v0000026b34b0a190_0 .net "readRegister2", 4 0, L_0000026b34b5d030;  alias, 1 drivers
v0000026b34b09790 .array "registers", 31 0, 31 0;
v0000026b34b09650_0 .net "rst", 0 0, v0000026b34b11920_0;  alias, 1 drivers
v0000026b34b08d90_0 .net "we", 0 0, v0000026b34a7a830_0;  alias, 1 drivers
v0000026b34b08ed0_0 .net "writeData", 31 0, L_0000026b34b6f0f0;  alias, 1 drivers
v0000026b34b09830_0 .net "writeRegister", 4 0, L_0000026b34b5c8b0;  alias, 1 drivers
E_0000026b34a83290/0 .event negedge, v0000026b34a7aab0_0;
E_0000026b34a83290/1 .event posedge, v0000026b34b0a230_0;
E_0000026b34a83290 .event/or E_0000026b34a83290/0, E_0000026b34a83290/1;
L_0000026b34b5beb0 .array/port v0000026b34b09790, L_0000026b34b5be10;
L_0000026b34b5be10 .concat [ 5 2 0 0], L_0000026b34b12aa0, L_0000026b34b142f0;
L_0000026b34b5bcd0 .array/port v0000026b34b09790, L_0000026b34b5c1d0;
L_0000026b34b5c1d0 .concat [ 5 2 0 0], L_0000026b34b5d030, L_0000026b34b14338;
S_0000026b34a11d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026b34a11bc0;
 .timescale 0 0;
v0000026b34a79930_0 .var/i "i", 31 0;
S_0000026b349fdd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026b34a82b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026b34b133b0 .functor NOT 1, v0000026b34a79f70_0, C4<0>, C4<0>, C4<0>;
v0000026b34b098d0_0 .net *"_ivl_0", 0 0, L_0000026b34b133b0;  1 drivers
v0000026b34b08f70_0 .net "in1", 4 0, L_0000026b34b5d030;  alias, 1 drivers
v0000026b34b08b10_0 .net "in2", 4 0, L_0000026b34b12a00;  alias, 1 drivers
v0000026b34b08890_0 .net "out", 4 0, L_0000026b34b5c8b0;  alias, 1 drivers
v0000026b34b0a0f0_0 .net "s", 0 0, v0000026b34a79f70_0;  alias, 1 drivers
L_0000026b34b5c8b0 .functor MUXZ 5, L_0000026b34b12a00, L_0000026b34b5d030, L_0000026b34b133b0, C4<>;
S_0000026b349fdef0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026b34a82dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026b34b13810 .functor NOT 1, v0000026b34a7b0f0_0, C4<0>, C4<0>, C4<0>;
v0000026b34b09970_0 .net *"_ivl_0", 0 0, L_0000026b34b13810;  1 drivers
v0000026b34b09b50_0 .net "in1", 31 0, v0000026b34b09bf0_0;  alias, 1 drivers
v0000026b34b08e30_0 .net "in2", 31 0, v0000026b34b09330_0;  alias, 1 drivers
v0000026b34b0a550_0 .net "out", 31 0, L_0000026b34b6f0f0;  alias, 1 drivers
v0000026b34b09dd0_0 .net "s", 0 0, v0000026b34a7b0f0_0;  alias, 1 drivers
L_0000026b34b6f0f0 .functor MUXZ 32, v0000026b34b09330_0, v0000026b34b09bf0_0, L_0000026b34b13810, C4<>;
S_0000026b34a44a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026b34a44bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026b34a44bf8 .param/l "AND" 0 9 12, C4<0010>;
P_0000026b34a44c30 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026b34a44c68 .param/l "OR" 0 9 12, C4<0011>;
P_0000026b34a44ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026b34a44cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026b34a44d10 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026b34a44d48 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026b34a44d80 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026b34a44db8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026b34a44df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026b34a44e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026b34b147b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b34b09a10_0 .net/2u *"_ivl_0", 31 0, L_0000026b34b147b8;  1 drivers
v0000026b34b09ab0_0 .net "opSel", 3 0, v0000026b34a7ad30_0;  alias, 1 drivers
v0000026b34b093d0_0 .net "operand1", 31 0, L_0000026b34b6e010;  alias, 1 drivers
v0000026b34b0a050_0 .net "operand2", 31 0, L_0000026b34b6eab0;  alias, 1 drivers
v0000026b34b09bf0_0 .var "result", 31 0;
v0000026b34b090b0_0 .net "zero", 0 0, L_0000026b34b6f410;  alias, 1 drivers
E_0000026b34a82e50 .event anyedge, v0000026b34a7ad30_0, v0000026b34b093d0_0, v0000026b34a7a6f0_0;
L_0000026b34b6f410 .cmp/eq 32, v0000026b34b09bf0_0, L_0000026b34b147b8;
S_0000026b34a30210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000026b34b0a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000026b34b0a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000026b34b0a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026b34b0a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000026b34b0a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000026b34b0a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000026b34b0a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026b34b0a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026b34b0a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026b34b0a868 .param/l "j" 0 4 12, C4<000010>;
P_0000026b34b0a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026b34b0a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026b34b0a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000026b34b0a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026b34b0a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000026b34b0a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026b34b0a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026b34b0aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000026b34b0aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000026b34b0aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000026b34b0aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026b34b0ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000026b34b0ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000026b34b0ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000026b34b0abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026b34b0abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000026b34b08c50_0 .var "PCsrc", 0 0;
v0000026b34b086b0_0 .net "funct", 5 0, L_0000026b34b5c450;  alias, 1 drivers
v0000026b34b0a2d0_0 .net "opcode", 5 0, L_0000026b34b119c0;  alias, 1 drivers
v0000026b34b087f0_0 .net "operand1", 31 0, L_0000026b34b136c0;  alias, 1 drivers
v0000026b34b09d30_0 .net "operand2", 31 0, L_0000026b34b6eab0;  alias, 1 drivers
v0000026b34b0a370_0 .net "rst", 0 0, v0000026b34b11920_0;  alias, 1 drivers
E_0000026b34a82e90/0 .event anyedge, v0000026b34a7aab0_0, v0000026b34a7b550_0, v0000026b34b09290_0, v0000026b34a7a6f0_0;
E_0000026b34a82e90/1 .event anyedge, v0000026b34a7b2d0_0;
E_0000026b34a82e90 .event/or E_0000026b34a82e90/0, E_0000026b34a82e90/1;
S_0000026b34a303a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026b34b08cf0 .array "DataMem", 0 1023, 31 0;
v0000026b34b09150_0 .net "address", 31 0, v0000026b34b09bf0_0;  alias, 1 drivers
v0000026b34b091f0_0 .net "clock", 0 0, L_0000026b34b13730;  1 drivers
v0000026b34b09c90_0 .net "data", 31 0, L_0000026b34b13650;  alias, 1 drivers
v0000026b34b09e70_0 .var/i "i", 31 0;
v0000026b34b09330_0 .var "q", 31 0;
v0000026b34b09470_0 .net "rden", 0 0, v0000026b34a79c50_0;  alias, 1 drivers
v0000026b34b09f10_0 .net "wren", 0 0, v0000026b34a7af10_0;  alias, 1 drivers
E_0000026b34a83610 .event posedge, v0000026b34b091f0_0;
S_0000026b349f6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000026b34a14520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026b34a832d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026b34b08a70_0 .net "PCin", 31 0, L_0000026b34b5dad0;  alias, 1 drivers
v0000026b34b0a410_0 .var "PCout", 31 0;
v0000026b34b09fb0_0 .net "clk", 0 0, L_0000026b34b13490;  alias, 1 drivers
v0000026b34b0a4b0_0 .net "rst", 0 0, v0000026b34b11920_0;  alias, 1 drivers
    .scope S_0000026b34a30210;
T_0 ;
    %wait E_0000026b34a82e90;
    %load/vec4 v0000026b34b0a370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026b34b08c50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026b34b0a2d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000026b34b087f0_0;
    %load/vec4 v0000026b34b09d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000026b34b0a2d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000026b34b087f0_0;
    %load/vec4 v0000026b34b09d30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000026b34b0a2d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000026b34b0a2d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000026b34b0a2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000026b34b086b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000026b34b08c50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026b349f6a80;
T_1 ;
    %wait E_0000026b34a83290;
    %load/vec4 v0000026b34b0a4b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026b34b0a410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026b34b08a70_0;
    %assign/vec4 v0000026b34b0a410_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026b34ac6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026b34a7b370_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026b34a7b370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026b34a7b370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %load/vec4 v0000026b34a7b370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026b34a7b370_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34a7b5f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026b34ac69c0;
T_3 ;
    %wait E_0000026b34a83250;
    %load/vec4 v0000026b34a7aab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026b34a7a8d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026b34a7af10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026b34a7b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026b34a79c50_0, 0;
    %assign/vec4 v0000026b34a79f70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026b34a7a8d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026b34a7ad30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026b34a7a790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026b34a7a830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026b34a7af10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026b34a7b0f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026b34a79c50_0, 0, 1;
    %store/vec4 v0000026b34a79f70_0, 0, 1;
    %load/vec4 v0000026b34a7b550_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a8d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a79f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %load/vec4 v0000026b34a7b2d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a79f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026b34a79f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a79c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7b0f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7af10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026b34a7a790_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026b34a7ad30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026b34a11bc0;
T_4 ;
    %wait E_0000026b34a83290;
    %fork t_1, S_0000026b34a11d50;
    %jmp t_0;
    .scope S_0000026b34a11d50;
t_1 ;
    %load/vec4 v0000026b34b09650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026b34a79930_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026b34a79930_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026b34a79930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b09790, 0, 4;
    %load/vec4 v0000026b34a79930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026b34a79930_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026b34b08d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026b34b08ed0_0;
    %load/vec4 v0000026b34b09830_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b09790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b09790, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026b34a11bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026b34a11bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026b34b095b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026b34b095b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026b34b095b0_0;
    %ix/getv/s 4, v0000026b34b095b0_0;
    %load/vec4a v0000026b34b09790, 4;
    %ix/getv/s 4, v0000026b34b095b0_0;
    %load/vec4a v0000026b34b09790, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026b34b095b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026b34b095b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026b34a44a30;
T_6 ;
    %wait E_0000026b34a82e50;
    %load/vec4 v0000026b34b09ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %add;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %sub;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %and;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %or;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %xor;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %or;
    %inv;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026b34b093d0_0;
    %load/vec4 v0000026b34b0a050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026b34b0a050_0;
    %load/vec4 v0000026b34b093d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026b34b093d0_0;
    %ix/getv 4, v0000026b34b0a050_0;
    %shiftl 4;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026b34b093d0_0;
    %ix/getv 4, v0000026b34b0a050_0;
    %shiftr 4;
    %assign/vec4 v0000026b34b09bf0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026b34a303a0;
T_7 ;
    %wait E_0000026b34a83610;
    %load/vec4 v0000026b34b09470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026b34b09150_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026b34b08cf0, 4;
    %assign/vec4 v0000026b34b09330_0, 0;
T_7.0 ;
    %load/vec4 v0000026b34b09f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026b34b09c90_0;
    %ix/getv 3, v0000026b34b09150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026b34a303a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026b34b09e70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000026b34b09e70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026b34b09e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %load/vec4 v0000026b34b09e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026b34b09e70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026b34b08cf0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026b34a303a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026b34b09e70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026b34b09e70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026b34b09e70_0;
    %load/vec4a v0000026b34b08cf0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000026b34b09e70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026b34b09e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026b34b09e70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026b34a14520;
T_10 ;
    %wait E_0000026b34a83290;
    %load/vec4 v0000026b34b11740_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026b34b11b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026b34b11b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026b34b11b00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026b34a72620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b34b10e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b34b11920_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026b34a72620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026b34b10e80_0;
    %inv;
    %assign/vec4 v0000026b34b10e80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026b34a72620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b34b11920_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b34b11920_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026b34b12460_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
