--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock f1484
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
f4m         |    2.939(F)|   -0.881(F)|f148g1            |   0.000|
            |    1.762(F)|    0.436(F)|f148g2            |   0.000|
            |    1.874(F)|    0.346(F)|f148g3            |   0.000|
            |    2.362(F)|   -0.420(F)|f148g4            |   0.000|
mreset      |    3.356(R)|   -0.869(R)|f148g1            |   0.000|
            |    6.729(F)|   -0.869(F)|f148g1            |   0.000|
            |    3.568(F)|   -1.115(F)|f1484_IBUFG       |   0.000|
            |    2.572(R)|    0.135(R)|f148g2            |   0.000|
            |    5.410(F)|    0.117(F)|f148g2            |   0.000|
            |    2.499(R)|    0.192(R)|f148g3            |   0.000|
            |    3.997(F)|    0.086(F)|f148g3            |   0.000|
            |    3.342(R)|   -0.858(R)|f148g4            |   0.000|
            |    6.281(F)|   -0.968(F)|f148g4            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock f1485
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
f4m         |    2.939(F)|   -0.881(F)|f148g1            |   0.000|
            |    1.761(F)|    0.437(F)|f148g2            |   0.000|
            |    1.873(F)|    0.347(F)|f148g3            |   0.000|
            |    2.362(F)|   -0.420(F)|f148g4            |   0.000|
mreset      |    3.356(R)|   -0.869(R)|f148g1            |   0.000|
            |    6.729(F)|   -0.869(F)|f148g1            |   0.000|
            |    3.210(F)|   -0.706(F)|f1485_IBUFG       |   0.000|
            |    2.571(R)|    0.136(R)|f148g2            |   0.000|
            |    5.409(F)|    0.118(F)|f148g2            |   0.000|
            |    2.498(R)|    0.193(R)|f148g3            |   0.000|
            |    3.996(F)|    0.087(F)|f148g3            |   0.000|
            |    3.342(R)|   -0.858(R)|f148g4            |   0.000|
            |    6.281(F)|   -0.968(F)|f148g4            |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sck
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
cs1         |    3.785(F)|    2.909(F)|sck_BUFGP         |   0.000|
cs2         |    4.528(F)|    2.583(F)|sck_BUFGP         |   0.000|
cs3         |    3.157(F)|    3.014(F)|sck_BUFGP         |   0.000|
cs4         |    3.135(F)|    3.495(F)|sck_BUFGP         |   0.000|
mosi        |    3.323(F)|    5.072(F)|sck_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock f8g to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
led1        |   13.949(R)|f8g_BUFGP         |   0.000|
led2        |   14.503(R)|f8g_BUFGP         |   0.000|
led3        |   14.034(R)|f8g_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock sck to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
ext1_out<0> |   19.229(F)|sck_BUFGP         |   0.000|
ext1_out<1> |   17.320(F)|sck_BUFGP         |   0.000|
ext1_out<2> |   18.725(F)|sck_BUFGP         |   0.000|
ext1_out<3> |   19.793(F)|sck_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    8.890|    3.569|    4.888|    4.209|
f1485          |    8.890|    3.570|    4.888|    4.209|
f8g            |         |         |    6.126|    6.126|
sck            |         |   11.833|         |   12.326|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    8.890|    3.568|    4.888|    4.209|
f1485          |    8.890|    3.569|    4.888|    4.209|
f8g            |         |         |    6.126|    6.126|
sck            |         |   11.833|         |   12.326|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f8g
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f8g            |    4.544|    3.103|    3.059|    3.224|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sck            |    6.789|         |    8.510|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
f4m            |ext1_out<0>    |   11.579|
f4m            |ext1_out<1>    |   11.256|
f4m            |ext1_out<2>    |   11.724|
f4m            |ext1_out<3>    |   11.679|
f8g            |ext1_out<0>    |   15.343|
f8g            |ext1_out<1>    |   14.335|
f8g            |ext1_out<2>    |   14.086|
f8g            |ext1_out<3>    |   14.555|
---------------+---------------+---------+

Analysis completed Thu May 26 11:09:55 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 67 MB
