{"vcs1":{"timestamp_begin":1740660635.100680546, "rt":4.31, "ut":4.06, "st":0.18}}
{"vcselab":{"timestamp_begin":1740660639.478797561, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740660639.792540963, "rt":0.22, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740660634.828065713}
{"VCS_COMP_START_TIME": 1740660634.828065713}
{"VCS_COMP_END_TIME": 1740660640.077882763}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287168}}
{"vcselab": {"peak_mem": 133960}}
