###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:09 2022
#  Design:            Integrator
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.578
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.422
- Arrival Time                 20.483
= Slack Time                   27.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   27.939 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   27.941 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   28.624 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   28.624 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   29.386 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   29.387 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   30.284 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   30.285 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   31.297 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   31.298 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   32.190 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   32.190 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   33.078 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   33.078 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   33.983 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   33.983 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   34.862 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   34.863 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   35.736 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   35.736 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   36.674 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   36.675 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   37.592 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   37.592 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   38.632 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   38.634 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   39.514 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   39.514 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   40.345 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   40.345 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   41.180 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   41.180 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   42.020 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   42.020 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.840 |  14.921 |   42.861 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  14.922 |   42.861 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.796 |   43.736 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.797 |   43.736 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.857 |  16.654 |   44.594 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.655 |   44.594 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.840 |  17.495 |   45.435 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.495 |   45.435 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.842 |  18.338 |   46.277 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.338 |   46.277 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.171 |   47.110 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.171 |   47.111 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.740 |  19.911 |   47.851 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  19.911 |   47.851 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.571 |  20.483 |   48.422 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.483 |   48.422 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -27.939 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -27.939 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.573
- Arrival Time                 20.305
= Slack Time                   28.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   28.267 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   28.269 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   28.951 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   28.952 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   29.714 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   29.715 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   30.612 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   30.613 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   31.625 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   31.626 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   32.518 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   32.518 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   33.406 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   33.406 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   34.311 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   34.311 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   35.190 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   35.190 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   36.064 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   36.064 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   37.002 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   37.002 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   37.920 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   37.920 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   38.960 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   38.962 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   39.842 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   39.842 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   40.673 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   40.673 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   41.508 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   41.508 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   42.348 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   42.348 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.840 |  14.921 |   43.189 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  14.922 |   43.189 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.796 |   44.064 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.797 |   44.064 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.857 |  16.654 |   44.921 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.655 |   44.922 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.840 |  17.495 |   45.762 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.495 |   45.763 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.842 |  18.338 |   46.605 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.338 |   46.605 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.171 |   47.438 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.171 |   47.439 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.134 |  20.305 |   48.572 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.305 |   48.573 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -28.267 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -28.267 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.574
- Arrival Time                 19.527
= Slack Time                   29.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.047 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.049 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   29.731 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   29.732 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   30.494 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   30.494 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   31.391 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   31.392 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   32.284 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   32.284 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   33.125 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   33.125 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   33.971 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   33.971 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   34.802 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   34.803 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   35.625 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   35.626 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   36.510 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   36.510 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   37.384 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   37.384 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   38.323 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   38.324 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   39.190 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   39.190 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   40.012 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   40.012 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   40.867 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   40.868 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   41.702 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   41.702 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   42.671 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   42.672 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   43.591 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   43.592 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   44.444 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   44.444 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.825 |  16.222 |   45.269 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.222 |   45.269 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.834 |  17.056 |   46.103 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  17.056 |   46.104 | 
     | csa_tree_add_110_31_groupi/g487/S  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 1.304 |  18.360 |   47.407 | 
     | add_123_40/g518/A                  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 0.001 |  18.361 |   47.408 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.166 |  19.527 |   48.574 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.527 |   48.574 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.047 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.047 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.573
- Arrival Time                 18.681
= Slack Time                   29.892
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.892 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.894 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   30.576 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   30.577 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   31.339 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   31.339 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   32.236 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   32.237 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   33.129 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   33.129 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   33.970 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   33.970 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   34.815 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   34.816 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   35.647 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   35.648 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   36.470 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   36.471 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   37.355 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   37.355 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   38.229 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   38.229 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   39.168 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   39.169 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   40.034 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   40.035 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   40.857 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   40.857 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   41.712 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   41.713 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   42.547 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   42.547 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   43.516 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   43.517 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   44.436 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   44.437 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   45.289 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   45.289 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.825 |  16.222 |   46.114 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.222 |   46.114 | 
     | csa_tree_add_110_31_groupi/g488/S  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 1.289 |  17.511 |   47.403 | 
     | add_123_40/g519/A                  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 0.001 |  17.512 |   47.404 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.169 |  18.681 |   48.573 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  18.681 |   48.573 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.892 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.892 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 17.831
= Slack Time                   30.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.747 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.748 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   31.431 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   31.431 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   32.194 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   32.194 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   33.091 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   33.092 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   33.984 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   33.984 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   34.824 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   34.825 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   35.670 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   35.670 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   36.502 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   36.502 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   37.325 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   37.325 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   38.209 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   38.210 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   39.083 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   39.083 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   40.022 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   40.023 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   40.889 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   40.889 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   41.711 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   41.712 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   42.567 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   42.567 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   43.402 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   43.402 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   44.370 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   44.371 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   45.291 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   45.291 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.852 |  15.397 |   46.143 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.000 |  15.397 |   46.144 | 
     | csa_tree_add_110_31_groupi/g489/S  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 1.295 |  16.692 |   47.439 | 
     | add_123_40/g520/A                  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 0.001 |  16.693 |   47.439 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.138 |  17.831 |   48.577 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  17.831 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -30.747 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -30.747 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 16.976
= Slack Time                   31.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.601 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   31.603 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   32.285 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   32.286 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   33.048 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   33.048 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   33.945 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   33.946 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   34.838 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   34.838 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   35.679 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   35.679 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   36.524 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   36.525 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   37.356 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   37.357 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   38.179 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   38.180 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   39.063 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   39.064 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   39.937 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   39.938 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   40.877 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   40.878 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   41.743 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   41.744 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   42.566 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   42.566 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   43.421 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   43.422 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   44.256 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   44.256 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   45.225 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   45.226 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.919 |  14.544 |   46.145 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.545 |   46.146 | 
     | csa_tree_add_110_31_groupi/g490/S  |   ^   | Sum1_add_cast[16]                | FA_5VX1    | 1.294 |  15.839 |   47.440 | 
     | add_123_40/g521/A                  |   ^   | Sum1_add_cast[16]                | FA_5VX1    | 0.001 |  15.840 |   47.441 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.136 |  16.976 |   48.577 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  16.976 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.601 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.601 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 16.118
= Slack Time                   32.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.459 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   32.461 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   33.143 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   33.144 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   33.906 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   33.907 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   34.804 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   34.804 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   35.696 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   35.697 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   36.537 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   36.537 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   37.383 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   37.383 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   38.215 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   38.215 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.823 |   6.578 |   39.038 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.579 |   39.038 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.884 |   7.463 |   39.922 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.463 |   39.922 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.873 |   8.337 |   40.796 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.337 |   40.796 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.939 |   9.276 |   41.735 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.277 |   41.736 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.866 |  10.142 |   42.602 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.143 |   42.602 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.822 |  10.965 |   43.424 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.965 |   43.424 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.855 |  11.820 |   44.279 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.821 |   44.280 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.834 |  12.655 |   45.114 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.655 |   45.115 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.968 |  13.624 |   46.083 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.625 |   46.084 | 
     | csa_tree_add_110_31_groupi/g491/S  |   ^   | Sum1_add_cast[15]                | FA_5VX1    | 1.347 |  14.971 |   47.430 | 
     | add_123_40/g522/A                  |   ^   | Sum1_add_cast[15]                | FA_5VX1    | 0.001 |  14.972 |   47.432 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.145 |  16.117 |   48.577 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.118 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.459 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.459 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 15.191
= Slack Time                   33.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.386 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   33.387 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   34.070 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   34.070 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   34.833 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   34.833 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   35.730 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   35.731 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   36.744 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   36.744 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   37.636 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   37.637 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   38.524 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   38.524 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   39.429 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   39.430 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   40.308 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   40.309 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   41.182 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   41.182 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   42.120 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   42.121 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   43.038 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   43.038 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   44.079 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   44.080 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   44.960 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   44.960 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   45.791 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   45.791 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   46.626 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   46.626 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.840 |  14.081 |   47.466 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.081 |   47.467 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.110 |  15.191 |   48.577 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.191 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -33.386 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -33.386 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 14.350
= Slack Time                   34.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.227 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   34.228 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   34.911 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   34.911 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   35.674 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   35.674 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   36.571 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   36.572 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   37.584 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   37.585 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   38.477 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   38.478 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   39.365 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   39.365 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   40.270 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   40.271 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   41.149 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   41.150 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   42.023 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   42.023 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   42.961 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   42.962 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   43.879 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   43.879 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   44.920 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   44.921 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   45.801 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   45.801 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   46.632 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   46.632 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.835 |  13.240 |   47.467 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.241 |   47.467 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.109 |  14.350 |   48.577 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  14.350 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -34.227 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -34.227 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.576
- Arrival Time                 13.519
= Slack Time                   35.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.058 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.059 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   35.742 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   35.742 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   36.505 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   36.505 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   37.402 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   37.403 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   38.416 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   38.416 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   39.308 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   39.309 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   40.196 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   40.196 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   41.101 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   41.102 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   41.980 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   41.981 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   42.854 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   42.854 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   43.792 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   43.793 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   44.710 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   44.711 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   45.751 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   45.752 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   46.632 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   46.632 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.831 |  12.405 |   47.463 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.406 |   47.463 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.113 |  13.518 |   48.576 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  13.519 |   48.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.058 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.058 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                 12.678
= Slack Time                   35.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.899 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.901 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   36.583 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   36.584 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   37.346 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   37.347 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   38.244 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   38.245 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   39.257 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   39.258 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   40.150 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   40.150 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   41.038 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   41.038 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   41.943 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   41.943 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   42.822 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   42.822 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   43.696 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   43.696 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   44.634 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   44.634 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   45.552 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   45.552 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   46.592 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   46.594 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.880 |  11.575 |   47.474 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.575 |   47.474 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.103 |  12.678 |   48.577 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  12.678 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.899 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.899 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.571
- Arrival Time                 11.896
= Slack Time                   36.676
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.676 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   36.677 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   37.360 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   37.360 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   38.123 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   38.123 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   39.020 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   39.021 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   40.033 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   40.034 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   40.926 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   40.927 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   41.814 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   41.814 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   42.719 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   42.720 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   43.598 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   43.599 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   44.472 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   44.472 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   45.410 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   45.411 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   46.328 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   46.328 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.040 |  10.693 |   47.369 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.694 |   47.370 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.201 |  11.896 |   48.571 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  11.896 |   48.571 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -36.676 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.676 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.459
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.541
- Arrival Time                 11.066
= Slack Time                   37.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.475 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   37.477 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   38.159 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   38.160 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   38.922 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   38.923 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   39.820 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   39.820 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   40.833 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   40.833 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   41.726 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   41.726 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   42.613 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   42.614 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   43.519 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   43.519 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   44.398 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   44.398 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   45.271 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   45.272 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   46.210 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   46.210 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.917 |   9.652 |   47.127 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.653 |   47.128 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.412 |  11.065 |   48.540 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  11.066 |   48.541 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -37.475 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.475 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.555
- Arrival Time                 10.055
= Slack Time                   38.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.500 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   38.502 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   39.184 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   39.185 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   39.947 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   39.947 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   40.844 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   40.845 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   41.858 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   41.858 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   42.751 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   42.751 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   43.638 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   43.638 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.044 |   44.543 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   44.544 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   45.423 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   45.423 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   46.296 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   46.297 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.938 |   8.734 |   47.234 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.735 |   47.235 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.319 |  10.054 |   48.554 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  10.055 |   48.555 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -38.500 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -38.500 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.435
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.565
- Arrival Time                  9.026
= Slack Time                   39.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.539 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   39.541 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   40.223 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   40.224 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   40.986 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   40.987 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   41.884 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   41.885 | 
     | csa_tree_add_110_31_groupi/g504/S  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 1.013 |   3.358 |   42.897 | 
     | add_123_40/g535/B                  |   v   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.358 |   42.898 | 
     | add_123_40/g535/CO                 |   v   | add_123_40/n_4                   | FA_5VX1    | 0.892 |   4.251 |   43.790 | 
     | add_123_40/g534/A                  |   v   | add_123_40/n_4                   | FA_5VX1    | 0.000 |   4.251 |   43.790 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.887 |   5.138 |   44.678 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   5.139 |   44.678 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.905 |   6.043 |   45.583 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.044 |   45.583 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.879 |   6.923 |   46.462 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.923 |   46.462 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.873 |   7.796 |   47.336 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.797 |   47.336 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.229 |   9.026 |   48.565 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.000 |   9.026 |   48.565 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -39.539 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -39.539 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.570
- Arrival Time                  8.174
= Slack Time                   40.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.396 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   40.397 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   41.080 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   41.080 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   41.843 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   41.843 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   42.740 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   42.741 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   43.633 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   43.633 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   44.474 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   44.474 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.923 |   45.319 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   45.320 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.831 |   5.755 |   46.151 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.756 |   46.152 | 
     | csa_tree_add_110_31_groupi/g500/S  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 1.205 |   6.961 |   47.357 | 
     | add_123_40/g531/B                  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 0.000 |   6.961 |   47.357 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.212 |   8.174 |   48.569 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   8.174 |   48.570 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -40.396 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -40.396 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.575
- Arrival Time                  7.254
= Slack Time                   41.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.321 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   41.323 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   42.005 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   42.006 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   42.768 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   42.768 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   43.665 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   43.666 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   44.558 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   44.558 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   45.399 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   45.399 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.845 |   4.924 |   46.244 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.000 |   4.924 |   46.245 | 
     | csa_tree_add_110_31_groupi/g501/S  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 1.199 |   6.123 |   47.444 | 
     | add_123_40/g532/A                  |   ^   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   6.123 |   47.444 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.130 |   7.254 |   48.575 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   7.254 |   48.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -41.321 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -41.321 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.576
- Arrival Time                  6.463
= Slack Time                   42.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.112 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.114 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   42.796 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   42.797 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   43.559 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   43.560 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   44.457 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   44.458 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   45.349 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   45.350 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.840 |   4.078 |   46.190 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.000 |   4.078 |   46.190 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.215 |   5.294 |   47.406 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   5.294 |   47.406 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.169 |   6.463 |   48.576 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   6.463 |   48.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.112 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.112 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.577
- Arrival Time                  5.614
= Slack Time                   42.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.963 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.965 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   43.647 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   43.648 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   44.410 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   44.411 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   45.308 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   45.308 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.892 |   3.237 |   46.200 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.237 |   46.201 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.219 |   4.456 |   47.419 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.457 |   47.420 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.157 |   5.614 |   48.577 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   5.614 |   48.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -42.963 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -42.963 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.576
- Arrival Time                  4.777
= Slack Time                   43.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.800 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.801 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   44.484 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   44.484 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   45.247 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   45.247 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.897 |   2.344 |   46.144 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.001 |   2.345 |   46.145 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.264 |   3.610 |   47.409 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.000 |   3.610 |   47.410 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.167 |   4.777 |   48.576 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   4.777 |   48.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -43.799 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -43.799 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.575
- Arrival Time                  3.801
= Slack Time                   44.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   44.774 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   44.775 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.682 |   0.684 |   45.458 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.685 |   45.458 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.762 |   1.447 |   46.221 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.447 |   46.221 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.222 |   2.670 |   47.444 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.000 |   2.670 |   47.444 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.131 |   3.801 |   48.575 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   3.801 |   48.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -44.774 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.774 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.633
= Slack Time                   44.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.839 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.374 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.388 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.445 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.633 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.839 | 
     | Delay_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.839 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.633
= Slack Time                   44.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   44.839 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.374 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.388 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.445 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.633 |   48.472 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -44.839 | 
     | Delay1_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.839 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.374 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.388 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.374 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay1_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.374 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay1_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.840 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.375 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.841 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.375 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.841 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.375 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.632
= Slack Time                   44.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   44.840 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.841 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.375 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.389 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.446 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.632 |   48.472 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -44.840 | 
     | Delay1_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.840 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.631
= Slack Time                   44.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.841 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.841 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.376 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.390 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.447 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.631 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.841 | 
     | Delay_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.841 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.630
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.842 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.842 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.376 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.391 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.448 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.842 | 
     | Delay_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.842 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.630
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   44.842 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.842 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.376 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.391 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.448 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   48.472 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -44.842 | 
     | Delay1_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.842 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.630
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.842 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.842 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.377 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.391 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.448 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.842 | 
     | Delay_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.842 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.630
= Slack Time                   44.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.842 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.843 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.377 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.391 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.448 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.630 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.842 | 
     | Delay_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.842 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.628
= Slack Time                   44.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.844 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.845 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.379 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.393 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.450 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.628 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.844 | 
     | Delay_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.844 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.628
= Slack Time                   44.844
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.844 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.845 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.379 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.393 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.451 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.628 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.844 | 
     | Delay1_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.844 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.627
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.845 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.845 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.379 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.393 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.451 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.845 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.845 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.627
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.845 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.845 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.379 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.394 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.451 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.845 | 
     | Delay_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.845 | 
     +-------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.627
= Slack Time                   44.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.845 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.846 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.380 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.394 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.451 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.627 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.845 | 
     | Delay_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.845 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.626
= Slack Time                   44.846
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.846 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.846 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.380 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.395 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.452 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.020 |   3.626 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.846 | 
     | Delay1_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.846 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.625
= Slack Time                   44.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.847 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.847 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.382 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.396 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.453 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.625 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.847 | 
     | Delay_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.847 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.624
= Slack Time                   44.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.848 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.382 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.397 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.454 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.624 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.848 | 
     | Delay1_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.848 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.624
= Slack Time                   44.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.848 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.849 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.383 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.397 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.454 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.624 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.848 | 
     | Delay_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.848 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.623
= Slack Time                   44.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   44.849 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.849 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.383 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.398 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.455 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.623 |   48.472 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -44.849 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.849 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.623
= Slack Time                   44.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   44.849 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.849 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.383 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.398 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.455 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.623 |   48.472 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -44.849 | 
     | Delay_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.849 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.620
= Slack Time                   44.852
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.852 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.852 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.386 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.401 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.458 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.620 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.852 | 
     | Delay1_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.852 | 
     +--------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.618
= Slack Time                   44.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.854 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.855 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.460 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.618 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.854 | 
     | Delay1_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.854 | 
     +--------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      0.528
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.472
- Arrival Time                  3.618
= Slack Time                   44.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   44.855 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   44.855 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.534 |   1.535 |   46.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.549 |   46.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.057 |   3.606 |   48.461 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.011 |   3.618 |   48.472 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -44.855 | 
     | Delay1_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -44.855 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.517
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.483
- Arrival Time                  2.397
= Slack Time                   46.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                          |            |       |   0.000 |   46.086 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                          | IN_5VX1    | 0.002 |   0.002 |   46.088 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.682 |   0.684 |   46.770 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.001 |   0.685 |   46.771 | 
     | csa_tree_add_110_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.973 |   1.658 |   47.744 | 
     | add_123_40/g537/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   1.658 |   47.744 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    | 0.739 |   2.397 |   48.483 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   2.397 |   48.483 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -46.086 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -46.086 | 
     +----------------------------------------------------------------------------------+ 

