{
    "wires": [
        "SE6B1",
        "IMUX_L10",
        "SS2END1",
        "ER1END1",
        "IMUX_L29",
        "LH7",
        "LOGIC_OUTS_L12",
        "WL1BEG_N3",
        "NW6B1",
        "GCLK_L_B6_EAST",
        "LOGIC_OUTS_L23",
        "IMUX_L22",
        "EL1END0",
        "WR1BEG2",
        "EL1END2",
        "GCLK_L_B11_EAST",
        "WR1BEG_S0",
        "NE2BEG3",
        "LVB_L7",
        "WW4B2",
        "IMUX_L26",
        "EE2BEG1",
        "WW4END2",
        "LVB_L2",
        "NN2BEG1",
        "NN2END2",
        "WL1BEG1",
        "NR1BEG1",
        "NW6E3",
        "WR1BEG3",
        "SE6D1",
        "LOGIC_OUTS_L4",
        "INT_DQS_IOTOPHASER",
        "LV_L3",
        "ER1BEG3",
        "CTRL_L0",
        "SS6B2",
        "NW6E2",
        "WW4BEG3",
        "SR1END3",
        "NN2BEG2",
        "BYP_BOUNCE7",
        "SE2BEG1",
        "LVB_L8",
        "SE6E3",
        "IMUX_L24",
        "SS6END0",
        "SE2BEG3",
        "WL1END_N1_3",
        "FAN_BOUNCE5",
        "SS6B3",
        "SE6C1",
        "GCLK_L_B9_WEST",
        "SE6A0",
        "SL1BEG1",
        "EE4END2",
        "WL1BEG0",
        "ER1END3",
        "SE2A2",
        "LV_L16",
        "LOGIC_OUTS_L17",
        "IMUX_L7",
        "SS6E3",
        "IMUX_L28",
        "LOGIC_OUTS_L14",
        "SW6B3",
        "FAN_L0",
        "BYP_BOUNCE5",
        "WR1END3",
        "SS2A2",
        "IMUX_L5",
        "NW2BEG1",
        "BYP_BOUNCE1",
        "LOGIC_OUTS_L0",
        "NW6A1",
        "SW6B0",
        "EL1BEG0",
        "SW6D2",
        "NE6END0",
        "ER1BEG_S0",
        "WW2END_N0_3",
        "NW6B3",
        "SS6E1",
        "LV_L13",
        "BYP_L5",
        "NN2END1",
        "IMUX_L27",
        "SR1BEG1",
        "SS2BEG2",
        "SE2BEG2",
        "WW2END2",
        "NW6BEG3",
        "NW6END3",
        "SS6A0",
        "NW6C3",
        "LV_L5",
        "SW2END_N0_3",
        "BYP_L7",
        "EE4B0",
        "NE6D1",
        "SW6END1",
        "NN6B2",
        "SW6END3",
        "NN2A0",
        "INT_PHASER_TO_IO_OCLK1X_90",
        "NW6END0",
        "GCLK_L_B1",
        "BYP_BOUNCE2",
        "LVB_L1",
        "EL1BEG1",
        "SE6D3",
        "BYP_L4",
        "SS6D2",
        "SS6C1",
        "NE2BEG1",
        "BYP_BOUNCE_N3_2",
        "NR1BEG3",
        "EE4BEG3",
        "NN6E3",
        "GCLK_L_B7_EAST",
        "SS6D1",
        "NN6C1",
        "SW6END_N0_3",
        "GCLK_L_B7",
        "NN6B1",
        "NE6C2",
        "SS2BEG1",
        "SE6C3",
        "SE6E2",
        "LV_L7",
        "SW2BEG2",
        "BYP_L1",
        "WL1END3",
        "NN6A2",
        "NN2BEG3",
        "BYP_L6",
        "SE6B2",
        "IMUX_L23",
        "NW6B0",
        "LV_L15",
        "LOGIC_OUTS_L2",
        "SS6B0",
        "WW4BEG1",
        "EE4BEG0",
        "LV_L10",
        "SE6C2",
        "NE2BEG0",
        "NW6D1",
        "NN6C3",
        "MONITOR_P",
        "EE2END0",
        "SE6E1",
        "SE6E0",
        "SW6C0",
        "BYP_ALT3",
        "SE2END2",
        "ER1BEG1",
        "LVB_L3",
        "NN6C2",
        "SW6BEG1",
        "EE4C3",
        "NE6A3",
        "GCLK_L_B7_WEST",
        "NE6E1",
        "IMUX_L21",
        "NW6D2",
        "NN6END0",
        "NE6END2",
        "SS6BEG2",
        "IMUX_L4",
        "NE6E0",
        "INT_PHASER_TO_IO_OCLK",
        "FAN_L3",
        "LH1",
        "SW6BEG2",
        "NW6C2",
        "MONITOR_N",
        "LV_L18",
        "WW2BEG0",
        "NN6D1",
        "BYP_ALT4",
        "IMUX_L31",
        "LV_L9",
        "IMUX_L36",
        "LVB_L10",
        "LV_L0",
        "SE2END1",
        "SR1END_N3_3",
        "EE4C0",
        "FAN_ALT6",
        "NW6C1",
        "NW6A2",
        "EE2BEG2",
        "IMUX_L0",
        "NN6D3",
        "IMUX_L46",
        "IMUX_L47",
        "NW6A3",
        "NW6BEG2",
        "GCLK_L_B10_EAST",
        "SE6A2",
        "NE2END1",
        "NE6E3",
        "SS2A1",
        "NE6B3",
        "FAN_BOUNCE_S3_0",
        "WW4C0",
        "SW2END1",
        "SS6D0",
        "SE6B0",
        "NW6E1",
        "IMUX_L14",
        "WL1BEG2",
        "NE6A1",
        "NN6BEG1",
        "SR1BEG_S0",
        "ER1BEG0",
        "EE4END1",
        "GCLK_L_B10_WEST",
        "LH3",
        "NE6BEG3",
        "EE4A3",
        "IMUX_L15",
        "IMUX_L33",
        "FAN_ALT1",
        "FAN_L1",
        "FAN_BOUNCE0",
        "SS6D3",
        "SE2A1",
        "LOGIC_OUTS_L18",
        "SE2A0",
        "NW2BEG0",
        "SS6C2",
        "SW6D3",
        "GCLK_L_B6_WEST",
        "IMUX_L39",
        "LH0",
        "EL1BEG_N3",
        "WL1END1",
        "NW6END_S0_0",
        "SE6BEG1",
        "GCLK_L_B8_EAST",
        "NL1END0",
        "SW6A2",
        "WR1END2",
        "LOGIC_OUTS_L8",
        "NW2A3",
        "SL1BEG2",
        "NN6A1",
        "SR1END1",
        "LOGIC_OUTS_L11",
        "LH9",
        "LV_L8",
        "WL1BEG3",
        "FAN_L4",
        "NE6E2",
        "NW2BEG3",
        "SW6A0",
        "NN6A0",
        "NN2END0",
        "NL1BEG0",
        "SS6END2",
        "EE2A1",
        "WW4A0",
        "SW6E3",
        "GFAN1",
        "SS6END_N0_3",
        "LV_L6",
        "EE2BEG0",
        "NN6B0",
        "WW2A2",
        "IMUX_L32",
        "NE6B0",
        "NE6D3",
        "NL1BEG2",
        "SL1BEG0",
        "SS2BEG0",
        "ER1END0",
        "LV_L17",
        "LV_L12",
        "NE2A2",
        "WW4A2",
        "NN6A3",
        "EE2A3",
        "EL1BEG3",
        "NL1END_S3_0",
        "BYP_BOUNCE_N3_7",
        "WW4A3",
        "NE2BEG2",
        "NE6C3",
        "LH10",
        "EE4B3",
        "IMUX_L13",
        "SW2END2",
        "NR1END3",
        "NE2END2",
        "SW6END0",
        "IMUX_L42",
        "EE2BEG3",
        "SS6E2",
        "SS2A3",
        "EL1BEG2",
        "FAN_BOUNCE_S3_4",
        "SL1END2",
        "NN2A2",
        "LOGIC_OUTS_L22",
        "NN6C0",
        "LH2",
        "NN6B3",
        "SW6E1",
        "WW2A1",
        "FAN_BOUNCE4",
        "SW6BEG0",
        "NN2END3",
        "FAN_BOUNCE_S3_6",
        "SW6E0",
        "SW6END2",
        "EE4C2",
        "LOGIC_OUTS_L13",
        "GCLK_L_B9",
        "NL1BEG1",
        "LV_L4",
        "NN6E0",
        "NN2END_S2_0",
        "SS6A1",
        "NN6D0",
        "SS6END1",
        "LH5",
        "LOGIC_OUTS_L19",
        "LOGIC_OUTS_L3",
        "LOGIC_OUTS_L7",
        "EE4END3",
        "NW2END2",
        "NN6END_S1_0",
        "EE4END0",
        "NR1BEG0",
        "WR1END1",
        "SE6END1",
        "SL1END0",
        "SE6A3",
        "FAN_BOUNCE7",
        "NN2A1",
        "LH4",
        "NL1BEG_N3",
        "GND_WIRE",
        "NR1BEG2",
        "LVB_L9",
        "NN6D2",
        "NE6END3",
        "EE4B1",
        "IMUX_L45",
        "NE6D0",
        "NN6END1",
        "LV_L1",
        "GCLK_L_B4",
        "NW6BEG1",
        "SW6A3",
        "SE6BEG2",
        "SS6B1",
        "WW2A3",
        "NE6C0",
        "WR1END0",
        "FAN_L7",
        "SW6B2",
        "EE2END3",
        "INT_PHASER_TO_IO_ICLK",
        "LOGIC_OUTS_L20",
        "EE4BEG2",
        "NN6E2",
        "LH11",
        "FAN_ALT4",
        "SS6BEG1",
        "NW2BEG2",
        "SS6END3",
        "SE6END2",
        "SW6BEG3",
        "NW6BEG0",
        "SW2BEG0",
        "LOGIC_OUTS_L6",
        "BYP_BOUNCE_N3_3",
        "SS6A2",
        "IMUX_L3",
        "FAN_BOUNCE6",
        "FAN_ALT7",
        "GCLK_L_B11_WEST",
        "LVB_L11",
        "GFAN0",
        "VCC_WIRE",
        "LOGIC_OUTS_L1",
        "BYP_ALT0",
        "IMUX_L17",
        "LH12",
        "NW2A0",
        "EE2A2",
        "SS2END2",
        "EE4A2",
        "IMUX_L41",
        "GCLK_L_B3",
        "SW2END3",
        "GCLK_L_B5",
        "LVB_L6",
        "NE2A1",
        "BYP_L3",
        "EE4A0",
        "EE2END1",
        "IMUX_L2",
        "GCLK_L_B8",
        "NE6BEG2",
        "EE4B2",
        "FAN_L5",
        "ER1BEG2",
        "LOGIC_OUTS_L21",
        "IMUX_L6",
        "IMUX_L1",
        "SE6BEG0",
        "NW6C0",
        "NW2END3",
        "WW2BEG2",
        "NE6END1",
        "LV_L11",
        "EE2END2",
        "BYP_BOUNCE_N3_6",
        "CLK_L1",
        "IMUX_L11",
        "LV_L2",
        "NW6D0",
        "SS6BEG3",
        "LOGIC_OUTS_L15",
        "CTRL_L1",
        "IMUX_L25",
        "NE2A3",
        "NE2A0",
        "WW2END1",
        "EL1END1",
        "BYP_BOUNCE3",
        "NW2A2",
        "IMUX_L18",
        "IMUX_L40",
        "SR1BEG3",
        "GCLK_L_B6",
        "WR1BEG0",
        "SE6B3",
        "INT_PHASER_TO_IO_ICLKDIV",
        "SS2A0",
        "IMUX_L38",
        "NW6END1",
        "NE6B1",
        "IMUX_L20",
        "NE6BEG0",
        "NW2END1",
        "WW4END3",
        "NN6BEG2",
        "LV_L14",
        "SS6C0",
        "BYP_BOUNCE6",
        "SL1END1",
        "BYP_ALT1",
        "FAN_ALT0",
        "SW2A0",
        "WL1END2",
        "ER1END2",
        "GCLK_L_B2",
        "SW2BEG3",
        "WW4END0",
        "WW4C1",
        "SW2BEG1",
        "NE6A0",
        "SW6B1",
        "NW2END0",
        "IMUX_L12",
        "BYP_ALT2",
        "NE2END3",
        "WW4B3",
        "NR1END2",
        "SE6A1",
        "NL1END2",
        "NW6END2",
        "LVB_L5",
        "SE2END0",
        "SE2BEG0",
        "NR1END1",
        "FAN_ALT3",
        "SL1BEG3",
        "WW4C2",
        "SR1BEG2",
        "GCLK_L_B8_WEST",
        "EE4A1",
        "SW6C3",
        "IMUX_L30",
        "GCLK_L_B0",
        "SW2A2",
        "LOGIC_OUTS_L9",
        "SW6C2",
        "FAN_BOUNCE3",
        "SS6BEG0",
        "NW6D3",
        "WW2END0",
        "NW6E0",
        "NN6E1",
        "WW4A1",
        "WW4END_S0_0",
        "IMUX_L9",
        "WW2END3",
        "LVB_L0",
        "GCLK_L_B9_EAST",
        "BYP_ALT6",
        "IMUX_L8",
        "SL1END3",
        "SS6E0",
        "LH6",
        "LOGIC_OUTS_L5",
        "NE6C1",
        "SE6C0",
        "BYP_ALT5",
        "NN6BEG3",
        "BYP_L0",
        "EE2A0",
        "SE2END3",
        "WW4BEG0",
        "LOGIC_OUTS_L16",
        "FAN_L6",
        "FAN_ALT5",
        "BYP_BOUNCE4",
        "WW4END1",
        "SS2END0",
        "SS2END_N0_3",
        "SE6END0",
        "IMUX_L43",
        "EL1END3",
        "NE6A2",
        "EE4BEG1",
        "FAN_BOUNCE2",
        "SE6D0",
        "NW6B2",
        "IMUX_L44",
        "CLK_L0",
        "NN6END2",
        "EE4C1",
        "NR1END0",
        "NE2END0",
        "NW6A0",
        "SS2END3",
        "NN6END3",
        "LVB_L4",
        "BYP_ALT7",
        "SW6A1",
        "NL1END1",
        "NN2BEG0",
        "WW2BEG1",
        "SR1END2",
        "WL1END0",
        "IMUX_L19",
        "NE6BEG1",
        "SS6A3",
        "SS2BEG3",
        "EL1END_S3_0",
        "FAN_BOUNCE1",
        "NN2A3",
        "NW2END_S0_0",
        "IMUX_L16",
        "BYP_L2",
        "SW2A3",
        "SE6BEG3",
        "SW6E2",
        "SE6D2",
        "SW6D0",
        "SW2END0",
        "WW4BEG2",
        "FAN_ALT2",
        "FAN_L2",
        "SE6END3",
        "WR1END_S1_0",
        "WW4B1",
        "SW6C1",
        "NE6D2",
        "NW2A1",
        "NE2END_S3_0",
        "IMUX_L34",
        "IMUX_L37",
        "WW4B0",
        "SE2A3",
        "BYP_BOUNCE0",
        "FAN_BOUNCE_S3_2",
        "LVB_L12",
        "SW6D1",
        "WW2A0",
        "GCLK_L_B11",
        "NE6B2",
        "SS6C3",
        "INT_PHASER_TO_IO_OCLKDIV",
        "NN6BEG0",
        "WR1BEG1",
        "IMUX_L35",
        "SW2A1",
        "LOGIC_OUTS_L10",
        "WW2BEG3",
        "GCLK_L_B10",
        "WW4C3",
        "ER1END_N3_3",
        "LH8"
    ],
    "pips": {
        "INT_L.NN2END3->>IMUX_L30": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>WW4BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>EE4BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L11": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L29": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>SW2BEG0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L3": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>NW2BEG2": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>EE4BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>ER1BEG2": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L33": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>GFAN0": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>NW2BEG3": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>NR1BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>ER1BEG2": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>BYP_ALT7": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>EE4BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>EE2BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>NL1BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>ER1BEG1": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L9": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>ER1BEG_S0": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>NN2BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>BYP_ALT5": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>ER1BEG2": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L21": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B4->>CLK_L0": {
            "src_wire": "GCLK_L_B4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>LV_L18": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L44": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L18": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SL1BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>LV_L0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>FAN_ALT1": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L18": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>FAN_ALT7": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>NW6BEG1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>BYP_ALT1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NL1BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NN6BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>BYP_ALT2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SE2BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L5": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L5": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>NL1BEG1": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L6": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>ER1BEG_S0": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L36": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>FAN_ALT4": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>CTRL_L1": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NL1BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT4": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>BYP_ALT0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NN6BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>FAN_ALT4": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L43": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L39": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>FAN_ALT2": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L42": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L30": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SW2BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L0": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L23": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>NE2BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L14": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L19": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SS6BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L43": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>NE6BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L27": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L38": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L42": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L22": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>BYP_ALT4": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>FAN_ALT5": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>NR1BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L24": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>ER1BEG1": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L43": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L20": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SR1BEG2": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L9": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>FAN_ALT4": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L15": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>EL1BEG1": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>WW2BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>BYP_ALT0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>EE4BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L46": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NW6BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NL1BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L20": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>LH0": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>SL1BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L9": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>WW2BEG3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L32": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L32": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L5": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>WW2BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SE6BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B5->>CLK_L1": {
            "src_wire": "GCLK_L_B5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L21": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LH12->>WW4BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>EE4BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>WW2BEG3": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>EL1BEG_N3": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L21": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT6->>FAN_BOUNCE6": {
            "src_wire": "FAN_ALT6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>FAN_ALT2": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SL1BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>SR1BEG_S0": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L39": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L19": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>BYP_ALT5": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>EE2BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L12": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L33": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L37": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L33": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>LV_L0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B11_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>FAN_ALT4": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>IMUX_L31": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SL1BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SS6BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L3": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>FAN_ALT6": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L15": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>ER1BEG3": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>NE2BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L25": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>BYP_ALT2": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NW2BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L13": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SL1BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>ER1BEG2": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L8": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NN6BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L23": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L2": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L28": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L43": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NW6BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L42": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L21": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>FAN_ALT0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L38": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>WW4BEG3": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L23": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L2": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L21": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L44": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L2": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L47": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L5": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>EE4BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L10": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>WW2BEG0": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SS2BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L7": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L22": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>FAN_ALT3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L11": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SS6BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L39": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>WW4BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>NE2BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NN2BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L15": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>IMUX_L31": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>NN2BEG2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>WL1BEG1": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>SR1BEG1": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END_S3_0->>IMUX_L31": {
            "src_wire": "NE2END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>NE6BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NN2BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L19": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SS2BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>FAN_ALT7": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L38": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L23": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L47": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L33": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L13": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L24": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L29": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>SW6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SS2BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L38": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>FAN_ALT4": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>FAN_ALT4": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L47": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LH0->>NE6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>BYP_ALT5": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L1": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NN6BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L42": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>EE4BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>NE6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L8": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NW6BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L41": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>BYP_ALT2": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L3": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>NN2BEG0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NW2BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L13": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L4": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>WL1BEG2": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>WR1BEG_S0": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L29": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT7->>FAN_L7": {
            "src_wire": "FAN_ALT7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L7",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L35": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>NR1BEG0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L23": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L42": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L23": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L20": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L7": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>FAN_ALT2": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>LVB_L0": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L6": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L25": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SL1BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L21": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L47": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>EE2BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SL1BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.LH12->>SW6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L3": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SS2BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B1->>CLK_L0": {
            "src_wire": "GCLK_L_B1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>NW2BEG2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L40": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SW6BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SW2BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L8": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L45": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>NN6BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L43": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>NW2BEG0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L10": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>EE4BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>SR1BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NL1BEG1": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>FAN_ALT3": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L33": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>SW2BEG2": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L3": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>SW2BEG2": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>WW2BEG2": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L3": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L29": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>SL1BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>FAN_ALT7": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>WW4BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L6": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>FAN_ALT0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L5": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>EL1BEG_N3": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L1": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L33": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NL1BEG_N3": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SW6BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>BYP_ALT3": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L12": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>WL1BEG2": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L41": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>NN6BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B9_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>NE2BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT2": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>NW2BEG1": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>ER1BEG1": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L17": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L33": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>WL1BEG_N3": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>LVB_L12": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L8": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NW6BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L47": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L41": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT0->>BYP_BOUNCE0": {
            "src_wire": "BYP_ALT0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE0",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>SR1BEG_S0": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NW6BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L7": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L34": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>EL1BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B8_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>BYP_ALT0": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>NW6BEG1": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NR1BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L12": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L36": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L46": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>WW2BEG0": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L36": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L10": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>EE4BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L2": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L13": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>WW4BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SS2BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>SR1BEG_S0": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L21": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L21": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L15": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>NW6BEG1": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L40": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L8": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>FAN_ALT5": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NW6BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L46": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L9": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L23": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>FAN_ALT4": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L45": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>SW6BEG3": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L12": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>WR1BEG_S0": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT7->>FAN_BOUNCE7": {
            "src_wire": "FAN_ALT7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE7",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>NN6BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>WW2BEG1": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L45": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L1": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT7->>BYP_L7": {
            "src_wire": "BYP_ALT7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L7",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>FAN_ALT0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>EE4BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L18<<->>LH12": {
            "src_wire": "LV_L18",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>BYP_ALT6": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>EE4BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L46": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L16": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SS6BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L21": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L47": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>BYP_ALT3": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>SS6BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L26": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>NE6BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L16": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L11": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L34": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>EE2BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>CTRL_L0": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SL1BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>BYP_ALT0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L1": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>SW2BEG3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B0->>GFAN0": {
            "src_wire": "GCLK_L_B0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L27": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>SR1BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SR1BEG1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L33": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L6": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>BYP_ALT2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>FAN_ALT1": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L41": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L24": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SW2BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L23": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>BYP_ALT3": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L13": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>SW2BEG3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L45": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B11_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NE6BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>WL1BEG0": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NR1BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>SR1BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L9": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>WW2BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT5": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L37": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L4": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>FAN_ALT4": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6->>GCLK_L_B6_WEST": {
            "src_wire": "GCLK_L_B6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B6_WEST",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>LV_L18": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L4": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>WW2BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LH0->>EE4BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>FAN_ALT3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>BYP_ALT1": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT2->>FAN_L2": {
            "src_wire": "FAN_ALT2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L2",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>WW2BEG3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NW6BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>BYP_ALT0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>NR1BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>WW4BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>NR1BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NN6BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>EL1BEG1": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L37": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L12": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>SR1BEG1": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>FAN_ALT2": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L0": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>SS6BEG3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>SL1BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>SE2BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>BYP_ALT4": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LH0->>LVB_L12": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>FAN_ALT3": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L17": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L21": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L5": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L45": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>SS2BEG3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.LV_L0<<->>LH12": {
            "src_wire": "LV_L0",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L10": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>WR1BEG3": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>EE2BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>WW4BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>CTRL_L0": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L28": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L6": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SW2BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>IMUX_L0": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>BYP_ALT6": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>FAN_ALT6": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B9_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NN2BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>WW4BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L13": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L1": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NE6BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L25": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NE2BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>EE2BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>NN6BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SS2BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>FAN_ALT7": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>FAN_ALT1": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NN6BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SE6BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>WR1BEG3": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>FAN_ALT6": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NW6BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT3": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>BYP_ALT2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>NW2BEG0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L27": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L25": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>WL1BEG0": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>BYP_ALT6": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>WW4BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L2": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L24": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LH0->>NN6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>NN2BEG2": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NL1BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L41": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L13": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>BYP_ALT6": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NW6BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>EE4BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>ER1BEG2": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L34": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>BYP_ALT0": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SW6BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L19": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>NR1BEG3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>WW2BEG2": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>EE4BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>NR1BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>FAN_ALT6": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L9": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>LVB_L12": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>BYP_ALT4": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>SR1BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>FAN_ALT7": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L15": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>SR1BEG3": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NL1BEG0": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>SS6BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L41": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NE6BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L30": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SW2BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>LH12": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>WW2BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NN2BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NW2BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L5": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>SE6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>FAN_ALT0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>LV_L0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L23": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>SE2BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>WW4BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NW6BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>EE4BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L47": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>EE4BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L41": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>BYP_ALT5": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L33": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>FAN_ALT0": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L41": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>ER1BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NN6BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LH12->>EE4BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>SE2BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT6->>FAN_L6": {
            "src_wire": "FAN_ALT6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L6",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L35": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L22": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L29": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L14": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>WW2BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>WR1BEG1": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L17": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L10": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>NN2BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>FAN_ALT3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.ER1END_N3_3->>IMUX_L0": {
            "src_wire": "ER1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>EE2BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L5": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SS6BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>SE6BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>EL1BEG1": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SR1BEG3": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SW6BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L44": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NE2BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>WW4BEG3": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B10_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L39": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>EE4BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NE6BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L9": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L25": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L24": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>WR1BEG_S0": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>FAN_ALT1": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>BYP_ALT7": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SE2BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L17": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>FAN_ALT5": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>EE4BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>NE2BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>EL1BEG2": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L47": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10->>GCLK_L_B10_EAST": {
            "src_wire": "GCLK_L_B10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B10_EAST",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>IMUX_L39": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L22": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L16": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SE6BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>FAN_ALT0": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L31": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L34": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SW6BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>NN6BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>BYP_ALT2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B4->>GFAN1": {
            "src_wire": "GCLK_L_B4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>NR1BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>SE2BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>EL1BEG2": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>BYP_ALT7": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NL1BEG_N3": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L18": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>NE6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NN6BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NW2BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L37": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L40": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SW2BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SR1BEG1": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>EE4BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>GFAN1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT7": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LH6->>NN6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>NR1BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>NE2BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L7": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NN2BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>SS2BEG2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SE2BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L46": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SW6BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L32": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>WW4BEG3": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>NR1BEG1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L38": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>BYP_ALT3": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>FAN_ALT2": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>ER1BEG2": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LH6->>LVB_L12": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>NR1BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SR1BEG3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L8": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L15": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>NE2BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LH12->>NE6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>SR1BEG3": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L26": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L44": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L32": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>SS2BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NN2BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L27": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>NR1BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L38": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L43": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L27": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>WW4BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>FAN_ALT1": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L39": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>WW4BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>EE4BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SE2BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L9": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SL1BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>EE4BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>BYP_ALT1": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SR1BEG1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>BYP_ALT5": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SS6BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT1": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>SE6BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>FAN_ALT7": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L6": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>BYP_ALT6": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SR1BEG_S0": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>SW6BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L13": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>EL1BEG0": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>NR1BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>FAN_ALT5": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NN2BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L10": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L32": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L8": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L25": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L0": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L28": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>FAN_ALT1": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B10_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>FAN_ALT2": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L11": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SE6BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NN2BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SS6BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L44": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NW6BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SE2BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.LH6->>LVB_L0": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>NW2BEG0": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>LH12": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>IMUX_L16": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L8": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>BYP_ALT5": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L20": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B1->>CLK_L1": {
            "src_wire": "GCLK_L_B1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>WL1BEG2": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L9": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>NE6BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L10": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L2": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L36": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9->>GCLK_L_B9_WEST": {
            "src_wire": "GCLK_L_B9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B9_WEST",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT7": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L18": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>FAN_ALT1": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NW2BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L17": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>WW2BEG3": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L14": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L12": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L7": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NL1BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SS6BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L32": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L7": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L11": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>IMUX_L0": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NE6BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>LV_L0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>NW6BEG2": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>FAN_ALT6": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L28": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LH0<<->>LH12": {
            "src_wire": "LH0",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L20": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>FAN_ALT3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SS2BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>SE2BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SW6BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>NE2BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L32": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>NL1BEG1": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>FAN_ALT5": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>BYP_ALT3": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NE2BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>SW6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L42": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>BYP_ALT2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L45": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NL1BEG0": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L28": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SE6BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>SW6BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L28": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SS2BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>NW6BEG2": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L28": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>FAN_ALT6": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L3": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>EE4BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NR1BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L3": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>NR1BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L15": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>BYP_ALT3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>EE4BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SS6BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>WR1BEG_S0": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L19": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L14": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>EE2BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SR1BEG2": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>SW2BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>FAN_ALT7": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SE6BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L38": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L35": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SE2BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NW6BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NW2BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L27": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>FAN_ALT3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SS2BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L28": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B2->>CLK_L1": {
            "src_wire": "GCLK_L_B2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L19": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L20": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L6": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>EL1BEG1": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>WR1BEG1": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SW6BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>WW2BEG3": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>ER1BEG2": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L9": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>SS2BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>SS6BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>WW2BEG3": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B2->>GFAN1": {
            "src_wire": "GCLK_L_B2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>NN6BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>WL1BEG_N3": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT5->>FAN_L5": {
            "src_wire": "FAN_ALT5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L5",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SS2BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>NR1BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>EE2BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>NE6BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L37": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L27": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L22": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L34": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NL1BEG_N3": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.ER1END_N3_3->>IMUX_L8": {
            "src_wire": "ER1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NE6BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NE6BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>ER1BEG2": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L33": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L39": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>EE2BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>WW2BEG3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>BYP_ALT3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>SR1BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L17": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L12": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>EE4BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L20": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SE6BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>LVB_L0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NL1BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>NE6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L32": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L7": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L9": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L44": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>EE2BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT3->>BYP_BOUNCE3": {
            "src_wire": "BYP_ALT3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L26": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L41": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L36": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L28": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>BYP_ALT0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NE6BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NR1BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SS2BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>FAN_ALT0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>BYP_ALT1": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L8": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>WW2BEG1": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>LH12": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L22": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L42": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11->>GCLK_L_B11_EAST": {
            "src_wire": "GCLK_L_B11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B11_EAST",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>WW2BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L35": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>WL1BEG0": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L47": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>WW4BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>SS2BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>FAN_ALT5": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>WR1BEG2": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>WW4BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>NE2BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>LV_L0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L22": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>BYP_ALT0": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>FAN_ALT0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L17": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>ER1BEG3": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L13": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>WL1BEG2": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>EE2BEG1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L14": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L4": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L14": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L3": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B5->>GFAN1": {
            "src_wire": "GCLK_L_B5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L36": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>BYP_ALT5": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L23": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SE2BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>BYP_ALT3": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>SW2BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L25": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SE6BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>NR1BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L3": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L12": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L4": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L35": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>LH0": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NN2BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT5->>FAN_BOUNCE5": {
            "src_wire": "FAN_ALT5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE5",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L34": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>WW2BEG0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L27": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SL1BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L45": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SW2BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L29": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>WL1BEG2": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>BYP_ALT2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.LH12->>SS6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>EE4BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>ER1BEG1": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>WR1BEG3": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L36": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L31": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>NE2BEG0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L26": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L27": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NW2BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>WL1BEG1": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L19": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L12": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>WR1BEG2": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L33": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>BYP_ALT0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>SL1BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L18": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>CTRL_L1": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NR1BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L47": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L5": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L25": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>FAN_ALT7": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NN2BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>BYP_ALT1": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>ER1BEG3": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>SW6BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L36": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>FAN_ALT6": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SS2BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>EL1BEG_N3": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SR1BEG2": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L12": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>NN2BEG0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L46": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L47": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L3": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>SS6BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L45": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L46": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L5": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L43": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>LVB_L0": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>WL1BEG1": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L13": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L43": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.LH0->>WW4BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NW2BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L41": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>WL1BEG0": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>BYP_ALT3": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L33": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NW2BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>NR1BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L40": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L30": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L8": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L11": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L37": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>NN2BEG1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L5": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SS2BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SL1BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L39": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>EL1BEG_N3": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L27": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B7_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L45": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L44": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>FAN_ALT6": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>NN6BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L11": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>NE2BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LV_L0<<->>LH0": {
            "src_wire": "LV_L0",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT0->>FAN_L0": {
            "src_wire": "FAN_ALT0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>CLK_L1": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L38": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L3": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SS6BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SW6BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L10": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NL1BEG_N3": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L24": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L24": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L36": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SE6BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L4": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>SL1BEG2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SE6BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SS2BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SL1BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>SS6BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L25": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L42": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>BYP_ALT1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>EE2BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SE6BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>EL1BEG0": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L11": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SS6BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>SS2BEG3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END_S3_0->>BYP_ALT7": {
            "src_wire": "EL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>BYP_ALT6": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>NN2BEG3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L39": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L32": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NW6BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L15": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>WW4BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NE2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>CTRL_L1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NN2BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L18": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L32": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L3": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT3": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>FAN_ALT7": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>FAN_ALT1": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L36": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>FAN_ALT2": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SS6BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>SW2BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>LH12": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L19": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SE6BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L8": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SL1BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L46": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L26": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L10": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>WR1BEG_S0": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NR1BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L44": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SS2BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L15": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L26": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>BYP_ALT1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>FAN_ALT7": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>BYP_ALT2": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>EL1BEG1": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>BYP_ALT7": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>WW2BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NW6BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L21": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NW2BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L18": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L10": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NW6BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NW2BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>SR1BEG2": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L37": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NN2BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>SR1BEG_S0": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>NE6BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L23": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L2": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>SE2BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>NL1BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>NN6BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L5": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L38": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>WL1BEG2": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>FAN_ALT1": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L46": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B9_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SS6BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>EE2BEG1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LH12->>NN6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L12": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>SE2BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LH6->>SS6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>EE4BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NE6BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NL1BEG2": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L44": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>WW2BEG1": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L34": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>CTRL_L0": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L44": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L19": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NL1BEG2": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L38": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L3": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L39": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>BYP_ALT0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L18": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>FAN_ALT1": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L27": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L33": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L40": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L14": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>NR1BEG0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L3": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L25": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L7": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L14": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SS6BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SS6BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>SL1BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>EE2BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>WR1BEG3": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L47": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>NL1BEG1": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>CTRL_L1": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>WR1BEG2": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L22": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L45": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>WR1BEG_S0": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>NE6BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7->>GCLK_L_B7_EAST": {
            "src_wire": "GCLK_L_B7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B7_EAST",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L42": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L36": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>SE2BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L31": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L10": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>NL1BEG_N3": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>WL1BEG1": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>EL1BEG2": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>SE2BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>SW6BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>SE6BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L2": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NN6BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L43": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L12": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>NW2BEG2": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10->>GCLK_L_B10_WEST": {
            "src_wire": "GCLK_L_B10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B10_WEST",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L33": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>LH12": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L18": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L29": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L31": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L4": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L30": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>NE2BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SS2BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NE6BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L15": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>SS2BEG3": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SW2BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>NR1BEG3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>EE4BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L26": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L25": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>SL1BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L14": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT0": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>EE2BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>EE4BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L1": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L30": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L32": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L21": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>FAN_ALT7": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>FAN_ALT6": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>NW6BEG0": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L18": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>NN6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>WW2BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>BYP_ALT2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT6": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>WR1BEG2": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NN6BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>NR1BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L10": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>LVB_L0": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>LVB_L0": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L30": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>WW2BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L30": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>BYP_ALT0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NL1BEG_N3": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NW6BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SE2BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>ER1BEG1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>WW4BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L25": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NE2END_S3_0->>IMUX_L39": {
            "src_wire": "NE2END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NE6BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>SR1BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SL1BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8->>GCLK_L_B8_WEST": {
            "src_wire": "GCLK_L_B8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B8_WEST",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>NL1BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L40": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>EE4BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>CLK_L1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SR1BEG_S0": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B3->>CLK_L1": {
            "src_wire": "GCLK_L_B3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>NE6BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>SS2BEG3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>EE2BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NE6BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SL1BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>SR1BEG3": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L30": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>EE2BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L44": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L11": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L26": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L22": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>NL1BEG_N3": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L18": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NW2BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>BYP_ALT4": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L20": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>FAN_ALT4": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NR1BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L43": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L41": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SE6BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>BYP_ALT5": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>NL1BEG_N3": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NE2BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>SE6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>FAN_ALT3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NE2BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L37": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>EE2BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8->>GCLK_L_B8_EAST": {
            "src_wire": "GCLK_L_B8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B8_EAST",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>EL1BEG_N3": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L6": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L19": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>NW6BEG1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LH6->>LV_L0": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L12": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>NE2BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L4": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SL1BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L18": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>CTRL_L0": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L41": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>SR1BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>SS6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L11": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>LV_L0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>WW2BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>BYP_ALT1": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L41": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END_S3_0->>IMUX_L47": {
            "src_wire": "NE2END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L21": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>SR1BEG2": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>NN6BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>CTRL_L1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>WR1BEG1": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>SW6BEG2": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>BYP_ALT6": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L46": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L11": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L30": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L28": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>LVB_L12": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NW6BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>SS2BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LH0->>SE6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>LVB_L0": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT7->>BYP_BOUNCE7": {
            "src_wire": "BYP_ALT7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L1": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L14": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>SW2BEG3": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>CLK_L0": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L22": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>BYP_ALT4": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L42": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L32": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L17": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>BYP_ALT4": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>BYP_ALT1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L16": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NW2BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SE6BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>SW6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SE6BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L37": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L37": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NN6BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L16": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SW2BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>EL1BEG_N3": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L38": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>SW6BEG3": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>EE2BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L35": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>FAN_ALT1": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>NW6BEG2": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>EE4BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L7": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L13": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NN2BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SE6BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>LVB_L0": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B3->>GFAN1": {
            "src_wire": "GCLK_L_B3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NN6BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>BYP_ALT7": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>FAN_ALT0": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L43": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>EL1BEG_N3": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>NR1BEG1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L18": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>FAN_ALT5": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>BYP_ALT6": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>SS6BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>EE2BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NE2BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L32": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>SW2BEG1": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L35": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SS2BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L15": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>BYP_ALT7": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>SE6BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L36": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>BYP_ALT5": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>FAN_ALT1": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L36": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L29": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END_N0_3->>NW6BEG0": {
            "src_wire": "SS6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>NW2BEG1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L29": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B8_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>WW2BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>FAN_ALT2": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L34": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L37": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>BYP_ALT4": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NW2BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>SE6BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>SL1BEG2": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>SE6BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SE2BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>FAN_ALT0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NN2BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NN6BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L45": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>ER1BEG_S0": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L25": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SL1BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>NW6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>NN6BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L29": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>NR1BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>BYP_ALT7": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B6_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SR1BEG2": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>WL1BEG_N3": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NL1BEG1": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L13": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L14": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NR1BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>FAN_ALT7": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NN2BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L30": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>WW2BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NL1BEG_N3": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B0->>CLK_L1": {
            "src_wire": "GCLK_L_B0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L4": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>NE2BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L40": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>WW4BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L18": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L17": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NN2BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>WR1BEG2": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L39": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>EE2BEG2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>NN6BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT5->>BYP_BOUNCE5": {
            "src_wire": "BYP_ALT5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE5",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>SE6BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B6_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>NR1BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT4->>BYP_BOUNCE4": {
            "src_wire": "BYP_ALT4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE4",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>FAN_ALT2": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L43": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L44": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L38": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L15": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NW2BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L12": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>WR1BEG3": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L1": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>BYP_ALT7": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L33": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NN2BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>BYP_ALT1": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L31": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L2": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L45": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT1->>FAN_BOUNCE1": {
            "src_wire": "FAN_ALT1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE1",
            "can_invert": "0"
        },
        "INT_L.ER1END_N3_3->>IMUX_L16": {
            "src_wire": "ER1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L19": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L4": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L1": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L19": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L1": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.LH0->>NW6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>NR1BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L31": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>SE2BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L20": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>LH12": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L28": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SE6BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>NE6BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L38": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>EE2BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>SL1BEG2": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L18<<->>LH0": {
            "src_wire": "LV_L18",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>SW2BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NE6BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>WL1BEG_N3": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>FAN_ALT3": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L23": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>EE2BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>BYP_ALT6": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SW2BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>FAN_ALT0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L42": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>FAN_ALT6": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>EE4BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>EE2BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>WW4BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>BYP_ALT7": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>WL1BEG_N3": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>SL1BEG0": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>LV_L18": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L19": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L40": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>SE6BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>EL1BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L47": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L20": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L28": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>WL1BEG0": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L12": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>WR1BEG3": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L32": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>EL1BEG0": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L44": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L46": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>BYP_ALT7": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>WW2BEG1": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>SS6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>LVB_L0": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L16": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>WR1BEG2": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>SR1BEG2": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>BYP_ALT6": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L10": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L45": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>NN2BEG3": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L29": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>NE6BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L34": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>SE6BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>FAN_ALT5": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>SR1BEG3": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>EE2BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>WR1BEG1": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>SL1BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>LH0": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>BYP_ALT7": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>EE2BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>SE6BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>BYP_ALT0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>FAN_ALT5": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>SW6BEG3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>EE4BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L1": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L43": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L37": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NN2BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>SE6BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>SE2BEG1": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SE6BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT1->>FAN_L1": {
            "src_wire": "FAN_ALT1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L1",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L8": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L34": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L14": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SS6BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L18": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NE6BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L43": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>NW6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L26": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NE2BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>SW6BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NN2BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L23": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L13": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L31": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>FAN_ALT1": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>FAN_ALT4": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L35": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L25": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>SS2BEG0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>FAN_ALT7": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>CLK_L0": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>WW2BEG2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>SS2BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>FAN_ALT2": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L14": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NR1BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L6": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L8": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>LV_L18": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L3": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NW6BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NR1BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L30": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L37": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L11": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SW2BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>WR1BEG_S0": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>SE6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>FAN_ALT1": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>FAN_ALT5": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L8": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SW2BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L2": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>EE2BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L2": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L27": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>BYP_ALT5": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L21": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L1": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>BYP_ALT1": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NE2BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L41": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SW6BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L4": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>WL1BEG0": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>WR1BEG3": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B3->>GFAN0": {
            "src_wire": "GCLK_L_B3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L41": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L40": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>SR1BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>BYP_ALT5": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>EL1BEG2": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L2": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SE2BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L14": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NL1BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>SR1BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>WL1BEG_N3": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>NE2BEG3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L41": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L17": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L23": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L5": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>EE2BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L18": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>ER1BEG2": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>SL1BEG3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L37": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>CTRL_L0": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>WL1BEG2": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SE6BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SE2BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NE6BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>LH12": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>SR1BEG2": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>SE6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>FAN_ALT5": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>FAN_ALT2": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>FAN_ALT5": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L6": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>NN6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>WL1BEG1": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>EE4BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SR1BEG_S0": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>CTRL_L1": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>WW2BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE6->>BYP_ALT7": {
            "src_wire": "BYP_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>WW2BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SE6BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>ER1BEG_S0": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L38": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L28": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SE2BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L44": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L45": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L20": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>BYP_ALT5": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L25": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L4": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L42": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>WW2BEG2": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L40": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SW6BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L25": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>SE6BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L27": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L16": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L20": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SE6BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT1->>BYP_BOUNCE1": {
            "src_wire": "BYP_ALT1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE1",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>LVB_L0": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SL1BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L12": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L34": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L22": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L31": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L20": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L39": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>WR1BEG1": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L2": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>SE2BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L42": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SE2BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NW6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>WW2BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>NW6BEG2": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>NW6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SE2BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L32": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L9": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>NW2BEG1": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SS2BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>BYP_ALT3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>FAN_ALT4": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>WW4BEG0": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L24": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>ER1BEG1": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NW2BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SS6BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>EL1BEG0": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NW2BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L35": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L11": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>BYP_ALT2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L39": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>WW4BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SW2BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT2->>BYP_BOUNCE2": {
            "src_wire": "BYP_ALT2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE2",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT1->>BYP_L1": {
            "src_wire": "BYP_ALT1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L10": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>WR1BEG_S0": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B2->>CLK_L0": {
            "src_wire": "GCLK_L_B2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>FAN_ALT1": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>BYP_ALT3": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L24": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L17": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L32": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L24": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L41": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>WW2BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L15": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SW2BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L7": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>EE4BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>BYP_ALT2": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L17": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>SR1BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>WR1BEG1": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>FAN_ALT2": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L2": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NN6BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L33": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>NW2BEG1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L13": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>WW2BEG2": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L24": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>BYP_ALT5": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>SW2BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NW2BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L4": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L25": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NE6BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>NW2BEG0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SL1BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L1": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.LH12->>NW6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>SS6BEG3": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>EE2BEG0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>BYP_ALT7": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>SW6BEG3": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>NE2BEG2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NL1BEG1": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L46": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>ER1BEG3": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>WW2BEG0": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>WR1BEG2": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT0->>BYP_L0": {
            "src_wire": "BYP_ALT0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>FAN_ALT4": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>FAN_ALT3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.LH12->>LVB_L0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L18": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>NR1BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L2": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>LVB_L12": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L35": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>BYP_ALT7": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>SW2BEG0": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>WR1BEG3": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L18": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>EE2BEG2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L23": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L35": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SE2BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SW6BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NW6BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B4->>GFAN0": {
            "src_wire": "GCLK_L_B4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>LVB_L12": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>FAN_ALT0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L25": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L13": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L11": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L30": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>BYP_ALT3": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L40": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>SW2BEG1": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SS2BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SS6BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L19": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>SS6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L38": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>WL1BEG_N3": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>CLK_L0": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L24": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L19": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>WL1BEG2": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT2->>FAN_BOUNCE2": {
            "src_wire": "FAN_ALT2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE2",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L40": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L40": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NR1BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>NN2BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SS6BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>BYP_ALT2": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SE6BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT0->>FAN_BOUNCE0": {
            "src_wire": "FAN_ALT0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SS2BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>NE2BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>WW4BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>CTRL_L0": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L28": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NW2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>BYP_ALT2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NE6BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LH6->>NE6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L40": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>SW2BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>WL1BEG2": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>LVB_L12": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L47": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>EL1BEG_N3": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L21": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NL1BEG1": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L9": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L8": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>ER1BEG1": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L28": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>SR1BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L30": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SL1BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>SE6BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>EL1BEG_N3": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NL1BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L34": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>LV_L0": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NL1BEG0": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L27": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L19": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>WW4BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NE2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L3": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L20": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L3": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>FAN_ALT5": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>WW4BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L6": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B9_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>FAN_ALT6": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>WL1BEG1": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NE6BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L44": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>CTRL_L1": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L32": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L20": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L7": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L4": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SS6BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SS6BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L26": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>WR1BEG3": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L20": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SW2BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L45": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>IMUX_L39": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L10": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L10": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L14": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NN6BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L19": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L29": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>BYP_ALT4": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>SS2BEG1": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>WR1BEG2": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B11_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>LV_L18": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>NL1BEG2": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>NW2BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>NN2BEG2": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>SL1BEG0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>CTRL_L0": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>SW6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L4": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L26": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L34": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>BYP_ALT2": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>EE2BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L17": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L40": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B1->>GFAN0": {
            "src_wire": "GCLK_L_B1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L32": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>SW2BEG1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L26": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>WL1BEG1": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>BYP_ALT7": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>EE4BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L33": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L31": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L29": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>WR1BEG1": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>NW2BEG2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>NE2BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L7": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>BYP_ALT0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L35": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L34": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SS6BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L35": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>BYP_ALT6": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L15": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NN2BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L23": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L38": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SW2BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L20": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L35": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L29": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>EL1BEG1": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NE2BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>FAN_ALT7": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NN6BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L3": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>LV_L18": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L22": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>SE2BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>ER1BEG3": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L24": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>BYP_ALT1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>NN6BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>EL1BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>EE4BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L46": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>FAN_ALT7": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L9": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>FAN_ALT5": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L4": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>ER1BEG2": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>NN2BEG2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>FAN_ALT3": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>FAN_ALT5": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B5->>GFAN0": {
            "src_wire": "GCLK_L_B5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>FAN_ALT3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>SR1BEG_S0": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L43": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>WL1BEG_N3": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B0->>CLK_L0": {
            "src_wire": "GCLK_L_B0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>BYP_ALT0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SE2BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L10": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>EE2BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>LVB_L12": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>IMUX_L47": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>FAN_ALT2": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L38": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NN2BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L29": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>EL1BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>SL1BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>FAN_ALT4": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>NN2BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L18": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>WW2BEG0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>WW2BEG1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L45": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>WR1BEG2": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LH6->>WW4BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NN6BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>BYP_ALT2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L31": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NL1BEG2": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L41": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>SR1BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L39": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L4": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE4->>FAN_ALT0": {
            "src_wire": "FAN_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L26": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>BYP_ALT2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L26": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>WR1BEG_S0": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L24": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SE2BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L27": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SS2BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>SR1BEG1": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L34": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L5": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NE2BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L9": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>NE6BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>NL1BEG2": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L20": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>WW4BEG2": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>WR1BEG2": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L18": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L31": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>WW4BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L5": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>SW6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SL1BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L45": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>ER1BEG1": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>BYP_ALT2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT2": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B0->>GFAN1": {
            "src_wire": "GCLK_L_B0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NN2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L34": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NE2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NE2BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END_S1_0->>WW2BEG3": {
            "src_wire": "NN6END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT4->>FAN_L4": {
            "src_wire": "FAN_ALT4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L4",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L5": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>EE4BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>FAN_ALT7": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L22": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L12": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>SL1BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>WR1BEG3": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L39": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NL1BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>NR1BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>NW6BEG3": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT5->>BYP_L5": {
            "src_wire": "BYP_ALT5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L5",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L35": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L26": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>FAN_ALT2": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L42": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>NW2BEG3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SS2BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>FAN_ALT1": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SL1BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>BYP_ALT2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>SW2BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L7": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L6": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L6": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>NE2BEG3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>IMUX_L8": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L41": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L30": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>BYP_ALT7": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>IMUX_L8": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>FAN_ALT4": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>NE2BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SW6BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NW6BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>BYP_ALT3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L16": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>EL1BEG_N3": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>SL1BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L43": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L25": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SE6BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>NN2BEG1": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>WL1BEG2": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>FAN_ALT6": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L27": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L22": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L15": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>FAN_ALT5": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L4": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L39": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>EE4BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>SR1BEG_S0": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SS6BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>EE4BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END_S3_0->>IMUX_L47": {
            "src_wire": "EL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L28": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L15": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>WW4BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>WW4BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SS6BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>WR1BEG3": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LH12->>LVB_L12": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L46": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NN6BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L30": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L12": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>WL1BEG1": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NW2BEG1": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>CTRL_L1": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L47": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>IMUX_L40": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>EE4BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L12": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L21": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L16": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L36": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>BYP_ALT3": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L24": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NW2BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>WL1BEG1": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>FAN_ALT4": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NR1BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NW2BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SW2BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L45": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L24": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L22": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NE6BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>WL1BEG0": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>WW2BEG3": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L39": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L31": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>SW2BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L5": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>FAN_ALT4": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END_S1_0->>SR1BEG_S0": {
            "src_wire": "NN6END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>IMUX_L9": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.EL1END_S3_0->>IMUX_L31": {
            "src_wire": "EL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>SL1BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>BYP_ALT4": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>EL1BEG2": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L17": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L17": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NE6BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L19": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>LVB_L0": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L26": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>SE6BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>FAN_ALT1": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NL1BEG_N3": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>CTRL_L1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NW2BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>BYP_ALT6": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>SW6BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>IMUX_L16": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>SS2BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>EE2BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SE2BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NW6BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>WL1BEG1": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L38": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>FAN_ALT3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>EL1BEG_N3": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NE6BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>FAN_ALT4": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>CTRL_L1": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>IMUX_L5": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L40": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>BYP_ALT0": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L36": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L41": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>NN6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>NN2BEG3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>SE2BEG1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>IMUX_L14": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>NN2BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L33": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>FAN_ALT3": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L39": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>SE2BEG0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>WR1BEG1": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L34": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SW6BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SS2BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SS6BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>CTRL_L1": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LH0->>SW6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>WR1BEG_S0": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L38": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>SS2BEG2": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>SE2BEG3": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L34": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>NN6BEG0": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L11": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NR1BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SE2BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L43": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L42": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L6": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L42": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SW6BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L28": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>NE2BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>BYP_ALT6": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>ER1BEG1": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>IMUX_L23": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L28": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L42": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L29": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>WW4BEG3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>BYP_ALT3": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>NW6BEG3": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L1": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>SL1BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L25": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L16": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SW6BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>WW2BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L39": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SE2BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>EE2BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>NR1BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>BYP_ALT5": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>IMUX_L39": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>FAN_ALT1": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L11": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SL1BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L6": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>FAN_ALT4": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L23": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>WW4BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NR1BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L13": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>SE6BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>WW2BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>FAN_ALT4": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SR1BEG1": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>FAN_ALT1": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>FAN_ALT7": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SE2BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>SL1BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>NL1BEG0": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>LVB_L12": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L14": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L43": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>WR1BEG3": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L34": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L22": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NR1BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END_N0_3->>WW4BEG0": {
            "src_wire": "SS6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SS6BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L37": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>NE2BEG1": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NW2BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LH6->>EE4BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SL1BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>SR1BEG_S0": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L11": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NE2BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L21": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L44": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>EL1BEG0": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>ER1BEG2": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>SR1BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>CTRL_L0": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L23": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SE2BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NN6BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>LVB_L0": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>IMUX_L42": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NW2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>BYP_ALT3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L9": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SE2BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L17": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NN6BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>LVB_L0": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L31": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L37": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>SW6BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L18": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L2": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>BYP_ALT7": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>SL1BEG1": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END_S2_0->>WW2BEG3": {
            "src_wire": "NN2END_S2_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>BYP_ALT4": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>WR1BEG2": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L17": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>FAN_ALT7": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>WW2BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L21": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L17": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L35": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>NN2BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>FAN_ALT5": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>WL1BEG0": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L39": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>SR1BEG1": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L37": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L37": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>NW2BEG1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>WR1BEG2": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>EL1BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L13": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>BYP_ALT1": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.GND_WIRE->>GFAN1": {
            "src_wire": "GND_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L29": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L47": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>BYP_ALT5": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>FAN_ALT1": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L39": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L33": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NN2BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>EL1BEG2": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L29": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SW2BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L7": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L8": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L37": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L29": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L10": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>CLK_L1": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SS6BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>SE2BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SE6BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SS2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT1": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT5": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B4->>CLK_L1": {
            "src_wire": "GCLK_L_B4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>EL1BEG0": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>WW4BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>FAN_ALT7": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>CTRL_L0": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SS2BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L6": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END_S3_0->>BYP_ALT7": {
            "src_wire": "NE2END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L1": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L25": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L27": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>EE4BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NN6BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L24": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>EL1BEG0": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>BYP_ALT4": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>FAN_ALT6": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NW6BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>EL1BEG2": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L9": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>ER1BEG_S0": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SS6BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>SE2BEG0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NW6BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L11": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>NW6BEG0": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NE6BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L21": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L35": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>WW4BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>SE6BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NN6BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SL1BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>SR1BEG_S0": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L44": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>NE6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>EE4BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>FAN_ALT3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L26": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L46": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>WW2BEG0": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>BYP_ALT3": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>NW6BEG2": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SW6BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LH0->>LVB_L0": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>NW6BEG3": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>FAN_ALT2": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L6": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NW2BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>EE2BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L34": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L42": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L43": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>NR1BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>WW2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L9": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>BYP_ALT5": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L2": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>NR1BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L38": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>EL1BEG2": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L36": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NW6BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L29": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>LV_L18": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NW6BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>NE2BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6->>GCLK_L_B6_EAST": {
            "src_wire": "GCLK_L_B6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B6_EAST",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NL1BEG2": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L43": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>NR1BEG2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>ER1BEG_S0": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>ER1BEG_S0": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>EE2BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SW6BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>SR1BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8_WEST->>GFAN0": {
            "src_wire": "GCLK_L_B8_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L24": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>NR1BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NW2BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SE6BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L44": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>BYP_ALT2": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SW2BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L32": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT3->>FAN_L3": {
            "src_wire": "FAN_ALT3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_L3",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>BYP_ALT0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.LVB_L12->>NW6BEG2": {
            "src_wire": "LVB_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L4": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NN2BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>EE4BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L14": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>NW2BEG3": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L43": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NE2BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>EE4BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SE2BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L31": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L6": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L27": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>IMUX_L8": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>WR1BEG1": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L31": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L30": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>BYP_ALT2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>ER1BEG_S0": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>EE4BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L46": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B5->>CLK_L0": {
            "src_wire": "GCLK_L_B5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>WR1BEG2": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>SS2BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>EL1BEG2": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L37": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>SW6BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L30": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>SW2BEG3": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L29": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NN2BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>BYP_ALT1": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L0": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>WL1BEG0": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>SS2BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>CTRL_L1": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L22": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>EL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L10": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L21": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>WW4BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>BYP_ALT5": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SR1BEG3": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L0": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LH6->>SE6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>ER1BEG1": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>EL1BEG1": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L13": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L1": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L20": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L5": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L28": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SS2BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L17": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L46": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L47": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>EE2BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L25": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>SW2BEG2": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>BYP_ALT5": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L41": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L37": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L17": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>SS2BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L20": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>ER1BEG3": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>NR1BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NE2BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>GFAN0": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>FAN_ALT6": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SL1BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>WL1BEG2": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B1->>GFAN1": {
            "src_wire": "GCLK_L_B1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT3->>BYP_L3": {
            "src_wire": "BYP_ALT3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L3",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NN2BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L2": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L9": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L37": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>EE4BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L26": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>EE4BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>NR1BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LH6->>SW6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>WW4BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SS6BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L14": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L30": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>BYP_ALT4": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SS2BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L46": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L36": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>NW2BEG2": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>CTRL_L1": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L26": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>SW2BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NN2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>NL1BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L17": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>SW2BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>FAN_ALT0": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SL1BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>FAN_ALT2": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L8": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L10": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>NL1BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SL1BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>SS6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L34": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L42": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>WR1BEG_S0": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>NN2BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>FAN_ALT3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L40": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L37": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>IMUX_L33": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L35": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L27": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LH6->>LV_L18": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L6": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L16": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>EE2BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>NE2BEG0": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>WW2BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L10": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NE6BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>SW2BEG3": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>SL1BEG1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>IMUX_L30": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>NE6BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L17": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>ER1BEG_S0": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>FAN_ALT0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L7": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>ER1BEG3": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>NN6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L16": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L3": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>BYP_ALT4": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>NL1BEG_N3": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>BYP_ALT2": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>IMUX_L32": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>SR1BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L35": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>FAN_ALT0": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>CTRL_L0": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>WW4BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>SR1BEG1": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L20": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>NE2BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>ER1BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L13": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L40": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L22": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NE6BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>BYP_ALT1": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>WW4BEG1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>BYP_ALT4": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NR1BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>BYP_ALT1": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L17": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L26": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>GFAN0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NE2BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>WR1BEG2": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NN2BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L19": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>SE6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L23": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L13": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L1": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>WW4BEG2": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L25": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L21": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L27": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>ER1BEG_S0": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L7": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L40": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>EE2BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>EL1BEG1": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L7": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>FAN_ALT4": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B6_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>CLK_L1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NL1BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>SW2BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>SW6BEG3": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>EE2BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>BYP_ALT0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>FAN_ALT2": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L37": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L42": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>FAN_ALT6": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L1": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>EE2BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>IMUX_L22": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>EE2BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>WW2BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L6": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>NN2BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>IMUX_L33": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L15": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NE6BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>NW2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END_S0_0->>SS6BEG3": {
            "src_wire": "WW4END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>FAN_ALT0": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LV_L0<<->>LV_L18": {
            "src_wire": "LV_L0",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT6->>BYP_L6": {
            "src_wire": "BYP_ALT6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>BYP_ALT5": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>ER1BEG_S0": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>SW6BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>NN2BEG1": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L31": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>BYP_ALT6": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>SE2BEG2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>NN2BEG0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>IMUX_L33": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L35": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>FAN_ALT5": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L12": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>EL1BEG0": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>NW6BEG3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NN6BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>IMUX_L16": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>BYP_ALT1": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L21": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>SW6BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>EL1BEG0": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>NR1BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>FAN_ALT2": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>IMUX_L18": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L22": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>NN2BEG1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L14": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L22": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L32": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L9": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>SE2BEG3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L35": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT3->>FAN_BOUNCE3": {
            "src_wire": "FAN_ALT3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE3",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>CTRL_L0": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>WW4BEG0": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>ER1BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>NL1BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>LVB_L12": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>FAN_ALT3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L8": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L19": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L36": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SS6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NN2BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>NN6BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>WL1BEG_N3": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L44": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L47": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B8_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B8_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>IMUX_L16": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>IMUX_L44": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>EE2BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SW2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>EE2BEG3": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SS2BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>LVB_L0": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>CTRL_L0": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>GFAN1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>IMUX_L47": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L15": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE2->>BYP_ALT7": {
            "src_wire": "BYP_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>BYP_ALT6": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>WW4BEG1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>FAN_ALT5": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>NR1BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>EE4BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>IMUX_L41": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L9": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>SL1BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>IMUX_L7": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>SS6BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L3": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SS2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>EL1BEG_N3": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L21": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>WR1BEG1": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L34": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>SR1BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L16": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NE2BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7_WEST->>GFAN1": {
            "src_wire": "GCLK_L_B7_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.NW6END_S0_0->>SR1BEG_S0": {
            "src_wire": "NW6END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE0->>IMUX_L26": {
            "src_wire": "BYP_BOUNCE0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NR1BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>GFAN1": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN1",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SE6BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>BYP_ALT4": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>WR1BEG3": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>EL1BEG0": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L42": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L27": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>NL1BEG0": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>ER1BEG3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NW6BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L11": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SW6BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>CTRL_L1": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>NL1BEG2": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L41": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L19": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>BYP_ALT3": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.SW6END_N0_3->>NW6BEG0": {
            "src_wire": "SW6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L15": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L30": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>FAN_ALT2": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>FAN_ALT1": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>WR1BEG1": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>SS2BEG0": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>EE2BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L4": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>FAN_ALT6": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SW2BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>BYP_ALT6": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>IMUX_L13": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L36": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>IMUX_L4": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L11": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NR1BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NR1BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>EE2BEG3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L45": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>IMUX_L7": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>NE2BEG1": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>WL1BEG_N3": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>BYP_ALT3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>WW4BEG2": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE7->>IMUX_L2": {
            "src_wire": "FAN_BOUNCE7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L46": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SL1BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>ER1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L40": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L1": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>FAN_ALT1": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7->>GCLK_L_B7_WEST": {
            "src_wire": "GCLK_L_B7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B7_WEST",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L28": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>EL1BEG_N3": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>IMUX_L23": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>LH0": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>EE4BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>NW6BEG1": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>NW6BEG2": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SE2BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>WW2BEG1": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NN6BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L16": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>WW2BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>IMUX_L40": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L23": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L12": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>NN2BEG0": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>IMUX_L14": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L6": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L45": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>NR1BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>SW6BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>WW2BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_ALT4->>FAN_BOUNCE4": {
            "src_wire": "FAN_ALT4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_BOUNCE4",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L46": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>EL1BEG1": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>BYP_ALT3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>BYP_ALT0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>NW2BEG1": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>ER1BEG1": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NE6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SE6BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>BYP_ALT2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>FAN_ALT3": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>NW2BEG3": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L23": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>SS6BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NE6BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>IMUX_L9": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L15": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L28": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NN2BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L36": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>NN2BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L27": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>FAN_ALT0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>LH0": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L24": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NL1END_S3_0->>FAN_ALT3": {
            "src_wire": "NL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>NR1BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT4": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>SS6BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>BYP_ALT4": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L2": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>BYP_ALT3": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>EL1BEG1": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>LH12": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>WW4BEG1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B6_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B6_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L33": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>EE2BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L33": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L5": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>BYP_ALT4": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>EE4BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L30": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>NN2BEG3": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>FAN_ALT4": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L46": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>WL1BEG2": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NW2BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B7_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L11": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>SS2BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>WL1BEG0": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>NN6BEG0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>WW4BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L27": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>WL1BEG2": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>IMUX_L12": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L36": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>NE2BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0": {
            "src_wire": "BYP_BOUNCE_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L36": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.LV_L9->>LH0": {
            "src_wire": "LV_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>LV_L18": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L18",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>SS6BEG0": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>IMUX_L7": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SL1BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END_N0_3->>NL1BEG_N3": {
            "src_wire": "SW6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>NE6BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>IMUX_L2": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>IMUX_L9": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>SW6BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>WL1BEG0": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L18": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L20": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>EL1BEG1": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B9->>GCLK_L_B9_EAST": {
            "src_wire": "GCLK_L_B9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B9_EAST",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SE6BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SW6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>BYP_ALT7": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>CTRL_L1": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>NN6BEG1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>FAN_ALT5": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NN2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>IMUX_L6": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NE6BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>FAN_ALT6": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>FAN_ALT6": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE6END3->>LH12": {
            "src_wire": "NE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SS2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L47": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SS2BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L23": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L9": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L9",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SE2BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END_N0_3->>IMUX_L0": {
            "src_wire": "SW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L31": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L30": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>SS6BEG3": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.NW6END1->>EL1BEG0": {
            "src_wire": "NW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NE6BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>NN6BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SW2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>BYP_ALT2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>IMUX_L46": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NW6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>IMUX_L11": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>BYP_ALT6": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>WW4BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>NN2BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>ER1BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>WW4BEG2": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>LH0": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L35": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SL1BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>SW2BEG3": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>EE4BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>SL1BEG0": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B7_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B7_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SE2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>FAN_ALT0": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NW2BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>EL1BEG2": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>WW4BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>LVB_L12": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>NL1BEG0": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L28": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>SE2BEG2": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>FAN_ALT3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L16": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>SS2BEG1": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L24": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L11": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>BYP_ALT0": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L25": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>IMUX_L31": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L21": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L2": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>NL1BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>SW6BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SW6BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>EE2BEG3": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_2->>IMUX_L16": {
            "src_wire": "BYP_BOUNCE_N3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L40": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>BYP_ALT6": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L14": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>EE4BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>EE2BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>SW6BEG2": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SE6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L24": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>NN6BEG2": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>SE2BEG3": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>WL1BEG_N3": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L10": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>SS6BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SW6BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>SR1BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>NN2BEG0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L28": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>FAN_ALT0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>ER1BEG1": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>CTRL_L0": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END1->>SW2BEG1": {
            "src_wire": "SE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>FAN_ALT5": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SR1BEG3": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>WL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L47": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>SS2BEG2": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>WW2BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L22": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>FAN_ALT3": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>SE6BEG1": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>SW2BEG0": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>ER1BEG3": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>FAN_ALT5": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>BYP_ALT4": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NE6BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>EE4BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>ER1BEG2": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>NL1BEG1": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SE2BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>FAN_ALT2": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>SS6BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END2->>SW6BEG1": {
            "src_wire": "WW4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>FAN_ALT2": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>NW6BEG0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L13": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NN6BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>WR1BEG1": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>SW2BEG0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>EL1BEG0": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>SL1BEG0": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>NE2BEG1": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L36": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>LVB_L12": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>NL1BEG2": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>NW2BEG3": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NN6END2->>WR1BEG3": {
            "src_wire": "NN6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>NW2BEG2": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SE2BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L22": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>NR1BEG3": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>IMUX_L20": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SE2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>IMUX_L5": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L7": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>SW6BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L20": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>NL1BEG0": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NE6BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.LVB_L0<<->>LVB_L12": {
            "src_wire": "LVB_L0",
            "is_directional": "0",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>IMUX_L45": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>BYP_ALT4": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NW6BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>IMUX_L43": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L35": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>NE2BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>WR1BEG1": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L23": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L23",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>WL1BEG0": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>BYP_ALT5": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>FAN_ALT7": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L4": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L33": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L33",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L19": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>FAN_ALT2": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>NE2BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.LH0->>SS6BEG3": {
            "src_wire": "LH0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>SS2BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>IMUX_L38": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>IMUX_L4": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L3": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L25": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L25",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>NE2BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>NE2BEG0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L45": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.NN2END0->>FAN_ALT4": {
            "src_wire": "NN2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>IMUX_L8": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.WL1END3->>SW2BEG3": {
            "src_wire": "WL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>SE2BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>FAN_ALT6": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>FAN_ALT7": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SW2BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L19": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L6": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.WR1END_S1_0->>SW2BEG3": {
            "src_wire": "WR1END_S1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L15": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>LV_L0": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LV_L0",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>BYP_ALT4": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>WL1BEG0": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END1->>FAN_ALT6": {
            "src_wire": "WR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NE2BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>WR1BEG_S0": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L8": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>WW2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L2": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>IMUX_L45": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SL1BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>EE4BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>SS2BEG2": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SW6BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NN6BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.ER1END2->>EL1BEG1": {
            "src_wire": "ER1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>IMUX_L16": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>ER1BEG3": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>NE2BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>SW6BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>SE2BEG1": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>NW2BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L16": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>IMUX_L24": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>SW2BEG0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>NE6BEG1": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NN2END2->>NE2BEG2": {
            "src_wire": "NN2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>WR1BEG1": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L21": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L21",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>BYP_ALT1": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NW2END_S0_0->>SS6BEG3": {
            "src_wire": "NW2END_S0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L10": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>NN6BEG0": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END3->>LH0": {
            "src_wire": "SW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.LV_L0->>NN6BEG0": {
            "src_wire": "LV_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>SL1BEG0": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SS6END1->>WL1BEG0": {
            "src_wire": "SS6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END2->>NE2BEG2": {
            "src_wire": "NR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>WW2BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L0": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L26": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>IMUX_L18": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>WL1BEG1": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>CTRL_L0": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>ER1BEG1": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>SW2BEG2": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>WR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>BYP_ALT7": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>WL1BEG_N3": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>SE6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE2->>IMUX_L24": {
            "src_wire": "FAN_BOUNCE2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>NE6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>ER1BEG2": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>SW6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG2",
            "can_invert": "0"
        },
        "INT_L.NW2END0->>FAN_ALT0": {
            "src_wire": "NW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L15": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE3->>IMUX_L3": {
            "src_wire": "FAN_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SW6END2->>WL1BEG1": {
            "src_wire": "SW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>SW2BEG2": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>SS6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L6": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>NL1BEG2": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>NL1BEG1": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>NR1BEG3": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L6": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L6",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L44": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>SW6BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L3": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>LVB_L0": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>WL1BEG0": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>NN2BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG1",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L43": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>FAN_ALT6": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SW6BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>FAN_ALT3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>IMUX_L29": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>FAN_ALT2": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>BYP_ALT7": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.SW6END_N0_3->>NW2BEG0": {
            "src_wire": "SW6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L27": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>ER1BEG3": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>WL1BEG1": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>BYP_ALT5": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>SE2BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L5": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT4->>BYP_L4": {
            "src_wire": "BYP_ALT4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L4",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_6->>BYP_ALT7": {
            "src_wire": "FAN_BOUNCE_S3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L36": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.NN2END3->>SR1BEG3": {
            "src_wire": "NN2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>LVB_L12": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>IMUX_L17": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.NL1END2->>NR1BEG2": {
            "src_wire": "NL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>SE6BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SR1BEG_S0": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>IMUX_L43": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>IMUX_L27": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L27",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NE2BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L19": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>SS2BEG0": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10_WEST->>CLK_L1": {
            "src_wire": "GCLK_L_B10_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L1",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>WL1BEG1": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>WL1BEG_N3": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SE6BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>EE2BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>NN6BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SR1END1->>IMUX_L43": {
            "src_wire": "SR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L43",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SR1BEG3": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG3",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>FAN_ALT5": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>IMUX_L31": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>WW2BEG1": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>IMUX_L47": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L47",
            "can_invert": "0"
        },
        "INT_L.SW6END0->>WW4BEG1": {
            "src_wire": "SW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN1->>IMUX_L30": {
            "src_wire": "GFAN1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>ER1BEG_S0": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>FAN_ALT1": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT1",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L22": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>SS6BEG0": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L45": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L22->>IMUX_L8": {
            "src_wire": "LOGIC_OUTS_L22",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L8",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L14": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L38": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>IMUX_L7": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L32": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B3->>CLK_L0": {
            "src_wire": "GCLK_L_B3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>BYP_ALT5": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.EL1END1->>IMUX_L34": {
            "src_wire": "EL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L44": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>EE2BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L44": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>ER1BEG3": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L29": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>WW4BEG2": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>FAN_ALT7": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L30": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L30",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>IMUX_L15": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>BYP_ALT4": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NW6BEG2": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>FAN_ALT6": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NE2BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG3",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L41": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>FAN_ALT2": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>IMUX_L10": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L32": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>SW2BEG2": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L35": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>NE2BEG2": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>IMUX_L11": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>EE4BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>BYP_ALT0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>BYP_ALT6": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>FAN_ALT5": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L5->>EE2BEG1": {
            "src_wire": "LOGIC_OUTS_L5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG1",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L16": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L19->>IMUX_L42": {
            "src_wire": "LOGIC_OUTS_L19",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>SE2BEG3": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END0->>SS6BEG0": {
            "src_wire": "SE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG0",
            "can_invert": "0"
        },
        "INT_L.SL1END0->>SL1BEG0": {
            "src_wire": "SL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L42": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.EE4END0->>EE2BEG0": {
            "src_wire": "EE4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L8->>NL1BEG_N3": {
            "src_wire": "LOGIC_OUTS_L8",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>IMUX_L5": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11->>GCLK_L_B11_WEST": {
            "src_wire": "GCLK_L_B11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GCLK_L_B11_WEST",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>IMUX_L32": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.ER1END1->>EL1BEG0": {
            "src_wire": "ER1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END2->>EE2BEG2": {
            "src_wire": "EL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L16": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L16",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>IMUX_L0": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.WL1END2->>WW2BEG2": {
            "src_wire": "WL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>EE4BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L10->>WR1BEG3": {
            "src_wire": "LOGIC_OUTS_L10",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>WW2BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NL1END0->>EE2BEG0": {
            "src_wire": "NL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>IMUX_L36": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L36",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NN6BEG1": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L4": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.SE2END2->>SW2BEG2": {
            "src_wire": "SE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L4->>EE2BEG0": {
            "src_wire": "LOGIC_OUTS_L4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>WR1BEG_S0": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>NW2BEG3": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>NW2BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG2",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>NR1BEG3": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NR1BEG3",
            "can_invert": "0"
        },
        "INT_L.WW2END1->>NL1BEG1": {
            "src_wire": "WW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG1",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE6->>BYP_ALT1": {
            "src_wire": "FAN_BOUNCE6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>IMUX_L11": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L11",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>FAN_ALT7": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE3->>BYP_ALT6": {
            "src_wire": "BYP_BOUNCE3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>BYP_ALT3": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>SW6BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>NE2BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END1->>NL1BEG0": {
            "src_wire": "NN6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.WL1END_N1_3->>NW2BEG0": {
            "src_wire": "WL1END_N1_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG0",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>SS2BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>WL1BEG2": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>WW2BEG2": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG2",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>WL1BEG_N3": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L17": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L17",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L5": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_7->>BYP_ALT4": {
            "src_wire": "BYP_BOUNCE_N3_7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L5": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L5",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SL1BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END_S3_0->>IMUX_L39": {
            "src_wire": "EL1END_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L39",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>NE6BEG1": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG1",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L31": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.SL1END2->>IMUX_L13": {
            "src_wire": "SL1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>IMUX_L26": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L14": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.EE4END2->>SE2BEG2": {
            "src_wire": "EE4END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>IMUX_L14": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L14",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L13": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>NL1BEG0": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG0",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>IMUX_L18": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L18",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>NE6BEG2": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.GND_WIRE->>GFAN0": {
            "src_wire": "GND_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L12->>BYP_ALT0": {
            "src_wire": "LOGIC_OUTS_L12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>BYP_ALT1": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NW2END2->>SS6BEG1": {
            "src_wire": "NW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG1",
            "can_invert": "0"
        },
        "INT_L.SR1BEG_S0->>IMUX_L1": {
            "src_wire": "SR1BEG_S0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>SS2BEG0": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.SS2END3->>IMUX_L31": {
            "src_wire": "SS2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L31",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>NE6BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>NN6BEG1": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG1",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>IMUX_L2": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.WR1END2->>IMUX_L20": {
            "src_wire": "WR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L20",
            "can_invert": "0"
        },
        "INT_L.WW2END0->>SW6BEG0": {
            "src_wire": "WW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG0",
            "can_invert": "0"
        },
        "INT_L.NR1END0->>IMUX_L32": {
            "src_wire": "NR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L32",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>FAN_ALT0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.EE2END0->>IMUX_L24": {
            "src_wire": "EE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>BYP_ALT4": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>SS6BEG2": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.NN6END3->>NW6BEG3": {
            "src_wire": "NN6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SE6END3->>LVB_L12": {
            "src_wire": "SE6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>SW2BEG1": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>IMUX_L3": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L40": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.EE4END1->>EE4BEG1": {
            "src_wire": "EE4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>EE2BEG3": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L10": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L10",
            "can_invert": "0"
        },
        "INT_L.SE6END2->>NE6BEG2": {
            "src_wire": "SE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>ER1BEG3": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG3",
            "can_invert": "0"
        },
        "INT_L.SS2END_N0_3->>FAN_ALT0": {
            "src_wire": "SS2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>IMUX_L26": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.NW6END2->>CTRL_L0": {
            "src_wire": "NW6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>SW6BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW6BEG3",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>IMUX_L1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L1",
            "can_invert": "0"
        },
        "INT_L.SS2END0->>SS2BEG0": {
            "src_wire": "SS2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG0",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>WW4BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>SE2BEG1": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SW6END_N0_3->>WW4BEG0": {
            "src_wire": "SW6END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>CTRL_L1": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L34": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>WR1BEG2": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG2",
            "can_invert": "0"
        },
        "INT_L.NW6END3->>NN6BEG3": {
            "src_wire": "NW6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE5->>IMUX_L29": {
            "src_wire": "BYP_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.WW4END3->>WW4BEG3": {
            "src_wire": "WW4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>IMUX_L0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>IMUX_L7": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.WL1END1->>SW2BEG1": {
            "src_wire": "WL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SW2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS6END3->>LH0": {
            "src_wire": "SS6END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LH0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>IMUX_L28": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L2->>SS2BEG2": {
            "src_wire": "LOGIC_OUTS_L2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG2",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>NL1BEG_N3": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.WW2END3->>ER1BEG_S0": {
            "src_wire": "WW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>WW4BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END2->>EE2BEG2": {
            "src_wire": "EE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG2",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>IMUX_L38": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.NE6END1->>EL1BEG0": {
            "src_wire": "NE6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG0",
            "can_invert": "0"
        },
        "INT_L.EE4END3->>NE6BEG3": {
            "src_wire": "EE4END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_4->>IMUX_L15": {
            "src_wire": "FAN_BOUNCE_S3_4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L18->>BYP_ALT1": {
            "src_wire": "LOGIC_OUTS_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NN6END0->>NE6BEG0": {
            "src_wire": "NN6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG0",
            "can_invert": "0"
        },
        "INT_L.WW2END_N0_3->>BYP_ALT0": {
            "src_wire": "WW2END_N0_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.NR1END3->>IMUX_L22": {
            "src_wire": "NR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L22",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE1->>CTRL_L0": {
            "src_wire": "FAN_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CTRL_L0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L6->>IMUX_L37": {
            "src_wire": "LOGIC_OUTS_L6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L37",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>WR1BEG_S0": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B2->>GFAN0": {
            "src_wire": "GCLK_L_B2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "GFAN0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SE2BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG3",
            "can_invert": "0"
        },
        "INT_L.NL1END1->>IMUX_L41": {
            "src_wire": "NL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L41",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE1->>IMUX_L13": {
            "src_wire": "BYP_BOUNCE1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L13",
            "can_invert": "0"
        },
        "INT_L.SE2END1->>IMUX_L34": {
            "src_wire": "SE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L34",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L7": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>SR1BEG2": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L20->>SS6BEG2": {
            "src_wire": "LOGIC_OUTS_L20",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS6BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L15->>IMUX_L15": {
            "src_wire": "LOGIC_OUTS_L15",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L15",
            "can_invert": "0"
        },
        "INT_L.WW4END0->>NN6BEG0": {
            "src_wire": "WW4END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>IMUX_L12": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SS2END2->>BYP_ALT3": {
            "src_wire": "SS2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT6->>BYP_BOUNCE6": {
            "src_wire": "BYP_ALT6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_BOUNCE6",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>EE4BEG3": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE4BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>NW2BEG1": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG1",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L14->>WL1BEG1": {
            "src_wire": "LOGIC_OUTS_L14",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>NW6BEG3": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.EE2END1->>BYP_ALT4": {
            "src_wire": "EE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>EL1BEG2": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>IMUX_L7": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L7",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_2->>IMUX_L38": {
            "src_wire": "FAN_BOUNCE_S3_2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.ER1END0->>BYP_ALT1": {
            "src_wire": "ER1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.ER1END3->>EL1BEG2": {
            "src_wire": "ER1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.LH6->>NW6BEG1": {
            "src_wire": "LH6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END0->>NN2BEG0": {
            "src_wire": "NE2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN2BEG0",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>FAN_ALT6": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.SR1END2->>SE2BEG2": {
            "src_wire": "SR1END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE2BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>IMUX_L45": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L45",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L17->>SE6BEG3": {
            "src_wire": "LOGIC_OUTS_L17",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG3",
            "can_invert": "0"
        },
        "INT_L.WW4END1->>ER1BEG1": {
            "src_wire": "WW4END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.SW2END0->>ER1BEG1": {
            "src_wire": "SW2END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG1",
            "can_invert": "0"
        },
        "INT_L.LVB_L0->>NE6BEG2": {
            "src_wire": "LVB_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE6BEG2",
            "can_invert": "0"
        },
        "INT_L.GFAN0->>FAN_ALT4": {
            "src_wire": "GFAN0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.NW6END0->>NN6BEG0": {
            "src_wire": "NW6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG0",
            "can_invert": "0"
        },
        "INT_L.EL1END0->>IMUX_L40": {
            "src_wire": "EL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L40",
            "can_invert": "0"
        },
        "INT_L.VCC_WIRE->>BYP_ALT0": {
            "src_wire": "VCC_WIRE",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>ER1BEG_S0": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "ER1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.WL1END0->>FAN_ALT4": {
            "src_wire": "WL1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT4",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NN6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NN6BEG3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>BYP_ALT3": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT3",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>FAN_ALT7": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT7",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B10_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B10_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE5->>CLK_L0": {
            "src_wire": "FAN_BOUNCE5",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.NW2END1->>IMUX_L26": {
            "src_wire": "NW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L26",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE_N3_6->>BYP_ALT1": {
            "src_wire": "BYP_BOUNCE_N3_6",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.SL1END1->>IMUX_L42": {
            "src_wire": "SL1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L42",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>FAN_ALT6": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT6",
            "can_invert": "0"
        },
        "INT_L.LH12->>SE6BEG0": {
            "src_wire": "LH12",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG0",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>EL1BEG1": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG1",
            "can_invert": "0"
        },
        "INT_L.WR1END0->>IMUX_L24": {
            "src_wire": "WR1END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L24",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>BYP_ALT6": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.SW2END3->>SS2BEG3": {
            "src_wire": "SW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SS2BEG3",
            "can_invert": "0"
        },
        "INT_L.SW6END1->>WW2BEG1": {
            "src_wire": "SW6END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW2BEG1",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L12": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L23->>SE6BEG1": {
            "src_wire": "LOGIC_OUTS_L23",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        },
        "INT_L.NE6END2->>WW4BEG2": {
            "src_wire": "NE6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L1->>BYP_ALT5": {
            "src_wire": "LOGIC_OUTS_L1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.SR1END_N3_3->>IMUX_L0": {
            "src_wire": "SR1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L0",
            "can_invert": "0"
        },
        "INT_L.BYP_ALT2->>BYP_L2": {
            "src_wire": "BYP_ALT2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_L2",
            "can_invert": "0"
        },
        "INT_L.SS6END2->>SL1BEG2": {
            "src_wire": "SS6END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SW2END2->>IMUX_L28": {
            "src_wire": "SW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L28",
            "can_invert": "0"
        },
        "INT_L.NE2END2->>IMUX_L4": {
            "src_wire": "NE2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L4",
            "can_invert": "0"
        },
        "INT_L.ER1END_N3_3->>FAN_ALT0": {
            "src_wire": "ER1END_N3_3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT0",
            "can_invert": "0"
        },
        "INT_L.NE2END3->>EL1BEG2": {
            "src_wire": "NE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG2",
            "can_invert": "0"
        },
        "INT_L.BYP_BOUNCE4->>IMUX_L44": {
            "src_wire": "BYP_BOUNCE4",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>BYP_ALT6": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L38": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L38",
            "can_invert": "0"
        },
        "INT_L.SL1END3->>WL1BEG2": {
            "src_wire": "SL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WL1BEG2",
            "can_invert": "0"
        },
        "INT_L.SE6END0->>EL1BEG_N3": {
            "src_wire": "SE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.SR1END3->>SL1BEG3": {
            "src_wire": "SR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SL1BEG3",
            "can_invert": "0"
        },
        "INT_L.FAN_BOUNCE_S3_0->>IMUX_L44": {
            "src_wire": "FAN_BOUNCE_S3_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L44",
            "can_invert": "0"
        },
        "INT_L.WW2END2->>IMUX_L29": {
            "src_wire": "WW2END2",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L29",
            "can_invert": "0"
        },
        "INT_L.NN2END1->>IMUX_L19": {
            "src_wire": "NN2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L19",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L0->>WW4BEG0": {
            "src_wire": "LOGIC_OUTS_L0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG0",
            "can_invert": "0"
        },
        "INT_L.LV_L18->>LVB_L12": {
            "src_wire": "LV_L18",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "LVB_L12",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L3->>NW6BEG3": {
            "src_wire": "LOGIC_OUTS_L3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW6BEG3",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L11->>SR1BEG_S0": {
            "src_wire": "LOGIC_OUTS_L11",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SR1BEG_S0",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L13->>IMUX_L35": {
            "src_wire": "LOGIC_OUTS_L13",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L35",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>WR1BEG1": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WR1BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>IMUX_L12": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L12",
            "can_invert": "0"
        },
        "INT_L.SW2END1->>BYP_ALT5": {
            "src_wire": "SW2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT5",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L7->>IMUX_L46": {
            "src_wire": "LOGIC_OUTS_L7",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L16->>WW4BEG2": {
            "src_wire": "LOGIC_OUTS_L16",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG2",
            "can_invert": "0"
        },
        "INT_L.GCLK_L_B11_WEST->>CLK_L0": {
            "src_wire": "GCLK_L_B11_WEST",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "CLK_L0",
            "can_invert": "0"
        },
        "INT_L.EE2END3->>EE2BEG3": {
            "src_wire": "EE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "EE2BEG3",
            "can_invert": "0"
        },
        "INT_L.SE2END3->>BYP_ALT6": {
            "src_wire": "SE2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT6",
            "can_invert": "0"
        },
        "INT_L.NE6END0->>NL1BEG_N3": {
            "src_wire": "NE6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NL1BEG_N3",
            "can_invert": "0"
        },
        "INT_L.NL1BEG_N3->>NW2BEG3": {
            "src_wire": "NL1BEG_N3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.NE2END1->>BYP_ALT1": {
            "src_wire": "NE2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "BYP_ALT1",
            "can_invert": "0"
        },
        "INT_L.NW2END3->>IMUX_L46": {
            "src_wire": "NW2END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L9->>IMUX_L2": {
            "src_wire": "LOGIC_OUTS_L9",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L2",
            "can_invert": "0"
        },
        "INT_L.LOGIC_OUTS_L21->>FAN_ALT3": {
            "src_wire": "LOGIC_OUTS_L21",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "FAN_ALT3",
            "can_invert": "0"
        },
        "INT_L.WR1END3->>NW2BEG3": {
            "src_wire": "WR1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NW2BEG3",
            "can_invert": "0"
        },
        "INT_L.SS6END0->>WW4BEG1": {
            "src_wire": "SS6END0",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "WW4BEG1",
            "can_invert": "0"
        },
        "INT_L.EL1END3->>IMUX_L46": {
            "src_wire": "EL1END3",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "IMUX_L46",
            "can_invert": "0"
        },
        "INT_L.NR1END1->>NE2BEG1": {
            "src_wire": "NR1END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "NE2BEG1",
            "can_invert": "0"
        },
        "INT_L.SS2END1->>SE6BEG1": {
            "src_wire": "SS2END1",
            "is_directional": "1",
            "is_pseudo": "0",
            "dst_wire": "SE6BEG1",
            "can_invert": "0"
        }
    },
    "tile_type": "INT_L",
    "sites": [
        {
            "type": "TIEOFF",
            "name": "X0Y0",
            "site_pins": {
                "HARD0": "GND_WIRE",
                "HARD1": "VCC_WIRE"
            },
            "y_coord": 0,
            "x_coord": 0,
            "prefix": "TIEOFF"
        }
    ]
}
