<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test
should_fail: 0
tags: 6.15 8.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generic/class
top_module: 
files: <a href="../../../../tests/generic/class/class_test_46.sv.html" target="file-frame">tests/generic/class/class_test_46.sv</a>
time_elapsed: 0.086s
</pre>
<pre class="log">
user_time: 0.06557
system_time: 0.020028999999999998
ram_usage: 11660

%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-7" target="file-frame">tests/generic/class/class_test_46.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class macros_as_class_item;
^~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-7" target="file-frame">tests/generic/class/class_test_46.sv:7</a>: syntax error, unexpected IDENTIFIER
class macros_as_class_item;
      ^~~~~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-8" target="file-frame">tests/generic/class/class_test_46.sv:8</a>: Define or directive not defined: &#39;`uvm_component_utils&#39;
 `uvm_component_utils(my_type)
 ^~~~~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-9" target="file-frame">tests/generic/class/class_test_46.sv:9</a>: Define or directive not defined: &#39;`uvm_component_utils_begin&#39;
 `uvm_component_utils_begin(my_type)
 ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-10" target="file-frame">tests/generic/class/class_test_46.sv:10</a>: Define or directive not defined: &#39;`uvm_field_object&#39;
   `uvm_field_object(blah1, F1)
   ^~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-11" target="file-frame">tests/generic/class/class_test_46.sv:11</a>: Define or directive not defined: &#39;`uvm_field_event&#39;
   `uvm_field_event(blah2, F2)
   ^~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-12" target="file-frame">tests/generic/class/class_test_46.sv:12</a>: Define or directive not defined: &#39;`uvm_field_string&#39;
   `uvm_field_string(blah3, F3)
   ^~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-13" target="file-frame">tests/generic/class/class_test_46.sv:13</a>: Define or directive not defined: &#39;`uvm_component_utils_end&#39;
 `uvm_component_utils_end
 ^~~~~~~~~~~~~~~~~~~~~~~~
%Error: <a href="../../../../tests/generic/class/class_test_46.sv.html#l-14" target="file-frame">tests/generic/class/class_test_46.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: Exiting due to 9 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>