19:15:30 INFO  : Registering command handlers for SDK TCF services
19:15:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\temp_xsdb_launch_script.tcl
19:15:34 INFO  : XSCT server has started successfully.
19:15:34 INFO  : Successfully done setting XSCT server connection channel  
19:15:36 INFO  : Successfully done setting SDK workspace  
19:15:36 INFO  : Processing command line option -hwspec C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper.hdf.
19:30:34 INFO  : Registering command handlers for SDK TCF services
19:30:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\temp_xsdb_launch_script.tcl
19:30:38 INFO  : XSCT server has started successfully.
19:30:38 INFO  : Successfully done setting XSCT server connection channel  
19:30:38 INFO  : Successfully done setting SDK workspace  
19:30:38 INFO  : Processing command line option -hwspec C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper.hdf.
19:30:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:45:20 INFO  : FPGA configured successfully with bitstream "C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:47:06 INFO  : 'fpga -state' command is executed.
19:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3EEA' is selected.
19:47:06 INFO  : 'jtag frequency' command is executed.
19:47:06 INFO  : Sourcing of 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:07 INFO  : Context for 'APU' is selected.
19:47:07 INFO  : Hardware design information is loaded from 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:07 INFO  : Context for 'APU' is selected.
19:47:07 INFO  : 'stop' command is executed.
19:47:07 INFO  : 'ps7_init' command is executed.
19:47:07 INFO  : 'ps7_post_config' command is executed.
19:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:08 INFO  : The application 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
loadhw -hw C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
dow C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:08 INFO  : Memory regions updated for context APU
19:47:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:08 INFO  : 'con' command is executed.
19:47:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
con
----------------End of Script----------------

19:47:08 INFO  : Launch script is exported to file 'C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_myip_test.elf_on_local.tcl'
19:47:42 INFO  : Disconnected from the channel tcfchan#1.
19:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:47:43 INFO  : 'fpga -state' command is executed.
19:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3EEA' is selected.
19:47:43 INFO  : 'jtag frequency' command is executed.
19:47:43 INFO  : Sourcing of 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:43 INFO  : Context for 'APU' is selected.
19:47:46 INFO  : Hardware design information is loaded from 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:46 INFO  : Context for 'APU' is selected.
19:47:46 INFO  : 'stop' command is executed.
19:47:47 INFO  : 'ps7_init' command is executed.
19:47:47 INFO  : 'ps7_post_config' command is executed.
19:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:47 INFO  : The application 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
loadhw -hw C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
dow C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:47 INFO  : Memory regions updated for context APU
19:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:47 INFO  : 'con' command is executed.
19:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
con
----------------End of Script----------------

19:47:47 INFO  : Launch script is exported to file 'C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_myip_test.elf_on_local.tcl'
19:49:14 INFO  : Disconnected from the channel tcfchan#2.
19:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:49:15 INFO  : 'fpga -state' command is executed.
19:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3EEA' is selected.
19:49:29 INFO  : 'jtag frequency' command is executed.
19:49:29 INFO  : Sourcing of 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:49:29 INFO  : Context for 'APU' is selected.
19:49:33 INFO  : Hardware design information is loaded from 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:33 INFO  : Context for 'APU' is selected.
19:49:33 INFO  : 'stop' command is executed.
19:49:33 INFO  : 'ps7_init' command is executed.
19:49:33 INFO  : 'ps7_post_config' command is executed.
19:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:34 INFO  : The application 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
loadhw -hw C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
dow C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:34 INFO  : Memory regions updated for context APU
19:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:34 INFO  : 'con' command is executed.
19:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
con
----------------End of Script----------------

19:49:34 INFO  : Launch script is exported to file 'C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_myip_test.elf_on_local.tcl'
19:49:53 INFO  : Disconnected from the channel tcfchan#3.
19:50:13 INFO  : Registering command handlers for SDK TCF services
19:50:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\temp_xsdb_launch_script.tcl
19:50:16 INFO  : XSCT server has started successfully.
19:50:16 INFO  : Successfully done setting XSCT server connection channel  
19:50:17 INFO  : Successfully done setting SDK workspace  
19:50:17 INFO  : Processing command line option -hwspec C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper.hdf.
19:50:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:50:43 INFO  : FPGA configured successfully with bitstream "C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA" && level==0} -index 1' command is executed.
19:51:10 INFO  : 'fpga -state' command is executed.
19:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6B3EEA' is selected.
19:51:11 INFO  : 'jtag frequency' command is executed.
19:51:11 INFO  : Sourcing of 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:51:11 INFO  : Context for 'APU' is selected.
19:51:11 INFO  : Hardware design information is loaded from 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:51:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:11 INFO  : Context for 'APU' is selected.
19:51:11 INFO  : 'stop' command is executed.
19:51:12 INFO  : 'ps7_init' command is executed.
19:51:12 INFO  : 'ps7_post_config' command is executed.
19:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:12 INFO  : The application 'C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
loadhw -hw C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
dow C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/myip_test/Debug/myip_test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:12 INFO  : Memory regions updated for context APU
19:51:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:12 INFO  : 'con' command is executed.
19:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6B3EEA"} -index 0
con
----------------End of Script----------------

19:51:12 INFO  : Launch script is exported to file 'C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_myip_test.elf_on_local.tcl'
19:57:11 INFO  : Disconnected from the channel tcfchan#1.
18:20:20 INFO  : Registering command handlers for SDK TCF services
18:20:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA\lect7_2\led_axi_lite_1\led_axi_lite_1.sdk\temp_xsdb_launch_script.tcl
18:20:24 INFO  : XSCT server has started successfully.
18:20:24 INFO  : Successfully done setting XSCT server connection channel  
18:20:26 INFO  : Successfully done setting SDK workspace  
18:20:26 INFO  : Processing command line option -hwspec C:/FPGA/lect7_2/led_axi_lite_1/led_axi_lite_1.sdk/design_1_wrapper.hdf.
18:20:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
