module dcache (
	input				clk_i,
	input		[4:0]addrs1_i,
	input		[31:0]datord_i,
	input				writeen_i,
	output	[31:0]dators1_o
);

	//Definicion de memoria
	reg		[31:0]datacache	[0:31];
	
	always @(posedge clk_i)
	begin
		if(writeen_i)
			datacache[addrrd_i]	<= datord_i;
	end
	
	assign	dators1_o = datacache[addrs1_i];

endmodule 