Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: FEB_Fpga_A.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FEB_Fpga_A.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FEB_Fpga_A"
Output Format                      : NGC
Target Device                      : xc6slx25-3-csg324

---- Source Options
Top Module Name                    : FEB_Fpga_A
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/CMD_Fifo.vhd" into library work
Parsing entity <CMD_Fifo>.
Parsing architecture <CMD_Fifo_a> of entity <cmd_fifo>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd" into library work
Parsing entity <memc3_infrastructure>.
Parsing architecture <syn> of entity <memc3_infrastructure>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd" into library work
Parsing entity <LPDDR_Ctrl>.
Parsing architecture <arc> of entity <lpddr_ctrl>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/AFE_DP_Pipeline.vhd" into library work
Parsing entity <AFE_DP_Pipeline>.
Parsing architecture <AFE_DP_Pipeline_a> of entity <afe_dp_pipeline>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/DAC_Ram.vhd" into library work
Parsing entity <DAC_Ram>.
Parsing architecture <DAC_Ram_a> of entity <dac_ram>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SysPLL.vhd" into library work
Parsing entity <SysPLL>.
Parsing architecture <xilinx> of entity <syspll>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/Hist_Ram.vhd" into library work
Parsing entity <Hist_Ram>.
Parsing architecture <Hist_Ram_a> of entity <hist_ram>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LVDSTxBuff.vhd" into library work
Parsing entity <LVDSTxBuff>.
Parsing architecture <LVDSTxBuff_a> of entity <lvdstxbuff>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SCFIFO_32x256.vhd" into library work
Parsing entity <SCFIFO_32x256>.
Parsing architecture <SCFIFO_32x256_a> of entity <scfifo_32x256>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/DP_Ram_1kx16.vhd" into library work
Parsing entity <DP_Ram_1kx16>.
Parsing architecture <DP_Ram_1kx16_a> of entity <dp_ram_1kx16>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SCFIFO_1kx16.vhd" into library work
Parsing entity <SCFIFO_1kx16>.
Parsing architecture <SCFIFO_1kx16_a> of entity <scfifo_1kx16>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/FIFO_DC_32x1.vhd" into library work
Parsing entity <FIFO_DC_32x1>.
Parsing architecture <FIFO_DC_32x1_a> of entity <fifo_dc_32x1>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/AFE_FRONT_Pipeline.vhd" into library work
Parsing entity <AFE_FRONT_Pipeline>.
Parsing architecture <AFE_FRONT_Pipeline_a> of entity <afe_front_pipeline>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" into library work
Parsing package <Proj_Defs>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 463. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 470. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 477. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 478. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 488. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 489. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" Line 490. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_data_ddr_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_data_ddr_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_data_ddr_s8_diff> of entity <serdes_1_to_n_data_ddr_s8_diff>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_clk_ddr_s8_diff.vhd" into library work
Parsing entity <serdes_1_to_n_clk_ddr_s8_diff>.
Parsing architecture <arch_serdes_1_to_n_clk_ddr_s8_diff> of entity <serdes_1_to_n_clk_ddr_s8_diff>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" into library work
Parsing entity <One_Wire>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 13. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 14. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 15. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <one_wire>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" into library work
Parsing entity <FM_Tx>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 18. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural_Tx> of entity <fm_tx>.
Parsing entity <FM_Rx>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 171. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 172. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural_Rx> of entity <fm_rx>.
Parsing entity <TClk_Tx>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 313. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural_TTx> of entity <tclk_tx>.
Parsing entity <TClk_Rx>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 440. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural_TRx> of entity <tclk_rx>.
Parsing entity <BS_Rx>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" Line 566. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural_BRx> of entity <bs_rx>.
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" into library work
Parsing entity <FEB_Fpga_A>.
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 58. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 59. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 60. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 69. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 70. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 74. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 76. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 77. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 81. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 84. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <behavioural> of entity <feb_fpga_a>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FEB_Fpga_A> (architecture <behavioural>) from library <work>.

Elaborating entity <SysPLL> (architecture <xilinx>) from library <work>.

Elaborating entity <LPDDR_Ctrl> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" Line 222: Net <ZIO_IODRP_SDO> does not have a driver.
WARNING:HDLCompiler:634 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" Line 236: Net <ZIO_IN> does not have a driver.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <One_Wire> (architecture <behavioural>) from library <work>.
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 314. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 361. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" Line 367: onewrrdrom should be on the sensitivity list of the process

Elaborating entity <FM_Tx> (architecture <behavioural_Tx>) with generics from library <work>.

Elaborating entity <LVDSTxBuff> (architecture <LVDSTxBuff_a>) from library <work>.

Elaborating entity <FM_Rx> (architecture <behavioural_Rx>) with generics from library <work>.

Elaborating entity <CMD_Fifo> (architecture <CMD_Fifo_a>) from library <work>.

Elaborating entity <DAC_Ram> (architecture <DAC_Ram_a>) from library <work>.

Elaborating entity <SCFIFO_32x256> (architecture <SCFIFO_32x256_a>) from library <work>.

Elaborating entity <SCFIFO_1kx16> (architecture <SCFIFO_1kx16_a>) from library <work>.

Elaborating entity <FIFO_DC_32x1> (architecture <FIFO_DC_32x1_a>) from library <work>.

Elaborating entity <Hist_Ram> (architecture <Hist_Ram_a>) from library <work>.

Elaborating entity <serdes_1_to_n_clk_ddr_s8_diff> (architecture <arch_serdes_1_to_n_clk_ddr_s8_diff>) with generics from library <work>.

Elaborating entity <serdes_1_to_n_data_ddr_s8_diff> (architecture <arch_serdes_1_to_n_data_ddr_s8_diff>) with generics from library <work>.

Elaborating entity <AFE_DP_Pipeline> (architecture <AFE_DP_Pipeline_a>) from library <work>.

Elaborating entity <AFE_FRONT_Pipeline> (architecture <AFE_FRONT_Pipeline_a>) from library <work>.

Elaborating entity <DP_Ram_1kx16> (architecture <DP_Ram_1kx16_a>) from library <work>.
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 846. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 702: Assignment to peak ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 846. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 1477. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 1914. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 2072. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" Line 1094: Assignment to seq_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FEB_Fpga_A>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd".
WARNING:Xst:647 - Input <GPI1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 375: Output port <c3_clk0> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 375: Output port <c3_p2_wr_error> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 375: Output port <c3_p3_rd_overflow> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 375: Output port <c3_p3_rd_error> of the instance <LPDDRCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 448: Output port <Rx_Out_Parity_Err> of the instance <FMRx1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 458: Output port <full> of the instance <CmdFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 473: Output port <full> of the instance <uBunchBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 484: Output port <full> of the instance <DDRAddrBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 495: Output port <full> of the instance <EventBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 507: Output port <full> of the instance <DRAMRdBuff> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 528: Output port <dout> of the instance <GenOnePerAFE[0].EvBuffStatFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 528: Output port <full> of the instance <GenOnePerAFE[0].EvBuffStatFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 561: Output port <debug> of the instance <GenOnePerAFE[0].LVDSInDat> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 528: Output port <dout> of the instance <GenOnePerAFE[1].EvBuffStatFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 528: Output port <full> of the instance <GenOnePerAFE[1].EvBuffStatFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" line 561: Output port <debug> of the instance <GenOnePerAFE[1].LVDSInDat> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <SerdesRst>.
    Found 1-bit register for signal <DACLd>.
    Found 1-bit register for signal <DACClk>.
    Found 1-bit register for signal <SqWav>.
    Found 1-bit register for signal <Debug<9>>.
    Found 1-bit register for signal <Debug<8>>.
    Found 1-bit register for signal <Debug<7>>.
    Found 1-bit register for signal <Debug<6>>.
    Found 1-bit register for signal <Debug<5>>.
    Found 1-bit register for signal <Debug<4>>.
    Found 1-bit register for signal <Debug<3>>.
    Found 1-bit register for signal <Debug<2>>.
    Found 1-bit register for signal <Debug<1>>.
    Found 1-bit register for signal <EvenWrtDone<0>>.
    Found 1-bit register for signal <PipeWrt<0>>.
    Found 1-bit register for signal <ADCSmplGate<0>>.
    Found 1-bit register for signal <GateReq<0>>.
    Found 1-bit register for signal <SlipReq<0>>.
    Found 1-bit register for signal <Hist_wena<0>>.
    Found 1-bit register for signal <HistInit<0>>.
    Found 1-bit register for signal <Avg_Req<0>>.
    Found 1-bit register for signal <Ins<0><0><5>>.
    Found 1-bit register for signal <Ins<0><0><4>>.
    Found 1-bit register for signal <Ins<0><0><3>>.
    Found 1-bit register for signal <Ins<0><0><2>>.
    Found 1-bit register for signal <Ins<0><0><1>>.
    Found 1-bit register for signal <Ins<0><0><0>>.
    Found 1-bit register for signal <Avg_En<0><0>>.
    Found 1-bit register for signal <AFE_Wrt<0><0>>.
    Found 1-bit register for signal <In_Seq_Stat<0><0>>.
    Found 1-bit register for signal <Ins<0><1><5>>.
    Found 1-bit register for signal <Ins<0><1><4>>.
    Found 1-bit register for signal <Ins<0><1><3>>.
    Found 1-bit register for signal <Ins<0><1><2>>.
    Found 1-bit register for signal <Ins<0><1><1>>.
    Found 1-bit register for signal <Ins<0><1><0>>.
    Found 1-bit register for signal <Avg_En<0><1>>.
    Found 1-bit register for signal <AFE_Wrt<0><1>>.
    Found 1-bit register for signal <In_Seq_Stat<0><1>>.
    Found 1-bit register for signal <Ins<0><2><5>>.
    Found 1-bit register for signal <Ins<0><2><4>>.
    Found 1-bit register for signal <Ins<0><2><3>>.
    Found 1-bit register for signal <Ins<0><2><2>>.
    Found 1-bit register for signal <Ins<0><2><1>>.
    Found 1-bit register for signal <Ins<0><2><0>>.
    Found 1-bit register for signal <Avg_En<0><2>>.
    Found 1-bit register for signal <AFE_Wrt<0><2>>.
    Found 1-bit register for signal <In_Seq_Stat<0><2>>.
    Found 1-bit register for signal <Ins<0><3><5>>.
    Found 1-bit register for signal <Ins<0><3><4>>.
    Found 1-bit register for signal <Ins<0><3><3>>.
    Found 1-bit register for signal <Ins<0><3><2>>.
    Found 1-bit register for signal <Ins<0><3><1>>.
    Found 1-bit register for signal <Ins<0><3><0>>.
    Found 1-bit register for signal <Avg_En<0><3>>.
    Found 1-bit register for signal <AFE_Wrt<0><3>>.
    Found 1-bit register for signal <In_Seq_Stat<0><3>>.
    Found 1-bit register for signal <Ins<0><4><5>>.
    Found 1-bit register for signal <Ins<0><4><4>>.
    Found 1-bit register for signal <Ins<0><4><3>>.
    Found 1-bit register for signal <Ins<0><4><2>>.
    Found 1-bit register for signal <Ins<0><4><1>>.
    Found 1-bit register for signal <Ins<0><4><0>>.
    Found 1-bit register for signal <Avg_En<0><4>>.
    Found 1-bit register for signal <AFE_Wrt<0><4>>.
    Found 1-bit register for signal <In_Seq_Stat<0><4>>.
    Found 1-bit register for signal <Ins<0><5><5>>.
    Found 1-bit register for signal <Ins<0><5><4>>.
    Found 1-bit register for signal <Ins<0><5><3>>.
    Found 1-bit register for signal <Ins<0><5><2>>.
    Found 1-bit register for signal <Ins<0><5><1>>.
    Found 1-bit register for signal <Ins<0><5><0>>.
    Found 1-bit register for signal <Avg_En<0><5>>.
    Found 1-bit register for signal <AFE_Wrt<0><5>>.
    Found 1-bit register for signal <In_Seq_Stat<0><5>>.
    Found 1-bit register for signal <Ins<0><6><5>>.
    Found 1-bit register for signal <Ins<0><6><4>>.
    Found 1-bit register for signal <Ins<0><6><3>>.
    Found 1-bit register for signal <Ins<0><6><2>>.
    Found 1-bit register for signal <Ins<0><6><1>>.
    Found 1-bit register for signal <Ins<0><6><0>>.
    Found 1-bit register for signal <Avg_En<0><6>>.
    Found 1-bit register for signal <AFE_Wrt<0><6>>.
    Found 1-bit register for signal <In_Seq_Stat<0><6>>.
    Found 1-bit register for signal <Ins<0><7><5>>.
    Found 1-bit register for signal <Ins<0><7><4>>.
    Found 1-bit register for signal <Ins<0><7><3>>.
    Found 1-bit register for signal <Ins<0><7><2>>.
    Found 1-bit register for signal <Ins<0><7><1>>.
    Found 1-bit register for signal <Ins<0><7><0>>.
    Found 1-bit register for signal <Avg_En<0><7>>.
    Found 1-bit register for signal <AFE_Wrt<0><7>>.
    Found 1-bit register for signal <In_Seq_Stat<0><7>>.
    Found 1-bit register for signal <EvenWrtDone<1>>.
    Found 1-bit register for signal <PipeWrt<1>>.
    Found 1-bit register for signal <ADCSmplGate<1>>.
    Found 1-bit register for signal <GateReq<1>>.
    Found 1-bit register for signal <SlipReq<1>>.
    Found 1-bit register for signal <Hist_wena<1>>.
    Found 1-bit register for signal <HistInit<1>>.
    Found 1-bit register for signal <Avg_Req<1>>.
    Found 1-bit register for signal <Ins<1><0><5>>.
    Found 1-bit register for signal <Ins<1><0><4>>.
    Found 1-bit register for signal <Ins<1><0><3>>.
    Found 1-bit register for signal <Ins<1><0><2>>.
    Found 1-bit register for signal <Ins<1><0><1>>.
    Found 1-bit register for signal <Ins<1><0><0>>.
    Found 1-bit register for signal <Avg_En<1><0>>.
    Found 1-bit register for signal <AFE_Wrt<1><0>>.
    Found 1-bit register for signal <In_Seq_Stat<1><0>>.
    Found 1-bit register for signal <Ins<1><1><5>>.
    Found 1-bit register for signal <Ins<1><1><4>>.
    Found 1-bit register for signal <Ins<1><1><3>>.
    Found 1-bit register for signal <Ins<1><1><2>>.
    Found 1-bit register for signal <Ins<1><1><1>>.
    Found 1-bit register for signal <Ins<1><1><0>>.
    Found 1-bit register for signal <Avg_En<1><1>>.
    Found 1-bit register for signal <AFE_Wrt<1><1>>.
    Found 1-bit register for signal <In_Seq_Stat<1><1>>.
    Found 1-bit register for signal <Ins<1><2><5>>.
    Found 1-bit register for signal <Ins<1><2><4>>.
    Found 1-bit register for signal <Ins<1><2><3>>.
    Found 1-bit register for signal <Ins<1><2><2>>.
    Found 1-bit register for signal <Ins<1><2><1>>.
    Found 1-bit register for signal <Ins<1><2><0>>.
    Found 1-bit register for signal <Avg_En<1><2>>.
    Found 1-bit register for signal <AFE_Wrt<1><2>>.
    Found 1-bit register for signal <In_Seq_Stat<1><2>>.
    Found 1-bit register for signal <Ins<1><3><5>>.
    Found 1-bit register for signal <Ins<1><3><4>>.
    Found 1-bit register for signal <Ins<1><3><3>>.
    Found 1-bit register for signal <Ins<1><3><2>>.
    Found 1-bit register for signal <Ins<1><3><1>>.
    Found 1-bit register for signal <Ins<1><3><0>>.
    Found 1-bit register for signal <Avg_En<1><3>>.
    Found 1-bit register for signal <AFE_Wrt<1><3>>.
    Found 1-bit register for signal <In_Seq_Stat<1><3>>.
    Found 1-bit register for signal <Ins<1><4><5>>.
    Found 1-bit register for signal <Ins<1><4><4>>.
    Found 1-bit register for signal <Ins<1><4><3>>.
    Found 1-bit register for signal <Ins<1><4><2>>.
    Found 1-bit register for signal <Ins<1><4><1>>.
    Found 1-bit register for signal <Ins<1><4><0>>.
    Found 1-bit register for signal <Avg_En<1><4>>.
    Found 1-bit register for signal <AFE_Wrt<1><4>>.
    Found 1-bit register for signal <In_Seq_Stat<1><4>>.
    Found 1-bit register for signal <Ins<1><5><5>>.
    Found 1-bit register for signal <Ins<1><5><4>>.
    Found 1-bit register for signal <Ins<1><5><3>>.
    Found 1-bit register for signal <Ins<1><5><2>>.
    Found 1-bit register for signal <Ins<1><5><1>>.
    Found 1-bit register for signal <Ins<1><5><0>>.
    Found 1-bit register for signal <Avg_En<1><5>>.
    Found 1-bit register for signal <AFE_Wrt<1><5>>.
    Found 1-bit register for signal <In_Seq_Stat<1><5>>.
    Found 1-bit register for signal <Ins<1><6><5>>.
    Found 1-bit register for signal <Ins<1><6><4>>.
    Found 1-bit register for signal <Ins<1><6><3>>.
    Found 1-bit register for signal <Ins<1><6><2>>.
    Found 1-bit register for signal <Ins<1><6><1>>.
    Found 1-bit register for signal <Ins<1><6><0>>.
    Found 1-bit register for signal <Avg_En<1><6>>.
    Found 1-bit register for signal <AFE_Wrt<1><6>>.
    Found 1-bit register for signal <In_Seq_Stat<1><6>>.
    Found 1-bit register for signal <Ins<1><7><5>>.
    Found 1-bit register for signal <Ins<1><7><4>>.
    Found 1-bit register for signal <Ins<1><7><3>>.
    Found 1-bit register for signal <Ins<1><7><2>>.
    Found 1-bit register for signal <Ins<1><7><1>>.
    Found 1-bit register for signal <Ins<1><7><0>>.
    Found 1-bit register for signal <Avg_En<1><7>>.
    Found 1-bit register for signal <AFE_Wrt<1><7>>.
    Found 1-bit register for signal <In_Seq_Stat<1><7>>.
    Found 1-bit register for signal <AFEClk>.
    Found 1-bit register for signal <DACDat>.
    Found 1-bit register for signal <Dev_Sel>.
    Found 1-bit register for signal <ODFifoWrReq>.
    Found 1-bit register for signal <ODFifoRdReq>.
    Found 1-bit register for signal <Buff_Rst>.
    Found 1-bit register for signal <WrtCmdEn>.
    Found 1-bit register for signal <SDrd_en>.
    Found 1-bit register for signal <SDRdCmdEn>.
    Found 1-bit register for signal <RdHi_LoSel>.
    Found 1-bit register for signal <Even_Odd>.
    Found 1-bit register for signal <SDwr_en>.
    Found 1-bit register for signal <WrtHi_LoSel>.
    Found 1-bit register for signal <PulseSel>.
    Found 1-bit register for signal <FlashGate>.
    Found 1-bit register for signal <FlashEn>.
    Found 1-bit register for signal <LEDSrc>.
    Found 1-bit register for signal <DDR_Reset>.
    Found 1-bit register for signal <AFESDI>.
    Found 1-bit register for signal <AFESClk>.
    Found 1-bit register for signal <AFERst>.
    Found 1-bit register for signal <TrgSrc>.
    Found 1-bit register for signal <TrigReq>.
    Found 1-bit register for signal <TrigReqD>.
    Found 1-bit register for signal <GPO>.
    Found 1-bit register for signal <RdDone>.
    Found 1-bit register for signal <HistMode>.
    Found 1-bit register for signal <FMTxBuff_wreq>.
    Found 1-bit register for signal <SlfTrgEn>.
    Found 1-bit register for signal <Hist_wenb<0>>.
    Found 1-bit register for signal <Hist_wenb<1>>.
    Found 1-bit register for signal <uBunchWrt>.
    Found 1-bit register for signal <uBunchRd>.
    Found 1-bit register for signal <TmgSrcSel>.
    Found 1-bit register for signal <BeamOn>.
    Found 1-bit register for signal <EvBuffStat_rden>.
    Found 1-bit register for signal <EvBuffWrt>.
    Found 1-bit register for signal <EvBuffRd>.
    Found 1-bit register for signal <PageRdReq>.
    Found 1-bit register for signal <PageRdStat>.
    Found 1-bit register for signal <DRAMRdBuffWrt>.
    Found 1-bit register for signal <DRAMRdBuffRd>.
    Found 1-bit register for signal <FBDiv>.
    Found 2-bit register for signal <AFEPDn>.
    Found 2-bit register for signal <AFECS>.
    Found 3-bit register for signal <DACCS>.
    Found 8-bit register for signal <MaskReg<0>>.
    Found 8-bit register for signal <MaskReg<1>>.
    Found 8-bit register for signal <EvOvf<0>>.
    Found 8-bit register for signal <EvOvf<1>>.
    Found 10-bit register for signal <DPFrontRdAd<0>>.
    Found 10-bit register for signal <HistAddra<0>>.
    Found 10-bit register for signal <HistAdaReg<0>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><0>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><0>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><0>>.
    Found 10-bit register for signal <InWdCnt<0><0>>.
    Found 10-bit register for signal <ADCSmplCntr<0><0>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><1>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><1>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><1>>.
    Found 10-bit register for signal <InWdCnt<0><1>>.
    Found 10-bit register for signal <ADCSmplCntr<0><1>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><2>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><2>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><2>>.
    Found 10-bit register for signal <InWdCnt<0><2>>.
    Found 10-bit register for signal <ADCSmplCntr<0><2>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><3>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><3>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><3>>.
    Found 10-bit register for signal <InWdCnt<0><3>>.
    Found 10-bit register for signal <ADCSmplCntr<0><3>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><4>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><4>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><4>>.
    Found 10-bit register for signal <InWdCnt<0><4>>.
    Found 10-bit register for signal <ADCSmplCntr<0><4>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><5>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><5>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><5>>.
    Found 10-bit register for signal <InWdCnt<0><5>>.
    Found 10-bit register for signal <ADCSmplCntr<0><5>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><6>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><6>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><6>>.
    Found 10-bit register for signal <InWdCnt<0><6>>.
    Found 10-bit register for signal <ADCSmplCntr<0><6>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<0><7>>.
    Found 10-bit register for signal <WrtWdCntAdLo<0><7>>.
    Found 10-bit register for signal <WrtWdCntAdHi<0><7>>.
    Found 10-bit register for signal <InWdCnt<0><7>>.
    Found 10-bit register for signal <ADCSmplCntr<0><7>>.
    Found 10-bit register for signal <DPFrontRdAd<1>>.
    Found 10-bit register for signal <HistAddra<1>>.
    Found 10-bit register for signal <HistAdaReg<1>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><0>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><0>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><0>>.
    Found 10-bit register for signal <InWdCnt<1><0>>.
    Found 10-bit register for signal <ADCSmplCntr<1><0>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><1>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><1>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><1>>.
    Found 10-bit register for signal <InWdCnt<1><1>>.
    Found 10-bit register for signal <ADCSmplCntr<1><1>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><2>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><2>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><2>>.
    Found 10-bit register for signal <InWdCnt<1><2>>.
    Found 10-bit register for signal <ADCSmplCntr<1><2>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><3>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><3>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><3>>.
    Found 10-bit register for signal <InWdCnt<1><3>>.
    Found 10-bit register for signal <ADCSmplCntr<1><3>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><4>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><4>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><4>>.
    Found 10-bit register for signal <InWdCnt<1><4>>.
    Found 10-bit register for signal <ADCSmplCntr<1><4>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><5>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><5>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><5>>.
    Found 10-bit register for signal <InWdCnt<1><5>>.
    Found 10-bit register for signal <ADCSmplCntr<1><5>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><6>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><6>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><6>>.
    Found 10-bit register for signal <InWdCnt<1><6>>.
    Found 10-bit register for signal <ADCSmplCntr<1><6>>.
    Found 10-bit register for signal <Buff_Wrt_Ptr<1><7>>.
    Found 10-bit register for signal <WrtWdCntAdLo<1><7>>.
    Found 10-bit register for signal <WrtWdCntAdHi<1><7>>.
    Found 10-bit register for signal <InWdCnt<1><7>>.
    Found 10-bit register for signal <ADCSmplCntr<1><7>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><0>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><1>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><2>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><3>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><4>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><5>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><6>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<0><7>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><0>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><1>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><2>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><3>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><4>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><5>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><6>>.
    Found 10-bit register for signal <Buff_Rd_Ptr<1><7>>.
    Found 8-bit register for signal <DPWrtAd<0>>.
    Found 8-bit register for signal <DPWrtAd<1>>.
    Found 8-bit register for signal <DPRdAd<0>>.
    Found 8-bit register for signal <HistWidth<0>>.
    Found 8-bit register for signal <DPRdAd<1>>.
    Found 8-bit register for signal <HistWidth<1>>.
    Found 8-bit register for signal <Counter1us>.
    Found 8-bit register for signal <NoHIts<0>>.
    Found 8-bit register for signal <NoHIts<1>>.
    Found 8-bit register for signal <PageWdCount>.
    Found 2-bit register for signal <iWrtDL<0>>.
    Found 2-bit register for signal <HistTimer<0>>.
    Found 2-bit register for signal <HistEnDl<0>>.
    Found 2-bit register for signal <SlfTrgEdge<0><0>>.
    Found 2-bit register for signal <SlfTrgEdge<0><1>>.
    Found 2-bit register for signal <SlfTrgEdge<0><2>>.
    Found 2-bit register for signal <SlfTrgEdge<0><3>>.
    Found 2-bit register for signal <SlfTrgEdge<0><4>>.
    Found 2-bit register for signal <SlfTrgEdge<0><5>>.
    Found 2-bit register for signal <SlfTrgEdge<0><6>>.
    Found 2-bit register for signal <SlfTrgEdge<0><7>>.
    Found 2-bit register for signal <iWrtDL<1>>.
    Found 2-bit register for signal <HistTimer<1>>.
    Found 2-bit register for signal <HistEnDl<1>>.
    Found 2-bit register for signal <SlfTrgEdge<1><0>>.
    Found 2-bit register for signal <SlfTrgEdge<1><1>>.
    Found 2-bit register for signal <SlfTrgEdge<1><2>>.
    Found 2-bit register for signal <SlfTrgEdge<1><3>>.
    Found 2-bit register for signal <SlfTrgEdge<1><4>>.
    Found 2-bit register for signal <SlfTrgEdge<1><5>>.
    Found 2-bit register for signal <SlfTrgEdge<1><6>>.
    Found 2-bit register for signal <SlfTrgEdge<1><7>>.
    Found 2-bit register for signal <AFE_Num>.
    Found 2-bit register for signal <RDDL>.
    Found 2-bit register for signal <WRDL>.
    Found 2-bit register for signal <RampGate>.
    Found 2-bit register for signal <Octal_Shift>.
    Found 2-bit register for signal <Muxad>.
    Found 2-bit register for signal <MuxadReg>.
    Found 2-bit register for signal <HistEnReq>.
    Found 2-bit register for signal <HistEn>.
    Found 12-bit register for signal <GateWidth<0>>.
    Found 12-bit register for signal <Triplet<0><0>>.
    Found 12-bit register for signal <Triplet<0><1>>.
    Found 12-bit register for signal <Triplet<0><2>>.
    Found 12-bit register for signal <uBunchOffset<0>>.
    Found 12-bit register for signal <Ped_Reg<0><0>>.
    Found 12-bit register for signal <Diff_Reg<0><0>>.
    Found 12-bit register for signal <Ped_Reg<0><1>>.
    Found 12-bit register for signal <Diff_Reg<0><1>>.
    Found 12-bit register for signal <Ped_Reg<0><2>>.
    Found 12-bit register for signal <Diff_Reg<0><2>>.
    Found 12-bit register for signal <Ped_Reg<0><3>>.
    Found 12-bit register for signal <Diff_Reg<0><3>>.
    Found 12-bit register for signal <Ped_Reg<0><4>>.
    Found 12-bit register for signal <Diff_Reg<0><4>>.
    Found 12-bit register for signal <Ped_Reg<0><5>>.
    Found 12-bit register for signal <Diff_Reg<0><5>>.
    Found 12-bit register for signal <Ped_Reg<0><6>>.
    Found 12-bit register for signal <Diff_Reg<0><6>>.
    Found 12-bit register for signal <Ped_Reg<0><7>>.
    Found 12-bit register for signal <Diff_Reg<0><7>>.
    Found 12-bit register for signal <GateWidth<1>>.
    Found 12-bit register for signal <Triplet<1><0>>.
    Found 12-bit register for signal <Triplet<1><1>>.
    Found 12-bit register for signal <Triplet<1><2>>.
    Found 12-bit register for signal <uBunchOffset<1>>.
    Found 12-bit register for signal <Ped_Reg<1><0>>.
    Found 12-bit register for signal <Diff_Reg<1><0>>.
    Found 12-bit register for signal <Ped_Reg<1><1>>.
    Found 12-bit register for signal <Diff_Reg<1><1>>.
    Found 12-bit register for signal <Ped_Reg<1><2>>.
    Found 12-bit register for signal <Diff_Reg<1><2>>.
    Found 12-bit register for signal <Ped_Reg<1><3>>.
    Found 12-bit register for signal <Diff_Reg<1><3>>.
    Found 12-bit register for signal <Ped_Reg<1><4>>.
    Found 12-bit register for signal <Diff_Reg<1><4>>.
    Found 12-bit register for signal <Ped_Reg<1><5>>.
    Found 12-bit register for signal <Diff_Reg<1><5>>.
    Found 12-bit register for signal <Ped_Reg<1><6>>.
    Found 12-bit register for signal <Diff_Reg<1><6>>.
    Found 12-bit register for signal <Ped_Reg<1><7>>.
    Found 12-bit register for signal <Diff_Reg<1><7>>.
    Found 12-bit register for signal <AddrReg>.
    Found 12-bit register for signal <BiasTarget<0>>.
    Found 12-bit register for signal <BiasTarget<1>>.
    Found 12-bit register for signal <BiasActual<0>>.
    Found 12-bit register for signal <BiasActual<1>>.
    Found 4-bit register for signal <Slippause<0>>.
    Found 4-bit register for signal <Slippause<1>>.
    Found 4-bit register for signal <MuxEn>.
    Found 4-bit register for signal <ResetCount>.
    Found 4-bit register for signal <Event_Builder>.
    Found 4-bit register for signal <Read_Seq_Stat>.
    Found 4-bit register for signal <DDR_Write_Seq>.
    Found 3-bit register for signal <DoneDly<0>>.
    Found 3-bit register for signal <Input_Seqs<0><0>>.
    Found 3-bit register for signal <Input_Seqs<0><1>>.
    Found 3-bit register for signal <Input_Seqs<0><2>>.
    Found 3-bit register for signal <Input_Seqs<0><3>>.
    Found 3-bit register for signal <Input_Seqs<0><4>>.
    Found 3-bit register for signal <Input_Seqs<0><5>>.
    Found 3-bit register for signal <Input_Seqs<0><6>>.
    Found 3-bit register for signal <Input_Seqs<0><7>>.
    Found 3-bit register for signal <DoneDly<1>>.
    Found 3-bit register for signal <Input_Seqs<1><0>>.
    Found 3-bit register for signal <Input_Seqs<1><1>>.
    Found 3-bit register for signal <Input_Seqs<1><2>>.
    Found 3-bit register for signal <Input_Seqs<1><3>>.
    Found 3-bit register for signal <Input_Seqs<1><4>>.
    Found 3-bit register for signal <Input_Seqs<1><5>>.
    Found 3-bit register for signal <Input_Seqs<1><6>>.
    Found 3-bit register for signal <Input_Seqs<1><7>>.
    Found 3-bit register for signal <Chan_Num>.
    Found 3-bit register for signal <ClkDiv>.
    Found 3-bit register for signal <SDWrtCmd>.
    Found 3-bit register for signal <SDRdCmd>.
    Found 3-bit register for signal <MuxSelReg>.
    Found 3-bit register for signal <SClkDL>.
    Found 3-bit register for signal <DDR_Read_Seq>.
    Found 3-bit register for signal <DDRWrtSeqStat>.
    Found 3-bit register for signal <GPOCount>.
    Found 3-bit register for signal <HistChan>.
    Found 32-bit register for signal <Hist_Data<0>>.
    Found 32-bit register for signal <Hist_Data<1>>.
    Found 32-bit register for signal <SDWrtDat>.
    Found 32-bit register for signal <UpTimeStage>.
    Found 32-bit register for signal <UpTimeCount>.
    Found 32-bit register for signal <TestCount>.
    Found 32-bit register for signal <uBunch>.
    Found 5-bit register for signal <Pad_Avg_Count<0>>.
    Found 5-bit register for signal <Pad_Avg_Count<1>>.
    Found 5-bit register for signal <BitCount>.
    Found 5-bit register for signal <ControllerNo>.
    Found 5-bit register for signal <PortNo>.
    Found 12-bit register for signal <IntTrgThresh<0><0>>.
    Found 12-bit register for signal <IntTrgThresh<0><1>>.
    Found 12-bit register for signal <IntTrgThresh<0><2>>.
    Found 12-bit register for signal <IntTrgThresh<0><3>>.
    Found 12-bit register for signal <IntTrgThresh<0><4>>.
    Found 12-bit register for signal <IntTrgThresh<0><5>>.
    Found 12-bit register for signal <IntTrgThresh<0><6>>.
    Found 12-bit register for signal <IntTrgThresh<0><7>>.
    Found 12-bit register for signal <IntTrgThresh<1><0>>.
    Found 12-bit register for signal <IntTrgThresh<1><1>>.
    Found 12-bit register for signal <IntTrgThresh<1><2>>.
    Found 12-bit register for signal <IntTrgThresh<1><3>>.
    Found 12-bit register for signal <IntTrgThresh<1><4>>.
    Found 12-bit register for signal <IntTrgThresh<1><5>>.
    Found 12-bit register for signal <IntTrgThresh<1><6>>.
    Found 12-bit register for signal <IntTrgThresh<1><7>>.
    Found 16-bit register for signal <Ped_Avg<0><0>>.
    Found 16-bit register for signal <Ped_Avg<0><1>>.
    Found 16-bit register for signal <Ped_Avg<0><2>>.
    Found 16-bit register for signal <Ped_Avg<0><3>>.
    Found 16-bit register for signal <Ped_Avg<0><4>>.
    Found 16-bit register for signal <Ped_Avg<0><5>>.
    Found 16-bit register for signal <Ped_Avg<0><6>>.
    Found 16-bit register for signal <Ped_Avg<0><7>>.
    Found 16-bit register for signal <Ped_Avg<1><0>>.
    Found 16-bit register for signal <Ped_Avg<1><1>>.
    Found 16-bit register for signal <Ped_Avg<1><2>>.
    Found 16-bit register for signal <Ped_Avg<1><3>>.
    Found 16-bit register for signal <Ped_Avg<1><4>>.
    Found 16-bit register for signal <Ped_Avg<1><5>>.
    Found 16-bit register for signal <Ped_Avg<1><6>>.
    Found 16-bit register for signal <Ped_Avg<1><7>>.
    Found 16-bit register for signal <CDStage>.
    Found 16-bit register for signal <EventWdCnt>.
    Found 16-bit register for signal <NxtWdCount>.
    Found 16-bit register for signal <AFERdReg>.
    Found 16-bit register for signal <HistGateCnt0>.
    Found 16-bit register for signal <HistGateCnt1>.
    Found 16-bit register for signal <Hist_Datb<0>>.
    Found 16-bit register for signal <EvBuffDat>.
    Found 16-bit register for signal <DRAMRdBuffDat>.
    Found 10-bit register for signal <DPFrontWrtAd<1>>.
    Found 10-bit register for signal <DPFrontWrtAd<0>>.
    Found 24-bit register for signal <DACShift>.
    Found 28-bit register for signal <ODFifoData>.
    Found 28-bit register for signal <Counter1s>.
    Found 8-bit register for signal <PipelineSet>.
    Found 8-bit register for signal <WidthReg>.
    Found 10-bit register for signal <FrontPipelineSet>.
    Found 30-bit register for signal <SDWrtAd>.
    Found 30-bit register for signal <SDWrtAdStage>.
    Found 30-bit register for signal <SDRdAD>.
    Found 30-bit register for signal <SDRdPtr>.
    Found 9-bit register for signal <GateCounter>.
    Found 9-bit register for signal <SampleCount>.
    Found 9-bit register for signal <BuffRdCount>.
    Found 9-bit register for signal <TurnOnTime>.
    Found 9-bit register for signal <TurnOffTime>.
    Found 9-bit register for signal <LEDTime>.
    Found 18-bit register for signal <Counter1ms>.
    Found 16-bit register for signal <HistInterval>.
    Found 10-bit register for signal <ADCSmplCntReg>.
    Found 11-bit register for signal <HistAddrb<0>>.
    Found 11-bit register for signal <HistAddrb<1>>.
    Found 11-bit register for signal <DDRWrtCount>.
    Found 12-bit register for signal <Hist_Offset_Reg>.
    Found 12-bit register for signal <BeamOnLength>.
    Found 12-bit register for signal <BeamOffLength>.
    Found 16-bit register for signal <Buff_In<0><0>>.
    Found 16-bit register for signal <Buff_In<0><1>>.
    Found 16-bit register for signal <Buff_In<0><2>>.
    Found 16-bit register for signal <Buff_In<0><3>>.
    Found 16-bit register for signal <Buff_In<0><4>>.
    Found 16-bit register for signal <Buff_In<0><5>>.
    Found 16-bit register for signal <Buff_In<0><6>>.
    Found 16-bit register for signal <Buff_In<0><7>>.
    Found 16-bit register for signal <Buff_In<1><0>>.
    Found 16-bit register for signal <Buff_In<1><1>>.
    Found 16-bit register for signal <Buff_In<1><2>>.
    Found 16-bit register for signal <Buff_In<1><3>>.
    Found 16-bit register for signal <Buff_In<1><4>>.
    Found 16-bit register for signal <Buff_In<1><5>>.
    Found 16-bit register for signal <Buff_In<1><6>>.
    Found 16-bit register for signal <Buff_In<1><7>>.
    Found 1-bit register for signal <DDRAddrRd>.
    Found 1-bit register for signal <ShadowWrt>.
    Found 1-bit register for signal <RxIn_Clr_Err>.
    Found 1-bit register for signal <Pulse>.
    Found finite state machine <FSM_0> for signal <AFE_Num>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <Octal_Shift>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <Event_Builder>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 20                                             |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State addrrd is never reached in FSM <DDR_Write_Seq>.
    Found finite state machine <FSM_3> for signal <DDR_Write_Seq>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 14                                             |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <Input_Seqs_0_0>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <Input_Seqs_0_1>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <Input_Seqs_0_2>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <Input_Seqs_0_3>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <Input_Seqs_0_4>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <Input_Seqs_0_5>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <Input_Seqs_0_6>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <Input_Seqs_0_7>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<0> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <Input_Seqs_1_0>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <Input_Seqs_1_1>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <Input_Seqs_1_2>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <Input_Seqs_1_3>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <Input_Seqs_1_4>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <Input_Seqs_1_5>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <Input_Seqs_1_6>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <Input_Seqs_1_7>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | RxOutClk<1> (rising_edge)                      |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <DDR_Read_Seq>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | SysClk (rising_edge)                           |
    | Reset              | CpldRst (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <DPWrtAd[0][7]_GND_6_o_add_44_OUT> created at line 1241.
    Found 8-bit adder for signal <DPRdAd[0][7]_GND_6_o_add_45_OUT> created at line 1241.
    Found 10-bit adder for signal <DPFrontWrtAd[0][9]_GND_6_o_add_52_OUT> created at line 1241.
    Found 10-bit adder for signal <DPFrontRdAd[0][9]_GND_6_o_add_53_OUT> created at line 1241.
    Found 12-bit adder for signal <uBunchOffset[0][11]_GND_6_o_add_66_OUT> created at line 1241.
    Found 10-bit adder for signal <ADCSmplCntReg[9]_GND_6_o_add_93_OUT[9:0]> created at line 1241.
    Found 32-bit adder for signal <Hist_Outa[0][31]_GND_6_o_add_122_OUT> created at line 882.
    Found 32-bit adder for signal <Hist_Outa[0][31]_GND_6_o_add_123_OUT> created at line 883.
    Found 2-bit adder for signal <HistTimer[0][1]_GND_6_o_add_132_OUT> created at line 1241.
    Found 10-bit adder for signal <HistAddra[0][9]_GND_6_o_add_136_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][0][15]_Ins[0][0][11]_add_189_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][0][9]_GND_6_o_add_226_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][0][9]_GND_6_o_add_240_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][1][15]_Ins[0][1][11]_add_289_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][1][9]_GND_6_o_add_326_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][1][9]_GND_6_o_add_340_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][2][15]_Ins[0][2][11]_add_389_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][2][9]_GND_6_o_add_426_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][2][9]_GND_6_o_add_440_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][3][15]_Ins[0][3][11]_add_489_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][3][9]_GND_6_o_add_526_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][3][9]_GND_6_o_add_540_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][4][15]_Ins[0][4][11]_add_589_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][4][9]_GND_6_o_add_626_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][4][9]_GND_6_o_add_640_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][5][15]_Ins[0][5][11]_add_689_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][5][9]_GND_6_o_add_726_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][5][9]_GND_6_o_add_740_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][6][15]_Ins[0][6][11]_add_789_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][6][9]_GND_6_o_add_826_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][6][9]_GND_6_o_add_840_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[0][7][15]_Ins[0][7][11]_add_889_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[0][7][9]_GND_6_o_add_926_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[0][7][9]_GND_6_o_add_940_OUT> created at line 1241.
    Found 8-bit adder for signal <DPWrtAd[1][7]_GND_6_o_add_997_OUT> created at line 1241.
    Found 8-bit adder for signal <DPRdAd[1][7]_GND_6_o_add_998_OUT> created at line 1241.
    Found 10-bit adder for signal <DPFrontWrtAd[1][9]_GND_6_o_add_1005_OUT> created at line 1241.
    Found 10-bit adder for signal <DPFrontRdAd[1][9]_GND_6_o_add_1006_OUT> created at line 1241.
    Found 12-bit adder for signal <uBunchOffset[1][11]_GND_6_o_add_1019_OUT> created at line 1241.
    Found 32-bit adder for signal <Hist_Outa[1][31]_GND_6_o_add_1075_OUT> created at line 882.
    Found 32-bit adder for signal <Hist_Outa[1][31]_GND_6_o_add_1076_OUT> created at line 883.
    Found 2-bit adder for signal <HistTimer[1][1]_GND_6_o_add_1085_OUT> created at line 1241.
    Found 10-bit adder for signal <HistAddra[1][9]_GND_6_o_add_1089_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][0][15]_Ins[1][0][11]_add_1142_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][0][9]_GND_6_o_add_1179_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][0][9]_GND_6_o_add_1193_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][1][15]_Ins[1][1][11]_add_1242_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][1][9]_GND_6_o_add_1279_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][1][9]_GND_6_o_add_1293_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][2][15]_Ins[1][2][11]_add_1342_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][2][9]_GND_6_o_add_1379_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][2][9]_GND_6_o_add_1393_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][3][15]_Ins[1][3][11]_add_1442_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][3][9]_GND_6_o_add_1479_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][3][9]_GND_6_o_add_1493_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][4][15]_Ins[1][4][11]_add_1542_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][4][9]_GND_6_o_add_1579_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][4][9]_GND_6_o_add_1593_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][5][15]_Ins[1][5][11]_add_1642_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][5][9]_GND_6_o_add_1679_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][5][9]_GND_6_o_add_1693_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][6][15]_Ins[1][6][11]_add_1742_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][6][9]_GND_6_o_add_1779_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][6][9]_GND_6_o_add_1793_OUT> created at line 1241.
    Found 16-bit adder for signal <Ped_Avg[1][7][15]_Ins[1][7][11]_add_1842_OUT> created at line 975.
    Found 10-bit adder for signal <InWdCnt[1][7][9]_GND_6_o_add_1879_OUT> created at line 1241.
    Found 10-bit adder for signal <Buff_Wrt_Ptr[1][7][9]_GND_6_o_add_1893_OUT> created at line 1241.
    Found 9-bit adder for signal <GateCounter[8]_GND_6_o_add_1938_OUT> created at line 1241.
    Found 12-bit adder for signal <uBunch[31]_GND_6_o_add_1963_OUT> created at line 1241.
    Found 3-bit adder for signal <Chan_Num[2]_GND_6_o_add_2051_OUT> created at line 1380.
    Found 10-bit adder for signal <n5392> created at line 1395.
    Found 10-bit adder for signal <Chan_Num[2]_GND_6_o_add_2085_OUT> created at line 1241.
    Found 10-bit adder for signal <Chan_Num[2]_GND_6_o_add_2120_OUT> created at line 1241.
    Found 16-bit adder for signal <EventWdCnt[15]_Chan_Num[2]_add_2231_OUT> created at line 1405.
    Found 30-bit adder for signal <SDRdAD[29]_GND_6_o_add_2319_OUT> created at line 1241.
    Found 30-bit adder for signal <SDRdPtr[29]_GND_6_o_add_2338_OUT> created at line 1241.
    Found 30-bit adder for signal <SDWrtAd[29]_GND_6_o_add_2408_OUT> created at line 1241.
    Found 11-bit adder for signal <HistAddrb[0][10]_GND_6_o_add_2536_OUT> created at line 1241.
    Found 11-bit adder for signal <HistAddrb[1][10]_GND_6_o_add_2549_OUT> created at line 1241.
    Found 8-bit adder for signal <Counter1us[7]_GND_6_o_add_2589_OUT> created at line 1241.
    Found 18-bit adder for signal <Counter1ms[17]_GND_6_o_add_2595_OUT> created at line 1241.
    Found 28-bit adder for signal <Counter1s[27]_GND_6_o_add_2598_OUT> created at line 1241.
    Found 32-bit adder for signal <UpTimeCount[31]_GND_6_o_add_2601_OUT> created at line 1241.
    Found 32-bit adder for signal <TestCount[31]_GND_6_o_add_2613_OUT> created at line 1241.
    Found 3-bit adder for signal <ClkDiv[2]_GND_6_o_add_2626_OUT> created at line 1241.
    Found 12-bit adder for signal <BiasActual[0][11]_GND_6_o_add_2642_OUT> created at line 1241.
    Found 12-bit adder for signal <BiasActual[1][11]_GND_6_o_add_2653_OUT> created at line 1241.
    Found 9-bit adder for signal <LEDTime[8]_GND_6_o_add_2773_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_32_OUT<4:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_39_OUT<3:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_78_OUT<11:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_88_OUT<2:0>> created at line 1308.
    Found 12-bit subtractor for signal <Diff_Reg[0][0][11]_Hist_Offset_Reg[11]_sub_98_OUT<11:0>> created at line 838.
    Found 12-bit subtractor for signal <Diff_Reg[0][1][11]_Hist_Offset_Reg[11]_sub_99_OUT<11:0>> created at line 839.
    Found 12-bit subtractor for signal <Diff_Reg[0][2][11]_Hist_Offset_Reg[11]_sub_100_OUT<11:0>> created at line 840.
    Found 12-bit subtractor for signal <Diff_Reg[0][3][11]_Hist_Offset_Reg[11]_sub_101_OUT<11:0>> created at line 841.
    Found 12-bit subtractor for signal <Diff_Reg[0][4][11]_Hist_Offset_Reg[11]_sub_102_OUT<11:0>> created at line 842.
    Found 12-bit subtractor for signal <Diff_Reg[0][5][11]_Hist_Offset_Reg[11]_sub_103_OUT<11:0>> created at line 843.
    Found 12-bit subtractor for signal <Diff_Reg[0][6][11]_Hist_Offset_Reg[11]_sub_104_OUT<11:0>> created at line 844.
    Found 12-bit subtractor for signal <Diff_Reg[0][7][11]_Hist_Offset_Reg[11]_sub_105_OUT<11:0>> created at line 845.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_116_OUT<7:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][0][11]_Ped_Reg[0][0][11]_sub_177_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_217_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][1][11]_Ped_Reg[0][1][11]_sub_277_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_317_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][2][11]_Ped_Reg[0][2][11]_sub_377_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_417_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][3][11]_Ped_Reg[0][3][11]_sub_477_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_517_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][4][11]_Ped_Reg[0][4][11]_sub_577_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_617_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][5][11]_Ped_Reg[0][5][11]_sub_677_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_717_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][6][11]_Ped_Reg[0][6][11]_sub_777_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_817_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[0][7][11]_Ped_Reg[0][7][11]_sub_877_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_917_OUT<9:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_985_OUT<4:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_992_OUT<3:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_1031_OUT<11:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_1041_OUT<2:0>> created at line 1308.
    Found 12-bit subtractor for signal <Diff_Reg[1][0][11]_Hist_Offset_Reg[11]_sub_1051_OUT<11:0>> created at line 838.
    Found 12-bit subtractor for signal <Diff_Reg[1][1][11]_Hist_Offset_Reg[11]_sub_1052_OUT<11:0>> created at line 839.
    Found 12-bit subtractor for signal <Diff_Reg[1][2][11]_Hist_Offset_Reg[11]_sub_1053_OUT<11:0>> created at line 840.
    Found 12-bit subtractor for signal <Diff_Reg[1][3][11]_Hist_Offset_Reg[11]_sub_1054_OUT<11:0>> created at line 841.
    Found 12-bit subtractor for signal <Diff_Reg[1][4][11]_Hist_Offset_Reg[11]_sub_1055_OUT<11:0>> created at line 842.
    Found 12-bit subtractor for signal <Diff_Reg[1][5][11]_Hist_Offset_Reg[11]_sub_1056_OUT<11:0>> created at line 843.
    Found 12-bit subtractor for signal <Diff_Reg[1][6][11]_Hist_Offset_Reg[11]_sub_1057_OUT<11:0>> created at line 844.
    Found 12-bit subtractor for signal <Diff_Reg[1][7][11]_Hist_Offset_Reg[11]_sub_1058_OUT<11:0>> created at line 845.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_1069_OUT<7:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][0][11]_Ped_Reg[1][0][11]_sub_1130_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1170_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][1][11]_Ped_Reg[1][1][11]_sub_1230_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1270_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][2][11]_Ped_Reg[1][2][11]_sub_1330_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1370_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][3][11]_Ped_Reg[1][3][11]_sub_1430_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1470_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][4][11]_Ped_Reg[1][4][11]_sub_1530_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1570_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][5][11]_Ped_Reg[1][5][11]_sub_1630_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1670_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][6][11]_Ped_Reg[1][6][11]_sub_1730_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1770_OUT<9:0>> created at line 1308.
    Found 12-bit subtractor for signal <OutsFront[1][7][11]_Ped_Reg[1][7][11]_sub_1830_OUT<11:0>> created at line 956.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_1870_OUT<9:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_2265_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_2286_OUT<8:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_2393_OUT<7:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_2464_OUT<10:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_2507_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_6_o_GND_6_o_sub_2523_OUT<15:0>> created at line 1308.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_2569_OUT<3:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_2641_OUT<11:0>> created at line 1308.
    Found 12-bit subtractor for signal <GND_6_o_GND_6_o_sub_2652_OUT<11:0>> created at line 1308.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_2723_OUT<4:0>> created at line 1308.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_2765_OUT<2:0>> created at line 1308.
    Found 8x4-bit Read Only RAM for signal <uCD[4]_PWR_6_o_wide_mux_2582_OUT>
    Found 4x2-bit Read Only RAM for signal <uCD[1]_GND_6_o_wide_mux_2583_OUT>
    Found 16x3-bit Read Only RAM for signal <ODFifoOut[22]_PWR_6_o_wide_mux_2733_OUT>
    Found 4x2-bit Read Only RAM for signal <ODFifoOut[25]_PWR_6_o_wide_mux_2739_OUT>
    Found 12-bit 8-to-1 multiplexer for signal <HistChan[2]_Diff_Reg[0][7][11]_wide_mux_105_OUT> created at line 837.
    Found 12-bit 8-to-1 multiplexer for signal <HistChan[2]_Diff_Reg[1][7][11]_wide_mux_1058_OUT> created at line 837.
    Found 1-bit 8-to-1 multiplexer for signal <Chan_Num[2]_AFE_Num[0]_Mux_1996_o> created at line 1340.
    Found 10-bit 8-to-1 multiplexer for signal <n5389> created at line 1400.
    Found 1-bit 8-to-1 multiplexer for signal <Chan_Num[2]_AFE_Num[0]_Mux_2219_o> created at line 1404.
    Found 1-bit 8-to-1 multiplexer for signal <Chan_Num[2]_AFE_Num[0]_Mux_2221_o> created at line 1404.
    Found 16-bit 8-to-1 multiplexer for signal <n5397> created at line 1405.
    Found 1-bit 3-to-1 multiplexer for signal <A7> created at line 81.
    Found 1-bit tristate buffer for signal <Temp<0>> created at line 79
    Found 1-bit tristate buffer for signal <Temp<1>> created at line 79
    Found 1-bit tristate buffer for signal <Temp<2>> created at line 79
    Found 1-bit tristate buffer for signal <Temp<3>> created at line 79
    Found 1-bit tristate buffer for signal <uCD<15>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<14>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<13>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<12>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<11>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<10>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<9>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<8>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<7>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<6>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<5>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<4>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<3>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<2>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<1>> created at line 2342
    Found 1-bit tristate buffer for signal <uCD<0>> created at line 2342
    Found 12-bit comparator greater for signal <Ins[0][1][11]_IntTrgThresh[0][1][11]_LessThan_16_o> created at line 684
    Found 12-bit comparator greater for signal <Ins[0][2][11]_IntTrgThresh[0][2][11]_LessThan_17_o> created at line 685
    Found 12-bit comparator greater for signal <OutsFront[0][1][11]_IntTrgThresh[0][1][11]_LessThan_18_o> created at line 686
    Found 12-bit comparator greater for signal <OutsFront[0][2][11]_IntTrgThresh[0][2][11]_LessThan_19_o> created at line 687
    Found 12-bit comparator greater for signal <Outs[0][1][11]_IntTrgThresh[0][1][11]_LessThan_20_o> created at line 688
    Found 13-bit comparator greater for signal <n0035> created at line 690
    Found 12-bit comparator greater for signal <Triplet[0][1][11]_Triplet[0][0][11]_LessThan_130_o> created at line 891
    Found 12-bit comparator greater for signal <Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o> created at line 892
    Found 12-bit comparator greater for signal <Triplet[0][1][11]_GND_6_o_LessThan_143_o> created at line 906
    Found 12-bit comparator greater for signal <GND_6_o_Triplet[0][1][11]_LessThan_144_o> created at line 907
    Found 12-bit comparator greater for signal <Diff_Reg[0][0][11]_IntTrgThresh[0][0][11]_LessThan_198_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][1][11]_IntTrgThresh[0][1][11]_LessThan_298_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][2][11]_IntTrgThresh[0][2][11]_LessThan_398_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][3][11]_IntTrgThresh[0][3][11]_LessThan_498_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][4][11]_IntTrgThresh[0][4][11]_LessThan_598_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][5][11]_IntTrgThresh[0][5][11]_LessThan_698_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][6][11]_IntTrgThresh[0][6][11]_LessThan_798_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[0][7][11]_IntTrgThresh[0][7][11]_LessThan_898_o> created at line 987
    Found 12-bit comparator greater for signal <Triplet[1][1][11]_Triplet[1][0][11]_LessThan_1083_o> created at line 891
    Found 12-bit comparator greater for signal <Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o> created at line 892
    Found 12-bit comparator greater for signal <Triplet[1][1][11]_GND_6_o_LessThan_1096_o> created at line 906
    Found 12-bit comparator greater for signal <GND_6_o_Triplet[1][1][11]_LessThan_1097_o> created at line 907
    Found 12-bit comparator greater for signal <Diff_Reg[1][0][11]_IntTrgThresh[1][0][11]_LessThan_1151_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][1][11]_IntTrgThresh[1][1][11]_LessThan_1251_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][2][11]_IntTrgThresh[1][2][11]_LessThan_1351_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][3][11]_IntTrgThresh[1][3][11]_LessThan_1451_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][4][11]_IntTrgThresh[1][4][11]_LessThan_1551_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][5][11]_IntTrgThresh[1][5][11]_LessThan_1651_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][6][11]_IntTrgThresh[1][6][11]_LessThan_1751_o> created at line 987
    Found 12-bit comparator greater for signal <Diff_Reg[1][7][11]_IntTrgThresh[1][7][11]_LessThan_1851_o> created at line 987
    Found 9-bit comparator equal for signal <GateCounter[8]_TurnOnTime[8]_equal_1941_o> created at line 1209
    Found 9-bit comparator not equal for signal <GateCounter[8]_TurnOffTime[8]_equal_1942_o> created at line 1210
    Found 9-bit comparator greater for signal <n1920> created at line 1347
    Found 16-bit comparator lessequal for signal <GND_6_o_NxtWdCount[15]_LessThan_2239_o> created at line 1412
    Found 2-bit comparator equal for signal <AddrReg[11]_uGA[1]_equal_2346_o> created at line 1517
    Found 11-bit comparator greater for signal <n2306> created at line 1685
    Found 11-bit comparator greater for signal <GND_6_o_EvBufffOut[10]_LessThan_2461_o> created at line 1712
    Found 12-bit comparator equal for signal <n2515> created at line 2005
    Found 12-bit comparator greater for signal <BiasTarget[0][11]_BiasActual[0][11]_LessThan_2640_o> created at line 2013
    Found 12-bit comparator lessequal for signal <BiasActual[0][11]_BiasTarget[0][11]_LessThan_2642_o> created at line 2014
    Found 12-bit comparator equal for signal <n2530> created at line 2005
    Found 12-bit comparator greater for signal <BiasTarget[1][11]_BiasActual[1][11]_LessThan_2651_o> created at line 2013
    Found 12-bit comparator lessequal for signal <BiasActual[1][11]_BiasTarget[1][11]_LessThan_2653_o> created at line 2014
    Found 10-bit comparator lessequal for signal <n2558> created at line 2033
    Found 10-bit comparator lessequal for signal <n2560> created at line 2033
    Found 10-bit comparator lessequal for signal <n2564> created at line 2034
    Found 10-bit comparator lessequal for signal <n2566> created at line 2034
    Found 12-bit comparator lessequal for signal <n2574> created at line 2048
    Found 12-bit comparator lessequal for signal <n2576> created at line 2048
    Found 12-bit comparator lessequal for signal <n2581> created at line 2051
    Found 12-bit comparator lessequal for signal <n2583> created at line 2051
    Found 12-bit comparator lessequal for signal <n2586> created at line 2052
    Found 12-bit comparator lessequal for signal <n2588> created at line 2052
    Found 12-bit comparator greater for signal <ODFifoOut[27]_GND_6_o_LessThan_2701_o> created at line 2076
    Found 12-bit comparator greater for signal <ODFifoOut[27]_GND_6_o_LessThan_2703_o> created at line 2079
    Found 9-bit comparator equal for signal <GateCounter[8]_LEDTime[8]_equal_2773_o> created at line 2233
    Found 9-bit comparator equal for signal <GateCounter[8]_LEDTime[8]_equal_2775_o> created at line 2233
    Found 10-bit comparator greater for signal <uuCA[9]_GND_6_o_LessThan_2965_o> created at line 2343
    Found 10-bit comparator greater for signal <GND_6_o_uuCA[9]_LessThan_2966_o> created at line 2343
    Found 10-bit comparator greater for signal <uuCA[9]_GND_6_o_LessThan_2967_o> created at line 2344
    Found 10-bit comparator greater for signal <GND_6_o_uuCA[9]_LessThan_2968_o> created at line 2344
    Found 2-bit comparator equal for signal <uuCA[11]_uGA[1]_equal_2970_o> created at line 2346
    Found 12-bit comparator equal for signal <GND_6_o_GND_6_o_equal_95_o> created at line 828
    Found 12-bit comparator equal for signal <GND_6_o_GND_6_o_equal_1048_o> created at line 828
    Summary:
	inferred   4 RAM(s).
	inferred 139 Adder/Subtractor(s).
	inferred 3544 D-type flip-flop(s).
	inferred  64 Comparator(s).
	inferred 459 Multiplexer(s).
	inferred  20 Tristate(s).
	inferred  21 Finite State Machine(s).
Unit <FEB_Fpga_A> synthesized.

Synthesizing Unit <SysPLL>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SysPLL.vhd".
    Summary:
	no macro.
Unit <SysPLL> synthesized.

Synthesizing Unit <LPDDR_Ctrl>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd".
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 6250
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        DEBUG_EN = 0
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 14
        C3_MEM_BANKADDR_WIDTH = 2
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd" line 472: Output port <selfrefresh_mode> of the instance <memc3_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LPDDR_Ctrl> synthesized.

Synthesizing Unit <memc3_infrastructure>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd".
        C_INCLK_PERIOD = 6250
        C_RST_ACT_LOW = 0
        C_INPUT_CLK_TYPE = "DIFFERENTIAL"
        C_CLKOUT0_DIVIDE = 2
        C_CLKOUT1_DIVIDE = 2
        C_CLKOUT2_DIVIDE = 16
        C_CLKOUT3_DIVIDE = 8
        C_CLKFBOUT_MULT = 4
        C_DIVCLK_DIVIDE = 1
    Set property "MAX_FANOUT = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "KEEP = TRUE" for signal <sys_clk_ibufg>.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <syn_clk0_powerup_pll_locked>.
    Found 1-bit register for signal <powerup_pll_locked>.
    Found 25-bit register for signal <rst0_sync_r>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <memc3_infrastructure> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 6250
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "010011"
        C_ARB_TIME_SLOT_1 = "011010"
        C_ARB_TIME_SLOT_2 = "010011"
        C_ARB_TIME_SLOT_3 = "011010"
        C_ARB_TIME_SLOT_4 = "010011"
        C_ARB_TIME_SLOT_5 = "011010"
        C_ARB_TIME_SLOT_6 = "010011"
        C_ARB_TIME_SLOT_7 = "011010"
        C_ARB_TIME_SLOT_8 = "010011"
        C_ARB_TIME_SLOT_9 = "011010"
        C_ARB_TIME_SLOT_10 = "010011"
        C_ARB_TIME_SLOT_11 = "011010"
        C_MEM_TRAS = 38400
        C_MEM_TRCD = 14400
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 72000
        C_MEM_TRP = 14400
        C_MEM_TWR = 14400
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 2
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "2Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 11
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "HALF"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_MC_CALIBRATION_CA = "000000000000"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p0_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p1_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <mcbx_dram_odt> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" line 609: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 6250
        C_PORT_ENABLE = "001100"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "000000000000010011"
        C_ARB_TIME_SLOT_1 = "000000000000011010"
        C_ARB_TIME_SLOT_2 = "000000000000010011"
        C_ARB_TIME_SLOT_3 = "000000000000011010"
        C_ARB_TIME_SLOT_4 = "000000000000010011"
        C_ARB_TIME_SLOT_5 = "000000000000011010"
        C_ARB_TIME_SLOT_6 = "000000000000010011"
        C_ARB_TIME_SLOT_7 = "000000000000011010"
        C_ARB_TIME_SLOT_8 = "000000000000010011"
        C_ARB_TIME_SLOT_9 = "000000000000011010"
        C_ARB_TIME_SLOT_10 = "000000000000010011"
        C_ARB_TIME_SLOT_11 = "000000000000011010"
        C_PORT_CONFIG = "B32_B32_W32_R32_R32_R32"
        C_MEM_TRAS = 38400
        C_MEM_TRCD = 14400
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 72000
        C_MEM_TRP = 14400
        C_MEM_TWR = 14400
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 2
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "2Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 14
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 11
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "HALF"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2563 - Inout <mcbx_dram_dqs_n> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <mcbx_dram_udqs_n> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <mcbx_dram_odt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <normal_operation_window>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit tristate buffer for signal <mcbx_dram_dqs_n> created at line 416
    Found 1-bit tristate buffer for signal <mcbx_dram_udqs_n> created at line 418
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" line 291: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" line 291: Output port <ZIO_IODRP_CS> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <ZIO_PIN> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <ZIO_IODRP_SDO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ZIO_IN> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit tristate buffer for signal <ZIO_PIN> created at line 141
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    WARNING:Xst:2404 -  FFs/Latches <ZIO_IN_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration_top>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 1
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "MDDR"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_s>.
    Set property "syn_preserve = true" for signal <N_Term_s>.
    Set property "syn_preserve = true" for signal <P_Term_w>.
    Set property "syn_preserve = true" for signal <N_Term_w>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" line 583: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" line 601: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_int>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 000010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000101 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000110 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 000111 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001000 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001001 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001010 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001011 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 001100 is never reached in FSM <STATE>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_21> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 113                                            |
    | Inputs             | 22                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_46_o_add_13_OUT> created at line 632.
    Found 10-bit adder for signal <RstCounter[9]_GND_46_o_add_17_OUT> created at line 694.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_46_o_add_23_OUT> created at line 761.
    Found 8-bit adder for signal <WaitTimer[7]_GND_46_o_add_32_OUT> created at line 936.
    Found 6-bit adder for signal <count[5]_GND_46_o_add_40_OUT> created at line 958.
    Found 6-bit adder for signal <P_Term[5]_GND_46_o_add_53_OUT> created at line 1134.
    Found 7-bit adder for signal <N_Term[6]_GND_46_o_add_84_OUT> created at line 1187.
    Found 8-bit adder for signal <counter_inc[7]_GND_46_o_add_323_OUT> created at line 1699.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_46_o_add_326_OUT> created at line 1705.
    Found 8-bit adder for signal <counter_dec[7]_GND_46_o_add_336_OUT> created at line 1724.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 433.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 435.
    Found 6-bit subtractor for signal <GND_46_o_GND_46_o_sub_71_OUT<5:0>> created at line 1139.
    Found 7-bit subtractor for signal <GND_46_o_GND_46_o_sub_178_OUT<6:0>> created at line 1197.
    Found 8-bit subtractor for signal <GND_46_o_GND_46_o_sub_340_OUT<7:0>> created at line 1730.
    Found 15-bit adder for signal <_n0862> created at line 501.
    Found 15-bit adder for signal <n0737> created at line 501.
    Found 15-bit adder for signal <n0489> created at line 501.
    Found 15-bit adder for signal <_n0871> created at line 501.
    Found 15-bit adder for signal <n0470> created at line 501.
    Found 15-bit adder for signal <n0537> created at line 501.
    Found 15-bit adder for signal <_n0880> created at line 501.
    Found 15-bit adder for signal <n0478[14:0]> created at line 501.
    Found 15-bit adder for signal <n0480> created at line 501.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_46_o_LessThan_17_o> created at line 692
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 946
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 947
    Found 7-bit comparator equal for signal <n0168> created at line 1237
    Found 6-bit comparator greater for signal <count[5]_PWR_17_o_LessThan_299_o> created at line 1642
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_305_o> created at line 1675
    Found 8-bit comparator greater for signal <n0249> created at line 1675
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_310_o> created at line 1679
    Found 8-bit comparator greater for signal <n0253> created at line 1679
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_325_o> created at line 1701
    Found 8-bit comparator lessequal for signal <n0267> created at line 1701
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_338_o> created at line 1726
    Found 8-bit comparator lessequal for signal <n0281> created at line 1726
    WARNING:Xst:2404 -  FFs/Latches <CKE_Train<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  23 Adder/Subtractor(s).
	inferred 207 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_47_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd".
    Set property "fsm_encoding = gray" for signal <state>.
    Set property "fsm_encoding = gray" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | gray                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_49_o_add_13_OUT> created at line 372.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <One_Wire>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd".
    Found 9-bit register for signal <OneWTimer>.
    Found 8-bit register for signal <OneWBitCount>.
    Found 8-bit register for signal <OneWireCmdReg>.
    Found 8-bit register for signal <OneWWrtByte>.
    Found 4-bit register for signal <TempCtrl>.
    Found 4-bit register for signal <OneWrRdROM>.
    Found 4-bit register for signal <OneWireSeq>.
    Found 72-bit register for signal <TempDat>.
    Found 5-bit register for signal <OneWrRdTmp>.
    Found 1-bit register for signal <OneWStat>.
    Found 1-bit register for signal <OneWWrtReq>.
    Found 1-bit register for signal <OneWRdReq>.
    Found 1-bit register for signal <OneWRstReq>.
    Found 1-bit register for signal <TempStat>.
    Found 1-bit register for signal <TempEn>.
    Found finite state machine <FSM_24> for signal <OneWrRdROM>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State waitread is never reached in FSM <OneWireSeq>.
    Found finite state machine <FSM_25> for signal <OneWireSeq>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <OneWrRdTmp>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 45                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_988_o_GND_988_o_sub_108_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_988_o_GND_988_o_sub_128_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_988_o_OneWTimer[8]_LessThan_37_o> created at line 133
    Found 2-bit comparator equal for signal <uCA[11]_GA[1]_equal_66_o> created at line 173
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 115 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <One_Wire> synthesized.

Synthesizing Unit <FM_Tx>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd".
        Pwidth = 16
    Found 2-bit register for signal <n0093>.
    Found 2-bit register for signal <EnDL>.
    Found 16-bit register for signal <TxShft>.
    Found 4-bit register for signal <TxBitWdth>.
    Found 4-bit register for signal <FM_Encode.TxBtCnt>.
    Found 3-bit register for signal <Tx_State>.
    Found 1-bit register for signal <Parity>.
    Found 1-bit register for signal <Tx_Req>.
    Found finite state machine <FSM_27> for signal <TxBitWdth>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <Tx_State>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | txidle                                         |
    | Power Up State     | txidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_989_o_GND_989_o_sub_44_OUT<3:0>> created at line 123.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <FM_Tx> synthesized.

Synthesizing Unit <FM_Rx>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd".
        Pwidth = 24
    Found 2-bit register for signal <RxDl>.
    Found 2-bit register for signal <Rx_State>.
    Found 24-bit register for signal <data>.
    Found 5-bit register for signal <FM_Decode.RxBtCnt>.
    Found 4-bit register for signal <RxBitWdth>.
    Found 1-bit register for signal <Rx_Done_Req>.
    Found 1-bit register for signal <RxParity>.
    Found 1-bit register for signal <Rx_Out_Parity_Err>.
    Found 1-bit register for signal <Rx_NRZ>.
    Found 1-bit register for signal <Rx_Out_Done>.
    Found finite state machine <FSM_29> for signal <Rx_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | RxClk (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | rxidle                                         |
    | Power Up State     | rxidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <RxBitWdth[3]_GND_991_o_add_5_OUT> created at line 214.
    Found 5-bit subtractor for signal <GND_991_o_GND_991_o_sub_33_OUT<4:0>> created at line 255.
    Found 4-bit comparator greater for signal <RxBitWdth[3]_PWR_127_o_LessThan_12_o> created at line 226
    Found 4-bit comparator greater for signal <GND_991_o_RxBitWdth[3]_LessThan_25_o> created at line 244
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FM_Rx> synthesized.

Synthesizing Unit <serdes_1_to_n_clk_ddr_s8_diff>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_clk_ddr_s8_diff.vhd".
        S = 6
        DIFF_TERM = true
    Summary:
	no macro.
Unit <serdes_1_to_n_clk_ddr_s8_diff> synthesized.

Synthesizing Unit <serdes_1_to_n_data_ddr_s8_diff>.
    Related source file is "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_data_ddr_s8_diff.vhd".
        S = 6
        D = 9
        DIFF_TERM = true
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 9-bit register for signal <mux>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 9-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_1015_o_add_1_OUT> created at line 149.
    Found 5-bit adder for signal <pdcounter[4]_GND_1015_o_add_43_OUT> created at line 241.
    Found 5-bit subtractor for signal <GND_1015_o_GND_1015_o_sub_46_OUT<4:0>> created at line 243.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_n_data_ddr_s8_diff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x3-bit single-port Read Only RAM                    : 1
 4x2-bit single-port Read Only RAM                     : 2
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 173
 10-bit adder                                          : 43
 10-bit subtractor                                     : 16
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 3
 12-bit addsub                                         : 2
 12-bit subtractor                                     : 20
 15-bit adder                                          : 9
 16-bit adder                                          : 18
 16-bit subtractor                                     : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 3
 30-bit adder                                          : 3
 32-bit adder                                          : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 4
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 8
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 6
 9-bit adder                                           : 4
 9-bit subtractor                                      : 3
# Registers                                            : 667
 1-bit register                                        : 303
 10-bit register                                       : 107
 11-bit register                                       : 3
 12-bit register                                       : 66
 16-bit register                                       : 44
 18-bit register                                       : 1
 2-bit register                                        : 35
 24-bit register                                       : 2
 25-bit register                                       : 1
 28-bit register                                       : 2
 3-bit register                                        : 14
 30-bit register                                       : 4
 32-bit register                                       : 7
 4-bit register                                        : 10
 5-bit register                                        : 9
 6-bit register                                        : 4
 7-bit register                                        : 4
 72-bit register                                       : 1
 8-bit register                                        : 37
 9-bit register                                        : 13
# Comparators                                          : 81
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 33
 12-bit comparator lessequal                           : 8
 13-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 3
 4-bit comparator greater                              : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 3
 9-bit comparator greater                              : 2
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 557
 1-bit 2-to-1 multiplexer                              : 192
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 105
 10-bit 8-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 3
 12-bit 2-to-1 multiplexer                             : 38
 16-bit 2-to-1 multiplexer                             : 83
 16-bit 8-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 5
 30-bit 2-to-1 multiplexer                             : 14
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 12
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 72-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 47
 9-bit 2-to-1 multiplexer                              : 17
# Tristates                                            : 23
 1-bit tristate buffer                                 : 23
# FSMs                                                 : 32
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DAC_Ram.ngc>.
Reading core <ipcore_dir/LVDSTxBuff.ngc>.
Reading core <ipcore_dir/CMD_Fifo.ngc>.
Reading core <ipcore_dir/SCFIFO_32x256.ngc>.
Reading core <ipcore_dir/SCFIFO_1kx16.ngc>.
Reading core <ipcore_dir/FIFO_DC_32x1.ngc>.
Reading core <ipcore_dir/Hist_Ram.ngc>.
Reading core <ipcore_dir/DP_Ram_1kx16.ngc>.
Reading core <ipcore_dir/AFE_DP_Pipeline.ngc>.
Reading core <ipcore_dir/AFE_FRONT_Pipeline.ngc>.
Loading core <DAC_Ram> for timing and area information for instance <ShadowRam>.
Loading core <LVDSTxBuff> for timing and area information for instance <FMTx_Buff>.
Loading core <CMD_Fifo> for timing and area information for instance <CmdFifo>.
Loading core <SCFIFO_32x256> for timing and area information for instance <uBunchBuff>.
Loading core <SCFIFO_32x256> for timing and area information for instance <DDRAddrBuff>.
Loading core <SCFIFO_1kx16> for timing and area information for instance <EventBuff>.
Loading core <SCFIFO_1kx16> for timing and area information for instance <DRAMRdBuff>.
Loading core <FIFO_DC_32x1> for timing and area information for instance <GenOnePerAFE[0].EvBuffStatFIFO>.
Loading core <Hist_Ram> for timing and area information for instance <GenOnePerAFE[0].Hist>.
Loading core <FIFO_DC_32x1> for timing and area information for instance <GenOnePerAFE[1].EvBuffStatFIFO>.
Loading core <Hist_Ram> for timing and area information for instance <GenOnePerAFE[1].Hist>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff>.
Loading core <DP_Ram_1kx16> for timing and area information for instance <Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff>.
Loading core <AFE_DP_Pipeline> for timing and area information for instance <GenOnePerAFE[0].Pipeline>.
Loading core <AFE_FRONT_Pipeline> for timing and area information for instance <GenOnePerAFE[0].FrontPipeline>.
Loading core <AFE_DP_Pipeline> for timing and area information for instance <GenOnePerAFE[1].Pipeline>.
Loading core <AFE_FRONT_Pipeline> for timing and area information for instance <GenOnePerAFE[1].FrontPipeline>.
WARNING:Xst:1710 - FF/Latch <SDRdCmd_2> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDRdCmd_1> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_2> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_0> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <memc3_mcb_raw_wrapper_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_22> of sequential type is unconnected in block <FMRx1>.
WARNING:Xst:2677 - Node <data_23> of sequential type is unconnected in block <FMRx1>.
WARNING:Xst:2404 -  FFs/Latches <SDWrtCmd<2:2>> (without init value) have a constant value of 0 in block <FEB_Fpga_A>.
WARNING:Xst:2404 -  FFs/Latches <SDRdCmd<2:1>> (without init value) have a constant value of 0 in block <FEB_Fpga_A>.

Synthesizing (advanced) Unit <FEB_Fpga_A>.
The following registers are absorbed into counter <BiasActual_0>: 1 register on signal <BiasActual_0>.
The following registers are absorbed into counter <BiasActual_1>: 1 register on signal <BiasActual_1>.
The following registers are absorbed into accumulator <Ped_Avg_0_0>: 1 register on signal <Ped_Avg_0_0>.
The following registers are absorbed into accumulator <Ped_Avg_0_2>: 1 register on signal <Ped_Avg_0_2>.
The following registers are absorbed into accumulator <Ped_Avg_0_1>: 1 register on signal <Ped_Avg_0_1>.
The following registers are absorbed into accumulator <Ped_Avg_0_3>: 1 register on signal <Ped_Avg_0_3>.
The following registers are absorbed into accumulator <Ped_Avg_0_4>: 1 register on signal <Ped_Avg_0_4>.
The following registers are absorbed into accumulator <Ped_Avg_0_5>: 1 register on signal <Ped_Avg_0_5>.
The following registers are absorbed into accumulator <Ped_Avg_0_7>: 1 register on signal <Ped_Avg_0_7>.
The following registers are absorbed into accumulator <Ped_Avg_0_6>: 1 register on signal <Ped_Avg_0_6>.
The following registers are absorbed into accumulator <Ped_Avg_1_0>: 1 register on signal <Ped_Avg_1_0>.
The following registers are absorbed into accumulator <Ped_Avg_1_1>: 1 register on signal <Ped_Avg_1_1>.
The following registers are absorbed into accumulator <Ped_Avg_1_2>: 1 register on signal <Ped_Avg_1_2>.
The following registers are absorbed into accumulator <Ped_Avg_1_4>: 1 register on signal <Ped_Avg_1_4>.
The following registers are absorbed into accumulator <Ped_Avg_1_3>: 1 register on signal <Ped_Avg_1_3>.
The following registers are absorbed into accumulator <Ped_Avg_1_5>: 1 register on signal <Ped_Avg_1_5>.
The following registers are absorbed into accumulator <Ped_Avg_1_6>: 1 register on signal <Ped_Avg_1_6>.
The following registers are absorbed into accumulator <Ped_Avg_1_7>: 1 register on signal <Ped_Avg_1_7>.
The following registers are absorbed into counter <Counter1us>: 1 register on signal <Counter1us>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <GateCounter>: 1 register on signal <GateCounter>.
The following registers are absorbed into counter <Counter1s>: 1 register on signal <Counter1s>.
The following registers are absorbed into counter <Counter1ms>: 1 register on signal <Counter1ms>.
The following registers are absorbed into counter <DPFrontRdAd_0>: 1 register on signal <DPFrontRdAd_0>.
The following registers are absorbed into counter <InWdCnt_0_0>: 1 register on signal <InWdCnt_0_0>.
The following registers are absorbed into counter <ADCSmplCntr_0_0>: 1 register on signal <ADCSmplCntr_0_0>.
The following registers are absorbed into counter <InWdCnt_0_1>: 1 register on signal <InWdCnt_0_1>.
The following registers are absorbed into counter <ADCSmplCntr_0_1>: 1 register on signal <ADCSmplCntr_0_1>.
The following registers are absorbed into counter <InWdCnt_0_2>: 1 register on signal <InWdCnt_0_2>.
The following registers are absorbed into counter <ADCSmplCntr_0_2>: 1 register on signal <ADCSmplCntr_0_2>.
The following registers are absorbed into counter <ADCSmplCntr_0_3>: 1 register on signal <ADCSmplCntr_0_3>.
The following registers are absorbed into counter <InWdCnt_0_3>: 1 register on signal <InWdCnt_0_3>.
The following registers are absorbed into counter <InWdCnt_0_4>: 1 register on signal <InWdCnt_0_4>.
The following registers are absorbed into counter <ADCSmplCntr_0_4>: 1 register on signal <ADCSmplCntr_0_4>.
The following registers are absorbed into counter <InWdCnt_0_5>: 1 register on signal <InWdCnt_0_5>.
The following registers are absorbed into counter <ADCSmplCntr_0_5>: 1 register on signal <ADCSmplCntr_0_5>.
The following registers are absorbed into counter <InWdCnt_0_6>: 1 register on signal <InWdCnt_0_6>.
The following registers are absorbed into counter <ADCSmplCntr_0_6>: 1 register on signal <ADCSmplCntr_0_6>.
The following registers are absorbed into counter <InWdCnt_0_7>: 1 register on signal <InWdCnt_0_7>.
The following registers are absorbed into counter <ADCSmplCntr_0_7>: 1 register on signal <ADCSmplCntr_0_7>.
The following registers are absorbed into counter <DPFrontRdAd_1>: 1 register on signal <DPFrontRdAd_1>.
The following registers are absorbed into counter <InWdCnt_1_0>: 1 register on signal <InWdCnt_1_0>.
The following registers are absorbed into counter <ADCSmplCntr_1_0>: 1 register on signal <ADCSmplCntr_1_0>.
The following registers are absorbed into counter <InWdCnt_1_1>: 1 register on signal <InWdCnt_1_1>.
The following registers are absorbed into counter <ADCSmplCntr_1_1>: 1 register on signal <ADCSmplCntr_1_1>.
The following registers are absorbed into counter <InWdCnt_1_2>: 1 register on signal <InWdCnt_1_2>.
The following registers are absorbed into counter <ADCSmplCntr_1_2>: 1 register on signal <ADCSmplCntr_1_2>.
The following registers are absorbed into counter <InWdCnt_1_3>: 1 register on signal <InWdCnt_1_3>.
The following registers are absorbed into counter <ADCSmplCntr_1_3>: 1 register on signal <ADCSmplCntr_1_3>.
The following registers are absorbed into counter <ADCSmplCntr_1_4>: 1 register on signal <ADCSmplCntr_1_4>.
The following registers are absorbed into counter <InWdCnt_1_4>: 1 register on signal <InWdCnt_1_4>.
The following registers are absorbed into counter <InWdCnt_1_5>: 1 register on signal <InWdCnt_1_5>.
The following registers are absorbed into counter <ADCSmplCntr_1_5>: 1 register on signal <ADCSmplCntr_1_5>.
The following registers are absorbed into counter <InWdCnt_1_6>: 1 register on signal <InWdCnt_1_6>.
The following registers are absorbed into counter <ADCSmplCntr_1_6>: 1 register on signal <ADCSmplCntr_1_6>.
The following registers are absorbed into counter <InWdCnt_1_7>: 1 register on signal <InWdCnt_1_7>.
The following registers are absorbed into counter <DPWrtAd_0>: 1 register on signal <DPWrtAd_0>.
The following registers are absorbed into counter <ADCSmplCntr_1_7>: 1 register on signal <ADCSmplCntr_1_7>.
The following registers are absorbed into counter <DPWrtAd_1>: 1 register on signal <DPWrtAd_1>.
The following registers are absorbed into counter <DPRdAd_0>: 1 register on signal <DPRdAd_0>.
The following registers are absorbed into counter <HistWidth_0>: 1 register on signal <HistWidth_0>.
The following registers are absorbed into counter <HistWidth_1>: 1 register on signal <HistWidth_1>.
The following registers are absorbed into counter <DPRdAd_1>: 1 register on signal <DPRdAd_1>.
The following registers are absorbed into counter <HistTimer_0>: 1 register on signal <HistTimer_0>.
The following registers are absorbed into counter <HistTimer_1>: 1 register on signal <HistTimer_1>.
The following registers are absorbed into counter <uBunchOffset_0>: 1 register on signal <uBunchOffset_0>.
The following registers are absorbed into counter <uBunchOffset_1>: 1 register on signal <uBunchOffset_1>.
The following registers are absorbed into counter <Slippause_0>: 1 register on signal <Slippause_0>.
The following registers are absorbed into counter <Slippause_1>: 1 register on signal <Slippause_1>.
The following registers are absorbed into counter <DoneDly_0>: 1 register on signal <DoneDly_0>.
The following registers are absorbed into counter <ResetCount>: 1 register on signal <ResetCount>.
The following registers are absorbed into counter <DoneDly_1>: 1 register on signal <DoneDly_1>.
The following registers are absorbed into counter <GPOCount>: 1 register on signal <GPOCount>.
The following registers are absorbed into counter <UpTimeCount>: 1 register on signal <UpTimeCount>.
The following registers are absorbed into counter <Pad_Avg_Count_0>: 1 register on signal <Pad_Avg_Count_0>.
The following registers are absorbed into counter <Pad_Avg_Count_1>: 1 register on signal <Pad_Avg_Count_1>.
The following registers are absorbed into counter <HistGateCnt0>: 1 register on signal <HistGateCnt0>.
The following registers are absorbed into counter <HistGateCnt1>: 1 register on signal <HistGateCnt1>.
The following registers are absorbed into counter <DPFrontWrtAd_1>: 1 register on signal <DPFrontWrtAd_1>.
The following registers are absorbed into counter <DPFrontWrtAd_0>: 1 register on signal <DPFrontWrtAd_0>.
The following registers are absorbed into counter <SampleCount>: 1 register on signal <SampleCount>.
The following registers are absorbed into counter <BuffRdCount>: 1 register on signal <BuffRdCount>.
The following registers are absorbed into counter <HistAddrb_0>: 1 register on signal <HistAddrb_0>.
The following registers are absorbed into counter <HistAddrb_1>: 1 register on signal <HistAddrb_1>.
The following registers are absorbed into counter <DDRWrtCount>: 1 register on signal <DDRWrtCount>.
The following registers are absorbed into counter <Chan_Num>: 1 register on signal <Chan_Num>.
INFO:Xst:3217 - HDL ADVISOR - Register <DACCS> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_ODFifoOut[22]_PWR_6_o_wide_mux_2733_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ODFifoOut<22:19>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <AFECS> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_ODFifoOut[25]_PWR_6_o_wide_mux_2739_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ODFifoOut<25:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <MuxEn> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_uCD[4]_PWR_6_o_wide_mux_2582_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uCD<4:2>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <Muxad> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_uCD[1]_GND_6_o_wide_mux_2583_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uCD<1:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FEB_Fpga_A> synthesized (advanced).

Synthesizing (advanced) Unit <FM_Rx>.
The following registers are absorbed into counter <RxBitWdth>: 1 register on signal <RxBitWdth>.
Unit <FM_Rx> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_n_data_ddr_s8_diff>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_n_data_ddr_s8_diff> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x3-bit single-port distributed Read Only RAM        : 1
 4x2-bit single-port distributed Read Only RAM         : 2
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 73
 10-bit adder                                          : 23
 10-bit adder carry in                                 : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 12-bit subtractor                                     : 20
 16-bit adder                                          : 1
 30-bit adder                                          : 3
 32-bit adder                                          : 3
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 4
 9-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 83
 10-bit down counter                                   : 16
 10-bit up counter                                     : 21
 11-bit down counter                                   : 1
 11-bit up counter                                     : 2
 12-bit up counter                                     : 2
 12-bit updown counter                                 : 2
 16-bit down counter                                   : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 4
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 2
 5-bit down counter                                    : 2
 6-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 8
 8-bit updown counter                                  : 1
 9-bit down counter                                    : 2
 9-bit up counter                                      : 3
# Accumulators                                         : 16
 16-bit up loadable accumulator                        : 16
# Registers                                            : 3097
 Flip-Flops                                            : 3097
# Comparators                                          : 81
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 4
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 4
 12-bit comparator greater                             : 33
 12-bit comparator lessequal                           : 8
 13-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 3
 4-bit comparator greater                              : 2
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 1
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 2
 9-bit comparator equal                                : 3
 9-bit comparator greater                              : 2
 9-bit comparator not equal                            : 1
# Multiplexers                                         : 735
 1-bit 2-to-1 multiplexer                              : 481
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 60
 10-bit 8-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 28
 16-bit 2-to-1 multiplexer                             : 64
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 28-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 3
 72-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 36
 9-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 32
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <soft_cal_selfrefresh_req> (without init value) has a constant value of 0 in block <mcb_raw_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDWrtCmd_0> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SDRdCmdEn> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <SDRdCmd> 
INFO:Xst:2261 - The FF/Latch <Avg_En_1_0> in Unit <FEB_Fpga_A> is equivalent to the following 7 FFs/Latches, which will be removed : <Avg_En_1_1> <Avg_En_1_2> <Avg_En_1_3> <Avg_En_1_4> <Avg_En_1_5> <Avg_En_1_6> <Avg_En_1_7> 
INFO:Xst:2261 - The FF/Latch <WrtCmdEn> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <SDWrtCmd_1> 
INFO:Xst:2261 - The FF/Latch <Avg_En_0_0> in Unit <FEB_Fpga_A> is equivalent to the following 7 FFs/Latches, which will be removed : <Avg_En_0_1> <Avg_En_0_2> <Avg_En_0_3> <Avg_En_0_6> <Avg_En_0_4> <Avg_En_0_5> <Avg_En_0_7> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <AFE_Num[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <Octal_Shift[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 shift     | 01
 clearsync | 11
 setload   | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <Input_Seqs_0_0[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <Input_Seqs_0_1[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <Input_Seqs_0_2[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <Input_Seqs_0_3[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <Input_Seqs_0_4[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <Input_Seqs_0_7[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <Input_Seqs_0_5[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <Input_Seqs_0_6[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <Input_Seqs_1_0[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <Input_Seqs_1_1[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <Input_Seqs_1_2[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <Input_Seqs_1_3[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <Input_Seqs_1_6[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <Input_Seqs_1_4[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <Input_Seqs_1_5[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <Input_Seqs_1_7[1:7]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000001
 increment    | 0000010
 wrtchanno    | 0000100
 wrttimestamp | 0010000
 wrthits      | 0100000
 wrthitwdcnt  | 0001000
 ldwrtadhi    | 1000000
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <DDR_Read_Seq[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 checkempty   | 001
 firstcmd     | 011
 checkrdbuff0 | 010
 rdwdcount    | 110
 checkrdbuff1 | 100
 rddatahi     | 101
 rddatalo     | 111
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <DDR_Write_Seq[1:4]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000
 chkwrtbuff | 0001
 sndcmd     | 0010
 wtcmdmtpy  | 0011
 addrrd     | unreached
 setwrtptr  | 0101
 wrtddr     | 0110
 wait1      | 0111
 writepad   | 1000
 waitwrtdn  | 1001
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <Event_Builder[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 0000
 check_ovf    | 0001
 add_wd_count | 0010
 incr_chan0   | 0011
 check_mask0  | 0100
 wdcountwrt   | 0101
 wrtubunchhi  | 0110
 wrtubunchlo  | 0111
 incr_chan1   | 1000
 check_mask1  | 1001
 wait1        | 1010
 wait2        | 1011
 wrtdata      | 1100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OneWire/FSM_25> on signal <OneWireSeq[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 sendreset    | 010
 resetgap     | 110
 waitpresence | 111
 sendwrite    | 011
 writegap     | 101
 sendread     | 001
 waitread     | unreached
 readgap      | 100
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OneWire/FSM_24> on signal <OneWrRdROM[1:4]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 0000
 resetreq   | 0001
 chkreset   | 0011
 chkbsy1    | 0010
 ldrdromcmd | 0110
 sndrdrom   | 0111
 chksndwrt  | 0101
 chkbsy2    | 0100
 rdrom      | 1100
 chkrd      | 1101
 chkbsy3    | 1111
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <OneWire/FSM_26> on signal <OneWrRdTmp[1:26]> with one-hot encoding.
------------------------------------------------
 State            | Encoding
------------------------------------------------
 idle             | 00000000000000000000000001
 reset1req        | 00000000000000000000000010
 chkreset1        | 00000000000000000000000100
 chkbsy1          | 00000000000000000000001000
 ldskpromcmd1     | 00000000000000000000010000
 sndskrom1        | 00000000000000000000100000
 chksndwrt1       | 00000000000000000001000000
 chkbsy2          | 00000000000000000010000000
 ldtempcvtcmd     | 00000000000000000100000000
 sndtmpcvt        | 00000000000000001000000000
 chksndwrt2       | 00000000000000010000000000
 chkbsy3          | 00000000000000100000000000
 reset2req        | 00000000000001000000000000
 chkreset2        | 00000000000010000000000000
 chkbsy4          | 00000000000100000000000000
 ldskpromcmd2     | 00000000001000000000000000
 sndskrom2        | 00000000010000000000000000
 chksndwrt3       | 00000000100000000000000000
 chkbsy5          | 00000001000000000000000000
 ldrdscrtchpdcmd  | 00000010000000000000000000
 sndrdscrtchpdcmd | 00000100000000000000000000
 chksndwrt4       | 00001000000000000000000000
 chkbsy6          | 00010000000000000000000000
 rdscrtchpd       | 00100000000000000000000000
 chkrd            | 01000000000000000000000000
 chkbsy7          | 10000000000000000000000000
------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_21> on signal <STATE[1:6]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 001101 | 000001
 000010 | unreached
 000001 | unreached
 000011 | unreached
 000100 | unreached
 000101 | unreached
 000110 | unreached
 000111 | unreached
 001000 | unreached
 001001 | unreached
 001010 | unreached
 001011 | unreached
 001100 | unreached
 001110 | 000011
 001111 | 000010
 010000 | 000110
 100010 | 000111
 010001 | 000101
 010010 | 000100
 010011 | 001100
 010100 | 001101
 010101 | 001111
 010110 | 001110
 010111 | 001010
 011000 | 001011
 011001 | 001001
 011010 | 001000
 011011 | 011000
 011100 | 011001
 011101 | 011011
 011110 | 011010
 011111 | 011110
 100000 | 011111
 100001 | 011101
 100011 | 011100
 100100 | 010100
 100101 | 010101
 110010 | 010111
 110001 | 010110
 100111 | 010010
 100110 | 010011
 101000 | 010001
 101001 | 010000
 101010 | 110000
 101011 | 110001
 101100 | 110011
 101101 | 110010
 101110 | 110110
 101111 | 110111
 110000 | 110101
 110011 | 110100
 110100 | 111100
 110101 | 111101
 110110 | 111111
 111000 | 111110
 111001 | 111010
 110111 | 111011
 111010 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_22> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_23> on signal <state[1:4]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 ready             | 0000
 decide            | 0001
 addr_phase        | 0011
 addr_to_data_gap  | 0010
 addr_to_data_gap2 | 0111
 addr_to_data_gap3 | 0101
 data_phase        | 0100
 almost_ready      | 0110
 almost_ready2     | 1100
 almost_ready3     | 1101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <GenOnePerAFE[0].LVDSInDat/FSM_30> on signal <state[1:4]> with user encoding.
Optimizing FSM <GenOnePerAFE[1].LVDSInDat/FSM_30> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FMTx/FSM_27> on signal <TxBitWdth[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FMTx/FSM_28> on signal <Tx_State[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 txidle   | 000
 txstrta  | 001
 txstrtb  | 011
 shfttx   | 010
 paritytx | 110
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FMRx1/FSM_29> on signal <Rx_State[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rxidle   | 00
 rxstrt   | 01
 rxshift  | 10
 parityrx | 11
----------------------
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ODFifoData_26> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ODFifoData_27> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <SDRdPtr_5> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_6> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_7> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_8> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_9> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_10> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_11> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_12> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_13> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_14> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_15> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_16> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_17> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_18> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_19> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_20> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_21> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_22> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_23> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_24> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_25> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_26> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_27> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_28> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDRdPtr_29> of sequential type is unconnected in block <FEB_Fpga_A>.
INFO:Xst:1901 - Instance U_BUFG_CLK1 in unit memc3_infrastructure of type BUFGCE has been replaced by BUFGMUX
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_int_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_int_3> <MCB_UIADDR_int_4> 
WARNING:Xst:2677 - Node <SDWrtAdStage_0> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDWrtAdStage_28> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <SDWrtAdStage_29> of sequential type is unconnected in block <FEB_Fpga_A>.

Optimizing unit <FEB_Fpga_A> ...

Optimizing unit <One_Wire> ...

Optimizing unit <mcb_soft_calibration> ...
WARNING:Xst:1293 - FF/Latch <N_Term_s_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_s_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_w_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_6> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <N_Term_w_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_5> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_4> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_3> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_2> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_1> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <P_Term_s_0> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <memc3_infrastructure> ...

Optimizing unit <serdes_1_to_n_data_ddr_s8_diff> ...

Optimizing unit <FM_Tx> ...

Optimizing unit <FM_Rx> ...
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RxIn_Clr_Err> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <FMRx1/data_23> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <FMRx1/data_22> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <FMRx1/Rx_Out_Parity_Err> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:2677 - Node <FMRx1/RxParity> of sequential type is unconnected in block <FEB_Fpga_A>.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6> has a constant value of 0 in block <FEB_Fpga_A>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_0> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_0> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_1> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_1> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_2> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_2> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_3> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_3> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_4> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_4> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_5> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_5> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_6> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_6> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_0_7> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_0_7> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_0> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_0> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_1> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_1> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_2> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_2> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_3> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_3> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_4> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_4> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_5> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_5> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_6> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_6> 
INFO:Xst:2261 - The FF/Latch <DPRdAd_1_7> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <DPFrontRdAd_1_7> 
INFO:Xst:2261 - The FF/Latch <SDRdAD_0> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <SDRdPtr_0> 
INFO:Xst:2261 - The FF/Latch <SDRdAD_1> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <SDRdPtr_1> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_1> in Unit <FEB_Fpga_A> is equivalent to the following 3 FFs/Latches, which will be removed : <Counter1us_1> <ClkDiv_1> <Counter1s_1> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_2> in Unit <FEB_Fpga_A> is equivalent to the following 3 FFs/Latches, which will be removed : <Counter1us_2> <ClkDiv_2> <Counter1s_2> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_3> in Unit <FEB_Fpga_A> is equivalent to the following 2 FFs/Latches, which will be removed : <Counter1us_3> <Counter1s_3> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_4> in Unit <FEB_Fpga_A> is equivalent to the following 2 FFs/Latches, which will be removed : <Counter1us_4> <Counter1s_4> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_5> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <Counter1s_5> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_6> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <Counter1s_6> 
INFO:Xst:2261 - The FF/Latch <Counter1ms_7> in Unit <FEB_Fpga_A> is equivalent to the following FF/Latch, which will be removed : <Counter1s_7> 
INFO:Xst:2261 - The FF/Latch <AFEClk> in Unit <FEB_Fpga_A> is equivalent to the following 4 FFs/Latches, which will be removed : <Counter1us_0> <ClkDiv_0> <Counter1ms_0> <Counter1s_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FEB_Fpga_A, actual ratio is 53.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <CmdFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <CmdFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <FMTx_Buff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <CmdFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <CmdFifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <CmdFifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DDRAddrBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <uBunchBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <DRAMRdBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> in Unit <EventBuff> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenOnePerAFE[1].EvBuffStatFIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <GenOnePerAFE[0].EvBuffStatFIFO> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4127
 Flip-Flops                                            : 4127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FEB_Fpga_A.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9688
#      GND                         : 40
#      INV                         : 170
#      LUT1                        : 327
#      LUT2                        : 777
#      LUT3                        : 1370
#      LUT4                        : 1053
#      LUT5                        : 849
#      LUT6                        : 1923
#      MULT_AND                    : 6
#      MUXCY                       : 1633
#      MUXF7                       : 70
#      VCC                         : 30
#      XORCY                       : 1440
# FlipFlops/Latches                : 4924
#      FD                          : 52
#      FDC                         : 899
#      FDCE                        : 3107
#      FDE                         : 291
#      FDP                         : 148
#      FDPE                        : 131
#      FDR                         : 61
#      FDRE                        : 231
#      FDS                         : 4
# RAMS                             : 56
#      RAMB16BWER                  : 45
#      RAMB8BWER                   : 11
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGMUX                     : 1
# IO Buffers                       : 141
#      BUFIO2                      : 2
#      IBUF                        : 19
#      IBUFDS                      : 1
#      IBUFDS_DIFF_OUT             : 2
#      IBUFGDS                     : 20
#      IOBUF                       : 39
#      OBUF                        : 33
#      OBUFDS                      : 2
#      OBUFT                       : 22
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 149
#      BUFIO2_2CLK                 : 2
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 40
#      IODRP2                      : 1
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 36
#      MCB                         : 1
#      OSERDES2                    : 43
#      PLL_ADV                     : 1
#      PULLDOWN                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            4922  out of  30064    16%  
 Number of Slice LUTs:                 6469  out of  15032    43%  
    Number used as Logic:              6469  out of  15032    43%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7698
   Number with an unused Flip Flop:    2776  out of   7698    36%  
   Number with an unused LUT:          1229  out of   7698    15%  
   Number of fully used LUT-FF pairs:  3693  out of   7698    47%  
   Number of unique control sets:       358

IO Utilization: 
 Number of IOs:                         166
 Number of bonded IOBs:                 165  out of    226    73%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:               51  out of     52    98%  
    Number using Block RAM only:         51
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkB_P                             | DCM_SP:CLKFX           | 1925  |
GenOnePerAFE[0].LVDSInClk/ddly_m   | BUFIO2_2CLK+BUFG       | 1408  |
GenOnePerAFE[1].LVDSInClk/ddly_m   | BUFIO2_2CLK+BUFG       | 1399  |
ClkB_P                             | DCM_SP:CLK0            | 2     |
VXO_P                              | PLL_ADV:CLKOUT3        | 205   |
VXO_P                              | PLL_ADV:CLKOUT2        | 26    |
ClkB_P                             | DCM_SP:CLK2X           | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 32.402ns (Maximum Frequency: 30.862MHz)
   Minimum input arrival time before clock: 10.247ns
   Maximum output required time after clock: 11.049ns
   Maximum combinational path delay: 16.055ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkB_P'
  Clock period: 32.402ns (frequency: 30.862MHz)
  Total number of paths / destination ports: 172043 / 4395
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 3)
  Source:            FMRx1/data_7 (FF)
  Destination:       uBunch_0 (FF)
  Source Clock:      ClkB_P rising 2.0X
  Destination Clock: ClkB_P rising 1.6X

  Data Path: FMRx1/data_7 to uBunch_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   1.015  FMRx1/data_7 (FMRx1/data_7)
     LUT6:I0->O            2   0.203   0.845  GND_6_o_Rx1Dat[19]_equal_1963_o<19>2 (GND_6_o_Rx1Dat[19]_equal_1963_o<19>1)
     LUT5:I2->O           17   0.205   1.028  GND_6_o_Rx1Dat[19]_equal_1963_o<19>4 (GND_6_o_Rx1Dat[19]_equal_1963_o)
     LUT5:I4->O            1   0.205   0.000  Mmux_uBunch[31]_uBunch[31]_mux_1967_OUT131 (uBunch[31]_uBunch[31]_mux_1967_OUT<20>)
     FDCE:D                    0.102          uBunch_20
    ----------------------------------------
    Total                      4.050ns (1.162ns logic, 2.888ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GenOnePerAFE[0].LVDSInClk/ddly_m'
  Clock period: 7.480ns (frequency: 133.684MHz)
  Total number of paths / destination ports: 25039 / 2775
-------------------------------------------------------------------------
Delay:               7.480ns (Levels of Logic = 11)
  Source:            Triplet_0_1_0 (FF)
  Destination:       HistAddra_0_2 (FF)
  Source Clock:      GenOnePerAFE[0].LVDSInClk/ddly_m rising
  Destination Clock: GenOnePerAFE[0].LVDSInClk/ddly_m rising

  Data Path: Triplet_0_1_0 to HistAddra_0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  Triplet_0_1_0 (Triplet_0_1_0)
     LUT4:I0->O            1   0.203   0.000  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_lut<0> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<0> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<1> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<2> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<3> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<4> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<4>)
     LUT5:I4->O            1   0.205   0.944  Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<5> (Mcompar_Triplet[0][1][11]_Triplet[0][2][11]_LessThan_131_o_cy<5>)
     LUT6:I0->O           13   0.203   1.037  HistInit[0]_Triplet[0][1][11]_AND_224_o (HistInit[0]_Triplet[0][1][11]_AND_224_o)
     LUT4:I2->O            8   0.203   0.907  Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT20111 (Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT2011)
     LUT6:I4->O            1   0.203   0.808  Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT62 (Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT61)
     LUT3:I0->O            1   0.205   0.000  Mmux_HistAddra[0][9]_GND_6_o_mux_150_OUT63 (HistAddra[0][9]_GND_6_o_mux_150_OUT<2>)
     FDCE:D                    0.102          HistAddra_0_2
    ----------------------------------------
    Total                      7.480ns (2.213ns logic, 5.267ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GenOnePerAFE[1].LVDSInClk/ddly_m'
  Clock period: 7.451ns (frequency: 134.203MHz)
  Total number of paths / destination ports: 24727 / 2767
-------------------------------------------------------------------------
Delay:               7.451ns (Levels of Logic = 11)
  Source:            Triplet_1_1_0 (FF)
  Destination:       HistAddra_1_2 (FF)
  Source Clock:      GenOnePerAFE[1].LVDSInClk/ddly_m rising
  Destination Clock: GenOnePerAFE[1].LVDSInClk/ddly_m rising

  Data Path: Triplet_1_1_0 to HistAddra_1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.992  Triplet_1_1_0 (Triplet_1_1_0)
     LUT4:I0->O            1   0.203   0.000  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_lut<0> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<0> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<1> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<2> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<3> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<4> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<4>)
     LUT5:I4->O            1   0.205   0.944  Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<5> (Mcompar_Triplet[1][1][11]_Triplet[1][2][11]_LessThan_1084_o_cy<5>)
     LUT6:I0->O           13   0.203   1.037  HistInit[1]_Triplet[1][1][11]_AND_476_o (HistInit[1]_Triplet[1][1][11]_AND_476_o)
     LUT4:I2->O            7   0.203   0.878  Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT20111 (Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT2011)
     LUT6:I4->O            1   0.203   0.808  Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT202 (Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT201)
     LUT3:I0->O            1   0.205   0.000  Mmux_HistAddra[1][9]_GND_6_o_mux_1103_OUT203 (HistAddra[1][9]_GND_6_o_mux_1103_OUT<9>)
     FDCE:D                    0.102          HistAddra_1_9
    ----------------------------------------
    Total                      7.451ns (2.213ns logic, 5.238ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VXO_P'
  Clock period: 4.130ns (frequency: 242.147MHz)
  Total number of paths / destination ports: 10980 / 535
-------------------------------------------------------------------------
Delay:               8.259ns (Levels of Logic = 7)
  Source:            LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Source Clock:      VXO_P rising 0.5X
  Destination Clock: VXO_P rising 0.5X

  Data Path: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.089  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2)
     LUT6:I1->O            1   0.203   0.580  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1)
     LUT3:I2->O            1   0.205   0.580  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11)
     LUT5:I4->O            3   0.205   0.651  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2)
     LUT3:I2->O            5   0.205   0.943  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag)
     LUT6:I3->O            2   0.205   0.617  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv111)
     LUT6:I5->O            1   0.205   0.827  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1)
     LUT5:I1->O            7   0.203   0.773  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv)
     FDRE:CE                   0.322          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      8.259ns (2.200ns logic, 6.059ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkB_P'
  Total number of paths / destination ports: 18537 / 2276
-------------------------------------------------------------------------
Offset:              10.247ns (Levels of Logic = 5)
  Source:            uCA<0> (PAD)
  Destination:       SDRdAD_0 (FF)
  Destination Clock: ClkB_P rising 1.6X

  Data Path: uCA<0> to SDRdAD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.222   2.163  uCA_0_IBUF (uCA_0_IBUF)
     LUT6:I0->O           28   0.203   1.339  CpldCS_uuCA[11]_AND_689_o<2>21 (CpldCS_uuCA[11]_AND_689_o<2>2)
     LUT5:I3->O           15   0.203   1.229  uuCA[9]_GND_6_o_equal_2309_o<9>1 (uuCA[9]_GND_6_o_equal_2309_o)
     LUT6:I2->O           49   0.203   1.898  WRDL[1]_uuCA[11]_AND_824_o (WRDL[1]_uuCA[11]_AND_824_o)
     LUT6:I0->O           30   0.203   1.263  _n6836_inv1 (_n6836_inv)
     FDCE:CE                   0.322          SDRdAD_0
    ----------------------------------------
    Total                     10.247ns (2.356ns logic, 7.891ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GenOnePerAFE[0].LVDSInClk/ddly_m'
  Total number of paths / destination ports: 13257 / 2738
-------------------------------------------------------------------------
Offset:              9.907ns (Levels of Logic = 6)
  Source:            uCA<0> (PAD)
  Destination:       GateWidth_0_0 (FF)
  Destination Clock: GenOnePerAFE[0].LVDSInClk/ddly_m rising

  Data Path: uCA<0> to GateWidth_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.222   2.163  uCA_0_IBUF (uCA_0_IBUF)
     LUT6:I0->O           28   0.203   1.235  CpldCS_uuCA[11]_AND_689_o<2>21 (CpldCS_uuCA[11]_AND_689_o<2>2)
     LUT5:I4->O            4   0.205   1.028  CpldCS_uuCA[11]_AND_689_o<2>411 (CpldCS_uuCA[11]_AND_689_o<2>41)
     LUT6:I1->O            7   0.203   0.774  uuCA[11]_uuCA[9]_OR_468_o (uuCA[11]_uuCA[9]_OR_468_o)
     LUT5:I4->O           28   0.205   1.235  AsyncRst1 (AsyncRst)
     LUT5:I4->O           12   0.205   0.908  _n6534_inv1 (_n6534_inv)
     FDCE:CE                   0.322          GateWidth_0_0
    ----------------------------------------
    Total                      9.907ns (2.565ns logic, 7.342ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GenOnePerAFE[1].LVDSInClk/ddly_m'
  Total number of paths / destination ports: 13222 / 2727
-------------------------------------------------------------------------
Offset:              9.907ns (Levels of Logic = 6)
  Source:            uCA<0> (PAD)
  Destination:       GateWidth_1_0 (FF)
  Destination Clock: GenOnePerAFE[1].LVDSInClk/ddly_m rising

  Data Path: uCA<0> to GateWidth_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.222   2.163  uCA_0_IBUF (uCA_0_IBUF)
     LUT6:I0->O           28   0.203   1.235  CpldCS_uuCA[11]_AND_689_o<2>21 (CpldCS_uuCA[11]_AND_689_o<2>2)
     LUT5:I4->O            4   0.205   1.028  CpldCS_uuCA[11]_AND_689_o<2>411 (CpldCS_uuCA[11]_AND_689_o<2>41)
     LUT6:I1->O            7   0.203   0.774  uuCA[11]_uuCA[9]_OR_468_o (uuCA[11]_uuCA[9]_OR_468_o)
     LUT5:I4->O           28   0.205   1.235  AsyncRst1 (AsyncRst)
     LUT5:I4->O           12   0.205   0.908  _n6579_inv1 (_n6579_inv)
     FDCE:CE                   0.322          GateWidth_1_0
    ----------------------------------------
    Total                      9.907ns (2.565ns logic, 7.342ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VXO_P'
  Total number of paths / destination ports: 87 / 75
-------------------------------------------------------------------------
Offset:              4.508ns (Levels of Logic = 3)
  Source:            LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination Clock: VXO_P rising 0.5X

  Data Path: LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.130  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23)
     LUT6:I2->O            2   0.203   0.845  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n08281 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0828)
     LUT6:I3->O            1   0.205   0.827  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv1)
     LUT5:I1->O            7   0.203   0.773  LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv2 (LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1647_inv)
     FDRE:CE                   0.322          LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.508ns (0.933ns logic, 3.575ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkB_P'
  Total number of paths / destination ports: 770 / 218
-------------------------------------------------------------------------
Offset:              9.200ns (Levels of Logic = 6)
  Source:            RdHi_LoSel (FF)
  Destination:       uCD<7> (PAD)
  Source Clock:      ClkB_P rising 1.6X

  Data Path: RdHi_LoSel to uCD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.447   1.463  RdHi_LoSel (RdHi_LoSel)
     LUT3:I0->O            3   0.205   1.015  Mmux_DDRRd_Mux141 (DDRRd_Mux<7>)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_6_o_iCD[7]_MUX_898_o110 (Mmux_Z_6_o_iCD[7]_MUX_898_o19)
     LUT6:I5->O            1   0.205   0.944  Mmux_Z_6_o_iCD[7]_MUX_898_o123 (Mmux_Z_6_o_iCD[7]_MUX_898_o122)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_6_o_iCD[7]_MUX_898_o131 (Mmux_Z_6_o_iCD[7]_MUX_898_o130)
     LUT5:I4->O            1   0.205   0.579  Mmux_Z_6_o_iCD[7]_MUX_898_o132 (uCD_7_IOBUF)
     IOBUF:I->IO               2.571          uCD_7_IOBUF (uCD<7>)
    ----------------------------------------
    Total                      9.200ns (4.039ns logic, 5.161ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GenOnePerAFE[1].LVDSInClk/ddly_m'
  Total number of paths / destination ports: 298 / 106
-------------------------------------------------------------------------
Offset:              11.049ns (Levels of Logic = 8)
  Source:            Ped_Reg_1_1_5 (FF)
  Destination:       uCD<5> (PAD)
  Source Clock:      GenOnePerAFE[1].LVDSInClk/ddly_m rising

  Data Path: Ped_Reg_1_1_5 to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Ped_Reg_1_1_5 (Ped_Reg_1_1_5)
     LUT6:I0->O            1   0.203   0.827  Mmux_Z_6_o_iCD[5]_MUX_909_o15 (Mmux_Z_6_o_iCD[5]_MUX_909_o14)
     LUT6:I2->O            1   0.203   0.808  Mmux_Z_6_o_iCD[5]_MUX_909_o19 (Mmux_Z_6_o_iCD[5]_MUX_909_o18)
     LUT3:I0->O            1   0.205   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o115 (Mmux_Z_6_o_iCD[5]_MUX_909_o114)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o121 (Mmux_Z_6_o_iCD[5]_MUX_909_o120)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o123 (Mmux_Z_6_o_iCD[5]_MUX_909_o122)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_6_o_iCD[5]_MUX_909_o133 (Mmux_Z_6_o_iCD[5]_MUX_909_o132)
     LUT5:I4->O            1   0.205   0.579  Mmux_Z_6_o_iCD[5]_MUX_909_o134 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                     11.049ns (4.443ns logic, 6.606ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GenOnePerAFE[0].LVDSInClk/ddly_m'
  Total number of paths / destination ports: 307 / 111
-------------------------------------------------------------------------
Offset:              11.040ns (Levels of Logic = 8)
  Source:            Ped_Reg_0_7_5 (FF)
  Destination:       uCD<5> (PAD)
  Source Clock:      GenOnePerAFE[0].LVDSInClk/ddly_m rising

  Data Path: Ped_Reg_0_7_5 to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Ped_Reg_0_7_5 (Ped_Reg_0_7_5)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o110 (Mmux_Z_6_o_iCD[5]_MUX_909_o19)
     LUT6:I0->O            1   0.203   0.684  Mmux_Z_6_o_iCD[5]_MUX_909_o112 (Mmux_Z_6_o_iCD[5]_MUX_909_o111)
     LUT3:I1->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o115 (Mmux_Z_6_o_iCD[5]_MUX_909_o114)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o121 (Mmux_Z_6_o_iCD[5]_MUX_909_o120)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o123 (Mmux_Z_6_o_iCD[5]_MUX_909_o122)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_6_o_iCD[5]_MUX_909_o133 (Mmux_Z_6_o_iCD[5]_MUX_909_o132)
     LUT5:I4->O            1   0.205   0.579  Mmux_Z_6_o_iCD[5]_MUX_909_o134 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                     11.040ns (4.441ns logic, 6.599ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VXO_P'
  Total number of paths / destination ports: 157 / 66
-------------------------------------------------------------------------
Offset:              8.683ns (Levels of Logic = 6)
  Source:            LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (FF)
  Destination:       uCD<0> (PAD)
  Source Clock:      VXO_P rising 0.2X

  Data Path: LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 to uCD<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.808  LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24 (LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r<24>)
     LUT6:I3->O            1   0.205   0.827  Mmux_Z_6_o_iCD[0]_MUX_935_o113 (Mmux_Z_6_o_iCD[0]_MUX_935_o114)
     LUT6:I2->O            1   0.203   0.924  Mmux_Z_6_o_iCD[0]_MUX_935_o117 (Mmux_Z_6_o_iCD[0]_MUX_935_o118)
     LUT5:I0->O            1   0.203   0.684  Mmux_Z_6_o_iCD[0]_MUX_935_o124 (Mmux_Z_6_o_iCD[0]_MUX_935_o124)
     LUT6:I4->O            1   0.203   0.827  Mmux_Z_6_o_iCD[0]_MUX_935_o127 (Mmux_Z_6_o_iCD[0]_MUX_935_o127)
     LUT6:I2->O            1   0.203   0.579  Mmux_Z_6_o_iCD[0]_MUX_935_o138 (uCD_0_IOBUF)
     IOBUF:I->IO               2.571          uCD_0_IOBUF (uCD<0>)
    ----------------------------------------
    Total                      8.683ns (4.035ns logic, 4.648ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12938 / 1011
-------------------------------------------------------------------------
Delay:               16.055ns (Levels of Logic = 11)
  Source:            uCA<0> (PAD)
  Destination:       uCD<5> (PAD)

  Data Path: uCA<0> to uCD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            88   1.222   2.163  uCA_0_IBUF (uCA_0_IBUF)
     LUT6:I0->O           28   0.203   1.235  CpldCS_uuCA[11]_AND_689_o<2>21 (CpldCS_uuCA[11]_AND_689_o<2>2)
     LUT5:I4->O           25   0.205   1.421  uuCA[9]_GND_6_o_equal_781_o<9>1 (uuCA[9]_GND_6_o_equal_781_o)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_6_o_iCD[5]_MUX_909_o16 (Mmux_Z_6_o_iCD[5]_MUX_909_o15)
     LUT6:I3->O            1   0.205   0.808  Mmux_Z_6_o_iCD[5]_MUX_909_o19 (Mmux_Z_6_o_iCD[5]_MUX_909_o18)
     LUT3:I0->O            1   0.205   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o115 (Mmux_Z_6_o_iCD[5]_MUX_909_o114)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o121 (Mmux_Z_6_o_iCD[5]_MUX_909_o120)
     LUT6:I0->O            1   0.203   0.944  Mmux_Z_6_o_iCD[5]_MUX_909_o123 (Mmux_Z_6_o_iCD[5]_MUX_909_o122)
     LUT6:I0->O            1   0.203   0.580  Mmux_Z_6_o_iCD[5]_MUX_909_o133 (Mmux_Z_6_o_iCD[5]_MUX_909_o132)
     LUT5:I4->O            1   0.205   0.579  Mmux_Z_6_o_iCD[5]_MUX_909_o134 (uCD_5_IOBUF)
     IOBUF:I->IO               2.571          uCD_5_IOBUF (uCD<5>)
    ----------------------------------------
    Total                     16.055ns (5.630ns logic, 10.425ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkB_P
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
ClkB_P                          |    8.288|         |         |         |
GenOnePerAFE[0].LVDSInClk/ddly_m|    6.375|         |         |         |
GenOnePerAFE[1].LVDSInClk/ddly_m|    6.273|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GenOnePerAFE[0].LVDSInClk/ddly_m
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
ClkB_P                          |    6.460|         |         |         |
GenOnePerAFE[0].LVDSInClk/ddly_m|    7.480|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GenOnePerAFE[1].LVDSInClk/ddly_m
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
ClkB_P                          |    6.460|         |         |         |
GenOnePerAFE[1].LVDSInClk/ddly_m|    7.451|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VXO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkB_P         |    4.363|         |         |         |
VXO_P          |    8.259|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 49.00 secs
Total CPU time to Xst completion: 47.94 secs
 
--> 


Total memory usage is 544476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  281 (   0 filtered)
Number of infos    :  211 (   0 filtered)

