{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/InstructionMemory.v " "Source file: /home/dan/Documents/aap/fpga/InstructionMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251822 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251822 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439802251822 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/InstructionMemory.v " "Source file: /home/dan/Documents/aap/fpga/InstructionMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251848 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251848 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439802251848 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/InstructionMemory.v " "Source file: /home/dan/Documents/aap/fpga/InstructionMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251875 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/dan/Documents/aap/fpga/DE0_NANO.v " "Source file: /home/dan/Documents/aap/fpga/DE0_NANO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1439802251875 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1439802251875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439802255001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439802255004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:04:14 2015 " "Processing started: Mon Aug 17 10:04:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439802255004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439802255004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439802255005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439802255318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheInstructionMemory " "Found entity 1: TheInstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269743 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "execution Execute.v(58) " "Verilog Module Declaration warning at Execute.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"execution\"" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 58 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute.v 1 1 " "Found 1 design units, including 1 entities, in source file Execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheDataMemory " "Found entity 1: TheDataMemory" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/dan/Documents/aap/fpga/Clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bitdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 32bitdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_NANO.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_NANO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(65) " "Verilog HDL information at uart.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439802269751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(78) " "Verilog HDL information at uart.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439802269751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(142) " "Verilog HDL information at uart.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1439802269751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802269752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1 DE0_NANO.v(254) " "Verilog HDL Implicit Net warning at DE0_NANO.v(254): created implicit net for \"instruction_wr1\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr2 DE0_NANO.v(255) " "Verilog HDL Implicit Net warning at DE0_NANO.v(255): created implicit net for \"instruction_wr2\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_data DE0_NANO.v(258) " "Verilog HDL Implicit Net warning at DE0_NANO.v(258): created implicit net for \"instruction_wr1_data\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr2_data DE0_NANO.v(259) " "Verilog HDL Implicit Net warning at DE0_NANO.v(259): created implicit net for \"instruction_wr2_data\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr1_enable DE0_NANO.v(262) " "Verilog HDL Implicit Net warning at DE0_NANO.v(262): created implicit net for \"instruction_wr1_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_wr2_enable DE0_NANO.v(263) " "Verilog HDL Implicit Net warning at DE0_NANO.v(263): created implicit net for \"instruction_wr2_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit DE0_NANO.v(291) " "Verilog HDL Implicit Net warning at DE0_NANO.v(291): created implicit net for \"carrybit\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 291 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr DE0_NANO.v(292) " "Verilog HDL Implicit Net warning at DE0_NANO.v(292): created implicit net for \"carrybit_wr\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carrybit_wr_enable DE0_NANO.v(293) " "Verilog HDL Implicit Net warning at DE0_NANO.v(293): created implicit net for \"carrybit_wr_enable\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flush DE0_NANO.v(329) " "Verilog HDL Implicit Net warning at DE0_NANO.v(329): created implicit net for \"flush\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 329 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_a DE0_NANO.v(345) " "Verilog HDL Implicit Net warning at DE0_NANO.v(345): created implicit net for \"super_duper_a\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 345 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "super_duper_b DE0_NANO.v(346) " "Verilog HDL Implicit Net warning at DE0_NANO.v(346): created implicit net for \"super_duper_b\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802269753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439802269839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheInstructionMemory TheInstructionMemory:i_TheInstructionMemory " "Elaborating entity \"TheInstructionMemory\" for hierarchy \"TheInstructionMemory:i_TheInstructionMemory\"" {  } { { "DE0_NANO.v" "i_TheInstructionMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802269881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 InstructionMemory.v(82) " "Verilog HDL assignment warning at InstructionMemory.v(82): truncated value with size 32 to match size of target (16)" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802269897 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 InstructionMemory.v(81) " "Verilog HDL assignment warning at InstructionMemory.v(81): truncated value with size 32 to match size of target (20)" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802269897 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instructionloopcount InstructionMemory.v(76) " "Verilog HDL Always Construct warning at InstructionMemory.v(76): inferring latch(es) for variable \"instructionloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "/home/dan/Documents/aap/fpga/InstructionMemory.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802270003 "|DE0_NANO|TheInstructionMemory:i_TheInstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:i_registerfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:i_registerfile\"" {  } { { "DE0_NANO.v" "i_registerfile" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 RegisterFile.v(85) " "Verilog HDL assignment warning at RegisterFile.v(85): truncated value with size 32 to match size of target (20)" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271165 "|DE0_NANO|registerfile:i_registerfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registerloopcount RegisterFile.v(79) " "Verilog HDL Always Construct warning at RegisterFile.v(79): inferring latch(es) for variable \"registerloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "/home/dan/Documents/aap/fpga/RegisterFile.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271165 "|DE0_NANO|registerfile:i_registerfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheDataMemory TheDataMemory:i_TheDataMemory " "Elaborating entity \"TheDataMemory\" for hierarchy \"TheDataMemory:i_TheDataMemory\"" {  } { { "DE0_NANO.v" "i_TheDataMemory" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 DataMemory.v(61) " "Verilog HDL assignment warning at DataMemory.v(61): truncated value with size 32 to match size of target (20)" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271275 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataloopcount DataMemory.v(57) " "Verilog HDL Always Construct warning at DataMemory.v(57): inferring latch(es) for variable \"dataloopcount\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/dan/Documents/aap/fpga/DataMemory.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271276 "|DE0_NANO|TheDataMemory:i_TheDataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:i_fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:i_fetch\"" {  } { { "DE0_NANO.v" "i_fetch" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(66) " "Verilog HDL assignment warning at Fetch.v(66): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271287 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(105) " "Verilog HDL assignment warning at Fetch.v(105): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271287 "|DE0_NANO|fetch:i_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Fetch.v(112) " "Verilog HDL assignment warning at Fetch.v(112): truncated value with size 32 to match size of target (20)" {  } { { "Fetch.v" "" { Text "/home/dan/Documents/aap/fpga/Fetch.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271287 "|DE0_NANO|fetch:i_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:i_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:i_decoder\"" {  } { { "DE0_NANO.v" "i_decoder" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271288 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(90) " "Verilog HDL Always Construct warning at 32bitdecoder.v(90): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bit_check 32bitdecoder.v(107) " "Verilog HDL Always Construct warning at 32bitdecoder.v(107): variable \"bit_check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 32bitdecoder.v(124) " "Verilog HDL assignment warning at 32bitdecoder.v(124): truncated value with size 5 to match size of target (3)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "opcode 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"opcode\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"destination\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"source_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_1 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_1\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_2 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_2\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_3 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"signed_3\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operationnumber 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"operationnumber\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_a 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_a\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271290 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "super_duper_b 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"super_duper_b\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_4 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_4\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_5 32bitdecoder.v(87) " "Verilog HDL Always Construct warning at 32bitdecoder.v(87): inferring latch(es) for variable \"unsigned_5\", which holds its previous value in one or more paths through the always construct" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_5\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_5\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_4\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_4\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_b 32bitdecoder.v(107) " "Inferred latch for \"super_duper_b\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271291 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "super_duper_a 32bitdecoder.v(107) " "Inferred latch for \"super_duper_a\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[0\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[1\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[2\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[3\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[4\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operationnumber\[5\] 32bitdecoder.v(107) " "Inferred latch for \"operationnumber\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_3\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_3\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271292 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[6\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[7\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[8\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[9\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[10\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[11\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[12\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[13\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[14\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[15\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[16\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[16\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[17\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[17\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[18\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[18\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[19\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[19\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[20\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[20\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_1\[21\] 32bitdecoder.v(107) " "Inferred latch for \"signed_1\[21\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271293 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_3\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_3\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[6\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[6\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[7\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[7\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[8\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[8\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[9\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[9\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[10\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[10\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[11\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[11\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[12\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[12\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[13\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[13\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[14\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[14\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_2\[15\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_2\[15\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271294 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"unsigned_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_2\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_2\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[0\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[1\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[2\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[3\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[4\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_1\[5\] 32bitdecoder.v(107) " "Inferred latch for \"source_1\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[0\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[0\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[1\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[1\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[2\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[2\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[3\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[3\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[4\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[4\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination\[5\] 32bitdecoder.v(107) " "Inferred latch for \"destination\[5\]\" at 32bitdecoder.v(107)" {  } { { "32bitdecoder.v" "" { Text "/home/dan/Documents/aap/fpga/32bitdecoder.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1439802271295 "|DE0_NANO|decoder:i_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:i_execuition " "Elaborating entity \"execution\" for hierarchy \"execution:i_execuition\"" {  } { { "DE0_NANO.v" "i_execuition" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(358) " "Verilog HDL assignment warning at Execute.v(358): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271302 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(366) " "Verilog HDL assignment warning at Execute.v(366): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271302 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(370) " "Verilog HDL assignment warning at Execute.v(370): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271302 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(377) " "Verilog HDL assignment warning at Execute.v(377): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271302 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(382) " "Verilog HDL assignment warning at Execute.v(382): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(388) " "Verilog HDL assignment warning at Execute.v(388): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(389) " "Verilog HDL assignment warning at Execute.v(389): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(395) " "Verilog HDL assignment warning at Execute.v(395): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(399) " "Verilog HDL assignment warning at Execute.v(399): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(400) " "Verilog HDL assignment warning at Execute.v(400): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(406) " "Verilog HDL assignment warning at Execute.v(406): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(407) " "Verilog HDL assignment warning at Execute.v(407): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(411) " "Verilog HDL assignment warning at Execute.v(411): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(418) " "Verilog HDL assignment warning at Execute.v(418): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(425) " "Verilog HDL assignment warning at Execute.v(425): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(429) " "Verilog HDL assignment warning at Execute.v(429): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(436) " "Verilog HDL assignment warning at Execute.v(436): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(441) " "Verilog HDL assignment warning at Execute.v(441): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(454) " "Verilog HDL assignment warning at Execute.v(454): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(458) " "Verilog HDL assignment warning at Execute.v(458): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(465) " "Verilog HDL assignment warning at Execute.v(465): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Execute.v(470) " "Verilog HDL assignment warning at Execute.v(470): truncated value with size 32 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 9 Execute.v(475) " "Verilog HDL assignment warning at Execute.v(475): truncated value with size 22 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 Execute.v(479) " "Verilog HDL assignment warning at Execute.v(479): truncated value with size 16 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(481) " "Verilog HDL assignment warning at Execute.v(481): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(486) " "Verilog HDL assignment warning at Execute.v(486): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(493) " "Verilog HDL assignment warning at Execute.v(493): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(499) " "Verilog HDL assignment warning at Execute.v(499): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(505) " "Verilog HDL assignment warning at Execute.v(505): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(511) " "Verilog HDL assignment warning at Execute.v(511): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Execute.v(517) " "Verilog HDL assignment warning at Execute.v(517): truncated value with size 10 to match size of target (9)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(527) " "Verilog HDL assignment warning at Execute.v(527): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271303 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(531) " "Verilog HDL assignment warning at Execute.v(531): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(539) " "Verilog HDL assignment warning at Execute.v(539): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(541) " "Verilog HDL assignment warning at Execute.v(541): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(546) " "Verilog HDL assignment warning at Execute.v(546): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 Execute.v(549) " "Verilog HDL assignment warning at Execute.v(549): truncated value with size 20 to match size of target (16)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(559) " "Verilog HDL assignment warning at Execute.v(559): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(563) " "Verilog HDL assignment warning at Execute.v(563): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(573) " "Verilog HDL assignment warning at Execute.v(573): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(577) " "Verilog HDL assignment warning at Execute.v(577): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(587) " "Verilog HDL assignment warning at Execute.v(587): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(591) " "Verilog HDL assignment warning at Execute.v(591): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(601) " "Verilog HDL assignment warning at Execute.v(601): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(605) " "Verilog HDL assignment warning at Execute.v(605): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(616) " "Verilog HDL assignment warning at Execute.v(616): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(620) " "Verilog HDL assignment warning at Execute.v(620): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(630) " "Verilog HDL assignment warning at Execute.v(630): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 Execute.v(634) " "Verilog HDL assignment warning at Execute.v(634): truncated value with size 16 to match size of target (6)" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd2 Execute.v(125) " "Output port \"data_rd2\" at Execute.v(125) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd3 Execute.v(126) " "Output port \"data_rd3\" at Execute.v(126) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_rd4 Execute.v(127) " "Output port \"data_rd4\" at Execute.v(127) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2 Execute.v(130) " "Output port \"data_wr2\" at Execute.v(130) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3 Execute.v(131) " "Output port \"data_wr3\" at Execute.v(131) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4 Execute.v(132) " "Output port \"data_wr4\" at Execute.v(132) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr2_data Execute.v(134) " "Output port \"data_wr2_data\" at Execute.v(134) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr3_data Execute.v(135) " "Output port \"data_wr3_data\" at Execute.v(135) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271304 "|DE0_NANO|execution:i_execuition"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_wr4_data Execute.v(136) " "Output port \"data_wr4_data\" at Execute.v(136) has no driver" {  } { { "Execute.v" "" { Text "/home/dan/Documents/aap/fpga/Execute.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271305 "|DE0_NANO|execution:i_execuition"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:i_uart " "Elaborating entity \"uart\" for hierarchy \"uart:i_uart\"" {  } { { "DE0_NANO.v" "i_uart" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802271305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 uart.v(61) " "Verilog HDL assignment warning at uart.v(61): truncated value with size 32 to match size of target (17)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(105) " "Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(162) " "Verilog HDL assignment warning at uart.v(162): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart.v(168) " "Verilog HDL assignment warning at uart.v(168): truncated value with size 32 to match size of target (16)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(174) " "Verilog HDL assignment warning at uart.v(174): truncated value with size 32 to match size of target (5)" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "transmit_storage\[63..17\] 0 uart.v(136) " "Net \"transmit_storage\[63..17\]\" at uart.v(136) has no driver or initial value, using a default initial value '0'" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 136 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_GND uart.v(23) " "Output port \"UART_GND\" at uart.v(23) has no driver" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439802271312 "|DE0_NANO|uart:i_uart"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "myreset " "Net \"myreset\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "myreset" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 148 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439802272805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instruction_rd2\[7\] " "Net \"instruction_rd2\[7\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "instruction_rd2\[7\]" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 219 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439802272805 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "instruction_rd2\[6\] " "Net \"instruction_rd2\[6\]\" is missing source, defaulting to GND" {  } { { "DE0_NANO.v" "instruction_rd2\[6\]" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 219 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439802272805 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1439802272805 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "registerfile:i_registerfile\|register_rtl_0 " "Inferred dual-clock RAM node \"registerfile:i_registerfile\|register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1439802274215 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "registerfile:i_registerfile\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"registerfile:i_registerfile\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1439802274511 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1439802274511 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1439802274511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registerfile:i_registerfile\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"registerfile:i_registerfile\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802274597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "registerfile:i_registerfile\|altsyncram:register_rtl_0 " "Instantiated megafunction \"registerfile:i_registerfile\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439802274598 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1439802274598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfe1 " "Found entity 1: altsyncram_bfe1" {  } { { "db/altsyncram_bfe1.tdf" "" { Text "/home/dan/Documents/aap/fpga/db/altsyncram_bfe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439802274658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439802274658 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1439802275077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_GND GND " "Pin \"UART_GND\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1439802275456 "|DE0_NANO|UART_GND"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1439802275456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1439802275600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3196 " "3196 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1439802276605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dan/Documents/aap/fpga/DE0_NANO.map.smsg " "Generated suppressed messages file /home/dan/Documents/aap/fpga/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1439802276740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1439802276927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802276927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802277175 "|DE0_NANO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439802277175 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1439802277175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "865 " "Implemented 865 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1439802277176 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1439802277176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "835 " "Implemented 835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1439802277176 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1439802277176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1439802277176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439802277211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 10:04:37 2015 " "Processing ended: Mon Aug 17 10:04:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439802277211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439802277211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439802277211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439802277211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439802280663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439802280664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:04:40 2015 " "Processing started: Mon Aug 17 10:04:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439802280664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1439802280664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1439802280664 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1439802280733 ""}
{ "Info" "0" "" "Project  = DE0_NANO" {  } {  } 0 0 "Project  = DE0_NANO" 0 0 "Fitter" 0 0 1439802280734 ""}
{ "Info" "0" "" "Revision = DE0_NANO" {  } {  } 0 0 "Revision = DE0_NANO" 0 0 "Fitter" 0 0 1439802280734 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1439802280835 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_NANO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1439802280845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439802280940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439802280941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1439802281166 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1439802281173 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439802281260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439802281260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439802281260 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1439802281260 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439802281267 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439802281267 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439802281267 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1439802281267 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1439802281268 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1439802281317 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1439802282178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1439802282182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|saved_counter\[3\] uart:i_uart\|uart_clock " "Register uart:i_uart\|saved_counter\[3\] is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439802282186 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439802282186 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1439802282191 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1439802282192 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439802282193 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439802282193 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439802282193 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1439802282193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439802282361 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:i_uart\|uart_clock " "Destination node uart:i_uart\|uart_clock" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439802282361 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439802282361 ""}  } { { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 1585 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439802282361 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:i_uart\|uart_clock  " "Automatically promoted node uart:i_uart\|uart_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439802282362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:i_uart\|uart_clock~0 " "Destination node uart:i_uart\|uart_clock~0" {  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 1056 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439802282362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439802282362 ""}  } { { "uart.v" "" { Text "/home/dan/Documents/aap/fpga/uart.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 560 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439802282362 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1439802282813 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439802282815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439802282815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439802282818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439802282822 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1439802282825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1439802282826 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1439802282827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1439802282863 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1439802282866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1439802282866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[0\] " "Node \"gpio_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[10\] " "Node \"gpio_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[11\] " "Node \"gpio_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[12\] " "Node \"gpio_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[13\] " "Node \"gpio_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[14\] " "Node \"gpio_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[15\] " "Node \"gpio_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[16\] " "Node \"gpio_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[17\] " "Node \"gpio_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[18\] " "Node \"gpio_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[19\] " "Node \"gpio_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[1\] " "Node \"gpio_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[20\] " "Node \"gpio_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[21\] " "Node \"gpio_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[22\] " "Node \"gpio_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[23\] " "Node \"gpio_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[24\] " "Node \"gpio_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[25\] " "Node \"gpio_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[26\] " "Node \"gpio_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[27\] " "Node \"gpio_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[28\] " "Node \"gpio_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[29\] " "Node \"gpio_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[2\] " "Node \"gpio_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[30\] " "Node \"gpio_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[31\] " "Node \"gpio_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[32\] " "Node \"gpio_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[33\] " "Node \"gpio_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[3\] " "Node \"gpio_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[4\] " "Node \"gpio_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[5\] " "Node \"gpio_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[6\] " "Node \"gpio_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[7\] " "Node \"gpio_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[8\] " "Node \"gpio_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0\[9\] " "Node \"gpio_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0_IN\[0\] " "Node \"gpio_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_0_IN\[1\] " "Node \"gpio_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[0\] " "Node \"gpio_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[10\] " "Node \"gpio_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[11\] " "Node \"gpio_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[12\] " "Node \"gpio_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[13\] " "Node \"gpio_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[14\] " "Node \"gpio_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[15\] " "Node \"gpio_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[16\] " "Node \"gpio_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[17\] " "Node \"gpio_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[18\] " "Node \"gpio_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[19\] " "Node \"gpio_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[1\] " "Node \"gpio_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[20\] " "Node \"gpio_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[21\] " "Node \"gpio_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[22\] " "Node \"gpio_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[23\] " "Node \"gpio_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[24\] " "Node \"gpio_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[25\] " "Node \"gpio_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[26\] " "Node \"gpio_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[27\] " "Node \"gpio_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[28\] " "Node \"gpio_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[29\] " "Node \"gpio_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[2\] " "Node \"gpio_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[30\] " "Node \"gpio_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[31\] " "Node \"gpio_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[32\] " "Node \"gpio_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[33\] " "Node \"gpio_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[3\] " "Node \"gpio_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[4\] " "Node \"gpio_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[5\] " "Node \"gpio_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[6\] " "Node \"gpio_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[7\] " "Node \"gpio_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[8\] " "Node \"gpio_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1\[9\] " "Node \"gpio_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1_IN\[0\] " "Node \"gpio_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpio_1_IN\[1\] " "Node \"gpio_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1439802282947 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1439802282947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439802282954 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1439802282960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1439802284805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439802285046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1439802285081 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1439802285535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439802285535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1439802286003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1439802287628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1439802287628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439802287805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1439802287806 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1439802287806 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1439802287806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1439802287855 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439802287943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439802288361 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439802288429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439802288998 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439802289582 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1439802289999 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 20 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439802290005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 21 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439802290005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL N15 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { UART_RX } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 25 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439802290005 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dan/altera/15.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dan/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_NANO.v" "" { Text "/home/dan/Documents/aap/fpga/DE0_NANO.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/dan/Documents/aap/fpga/" { { 0 { 0 ""} 0 22 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439802290005 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1439802290005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dan/Documents/aap/fpga/DE0_NANO.fit.smsg " "Generated suppressed messages file /home/dan/Documents/aap/fpga/DE0_NANO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1439802290119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 150 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1236 " "Peak virtual memory: 1236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439802290517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 10:04:50 2015 " "Processing ended: Mon Aug 17 10:04:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439802290517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439802290517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439802290517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1439802290517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1439802293454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439802293456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:04:53 2015 " "Processing started: Mon Aug 17 10:04:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439802293456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1439802293456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1439802293456 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1439802294605 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1439802294651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439802295052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 10:04:55 2015 " "Processing ended: Mon Aug 17 10:04:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439802295052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439802295052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439802295052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1439802295052 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1439802295724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1439802298389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439802298390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:04:58 2015 " "Processing started: Mon Aug 17 10:04:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439802298390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439802298390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_NANO -c DE0_NANO " "Command: quartus_sta DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439802298390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1439802298481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439802298635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439802298728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1439802298728 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO.SDC " "Reading SDC File: 'DE0_NANO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1439802299077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1439802299081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|saved_counter\[3\] uart:i_uart\|uart_clock " "Register uart:i_uart\|saved_counter\[3\] is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439802299085 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439802299085 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299203 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1439802299205 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1439802299215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.781 " "Worst-case setup slack is 16.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.781               0.000 CLOCK_50  " "   16.781               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802299221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802299222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802299223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802299223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 CLOCK_50  " "    9.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802299224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802299224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1439802299261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1439802299296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1439802299936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|saved_counter\[3\] uart:i_uart\|uart_clock " "Register uart:i_uart\|saved_counter\[3\] is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439802300013 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439802300013 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.095 " "Worst-case setup slack is 17.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.095               0.000 CLOCK_50  " "   17.095               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CLOCK_50  " "    0.312               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802300024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802300025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 CLOCK_50  " "    9.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1439802300064 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:i_uart\|uart_clock " "Node: uart:i_uart\|uart_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:i_uart\|saved_counter\[3\] uart:i_uart\|uart_clock " "Register uart:i_uart\|saved_counter\[3\] is being clocked by uart:i_uart\|uart_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1439802300259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1439802300259 "|DE0_NANO|uart:i_uart|uart_clock"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.151 " "Worst-case setup slack is 18.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.151               0.000 CLOCK_50  " "   18.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 CLOCK_50  " "    0.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802300269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1439802300271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.209 " "Worst-case minimum pulse width slack is 9.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.209               0.000 CLOCK_50  " "    9.209               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1439802300273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1439802300273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439802300696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1439802300696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439802300759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 10:05:00 2015 " "Processing ended: Mon Aug 17 10:05:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439802300759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439802300759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439802300759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439802300759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439802303744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439802303746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:05:03 2015 " "Processing started: Mon Aug 17 10:05:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439802303746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439802303746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439802303746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_slow.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_slow.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802304421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_slow.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_slow.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802304560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_fast.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_fast.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802304699 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO.vo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO.vo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802304840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_85c_v_slow.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_85c_v_slow.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802304948 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_6_1200mv_0c_v_slow.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_6_1200mv_0c_v_slow.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802305053 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_min_1200mv_0c_v_fast.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_min_1200mv_0c_v_fast.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802305158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE0_NANO_v.sdo /home/dan/Documents/aap/fpga/simulation/modelsim/ simulation " "Generated file DE0_NANO_v.sdo in folder \"/home/dan/Documents/aap/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1439802305264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439802305317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 10:05:05 2015 " "Processing ended: Mon Aug 17 10:05:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439802305317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439802305317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439802305317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439802305317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 273 s " "Quartus II Full Compilation was successful. 0 errors, 273 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439802305499 ""}
