{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "add_337_339_340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_341_343_344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_345_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "lb_p4_clamped_stencil_update_stream":{
            "genref":"commonlib.linebuffer2d",
            "genargs":{"bitwidth":["Int",16], "image_width":["Int",10], "stencil_height":["Int",3], "stencil_width":["Int",1]}
          },
          "lb_p4_clamped_stencil_update_stream_wen":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "pt_conv1_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "pt_conv1_2_stencil$1":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "pt_conv1_2_stencil$2":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "pt_conv1_2_stencil$3":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "pt_hw_output_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          }
        },
        "connections":[
          ["add_337_339_340.in0","pt_conv1_2_stencil.out.0.0"],
          ["add_337_339_340.in1","lb_p4_clamped_stencil_update_stream.out.0.0"],
          ["add_337_339_340.out","pt_conv1_2_stencil$1.in.0.0"],
          ["add_341_343_344.in0","pt_conv1_2_stencil$1.out.0.0"],
          ["add_341_343_344.in1","lb_p4_clamped_stencil_update_stream.out.1.0"],
          ["add_341_343_344.out","pt_conv1_2_stencil$2.in.0.0"],
          ["add_345_347_348.in0","pt_conv1_2_stencil$2.out.0.0"],
          ["add_345_347_348.in1","lb_p4_clamped_stencil_update_stream.out.2.0"],
          ["add_345_347_348.out","pt_conv1_2_stencil$3.in.0.0"],
          ["const0_0.out","pt_conv1_2_stencil.in.0.0"],
          ["lb_p4_clamped_stencil_update_stream.in","self.in.arg_1.0.0"],
          ["lb_p4_clamped_stencil_update_stream.wen","lb_p4_clamped_stencil_update_stream_wen.out"],
          ["pt_hw_output_2_stencil.out","self.out"],
          ["pt_conv1_2_stencil$3.out.0.0","pt_hw_output_2_stencil.in.0.0"]
        ]
      }
    }
  }
}
}