<dec f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.h' l='128' type='bool llvm::R600InstrInfo::FindSwizzleForVectorSlot(const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp; IGSrcs, std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; SwzCandidate, const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp; TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='475' ll='487' type='bool llvm::R600InstrInfo::FindSwizzleForVectorSlot(const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp; IGSrcs, std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; SwzCandidate, const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp; TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='532' u='c' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='548' u='c' c='_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='473'>/// Enumerate all possible Swizzle sequence to find one that can meet all
/// read port requirements.</doc>
