Selecting top level module top
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":257:14:257:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":263:15:263:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":269:16:269:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":143:7:143:25|Synthesizing module i2c_master_bit_ctrl in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":221:23:221:25|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":418:38:418:44|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":419:38:419:44|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":427:38:427:44|Removing redundant assignment.
Running optimization stage 1 on i2c_master_bit_ctrl .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_byte_ctrl.v":75:7:75:26|Synthesizing module i2c_master_byte_ctrl in library work.
Running optimization stage 1 on i2c_master_byte_ctrl .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_top.v":30:7:30:20|Synthesizing module i2c_master_top in library work.
Running optimization stage 1 on i2c_master_top .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":30:7:30:16|Synthesizing module i2c_config in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":113:27:113:31|Removing redundant assignment.
@W: CG133 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on i2c_config .......
@A: CL282 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":81:0:81:5|Feedback mux created for signal i2c_write_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\lut_ov5640_rgb565_1024_768.v":30:7:30:32|Synthesizing module lut_ov5640_rgb565_1024_768 in library work.
Running optimization stage 1 on lut_ov5640_rgb565_1024_768 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":30:7:30:18|Synthesizing module cmos_8_16bit in library work.

	SAMPLING_RATE=32'b00000000000000000000000000000010
   Generated name = cmos_8_16bit_2s
Running optimization stage 1 on cmos_8_16bit_2s .......
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[1][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[3][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[5][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[7][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[9][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[11][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[13][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[15][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[17][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[19][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[21][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[23][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[25][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[27][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[29][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[31][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[33][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[35][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[37][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[39][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[41][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[43][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[45][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[47][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[49][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[51][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[53][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[55][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[57][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[59][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[61][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[63][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[65][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[67][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[69][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[71][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[73][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[75][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[77][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[79][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[81][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[83][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[85][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[87][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[89][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[91][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[93][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[95][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[97][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[99][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[101][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[103][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[105][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[107][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[109][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[111][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[113][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[115][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[117][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[119][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[121][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[123][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[125][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[127][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[129][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[131][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[133][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[135][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[137][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[139][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[141][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[143][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[145][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[147][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[149][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[151][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[153][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[155][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[157][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[159][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[161][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[163][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[165][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[167][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[169][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[171][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[173][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[175][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[177][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[179][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[181][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[183][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[185][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[187][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[189][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[191][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[193][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[195][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[197][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Pruning unused register h_data1[199][15:0]. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log E:\Image_Rotat_master\Image\synthesize\synplify_impl\synlog\synplify_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_write_req_gen.v":30:7:30:24|Synthesizing module cmos_write_req_gen in library work.

	SAMPLING_RATE=32'b00000000000000000000000000000010
   Generated name = cmos_write_req_gen_2s
Running optimization stage 1 on cmos_write_req_gen_2s .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_4_afifo_16i_16o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001100
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001100
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000000010000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001100
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001100
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000000100
	L_DATA_1_WIDTH=32'b00000000000000000000000000010000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000000100
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000000100
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000001000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000010000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000001
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000000100
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000000100
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000010000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000000100
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000000100
	DATA_LOOP_NUM=32'b00000000000000000000000000000100
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000000100
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000000100
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000000100
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000000100
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001100
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001100
	ADDR_WIDTH_A=32'b00000000000000000000000000001100
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001100
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000000001
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000000001
	MASK_NUM_A=32'b00000000000000000000000000001000
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001010
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001010
	MODE_RATIO=32'b00000000000000000000000000000100
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001010
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001010
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001011
   Generated name = ipml_sdpram_v1_4_afifo_16i_16o_512_Z1
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":452:43:452:73|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":586:134:586:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":587:134:587:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":589:134:589:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":591:134:591:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":592:134:592:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":594:134:594:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":595:134:595:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":596:134:596:162|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":597:134:597:162|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1065:8:1065:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1079:9:1079:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":1079:18:1079:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_4_afifo_16i_16o_512_Z1 .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001100
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":196:39:196:72|Repeat multiplier in concatenation evaluates to 0
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_v1_4_afifo_16i_16o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_4_afifo_16i_16o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001100
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001100
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_4_afifo_16i_16o_512_Z2
Running optimization stage 1 on ipml_fifo_v1_4_afifo_16i_16o_512_Z2 .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":18:7:18:23|Synthesizing module afifo_16i_16o_512 in library work.
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\afifo_16i_16o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_16i_16o_512 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":31:7:31:22|Synthesizing module frame_fifo_write in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000100000
	BUSRT_BITS=32'b00000000000000000000000000001010
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_CHECK_FIFO=32'b00000000000000000000000000000010
	S_WRITE_BURST=32'b00000000000000000000000000000011
	S_WRITE_BURST_END=32'b00000000000000000000000000000100
	S_END=32'b00000000000000000000000000000101
   Generated name = frame_fifo_write_Z3
Running optimization stage 1 on frame_fifo_write_Z3 .......
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":31:7:31:21|Synthesizing module frame_fifo_read in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000100000
	BUSRT_BITS=32'b00000000000000000000000000001010
	FIFO_DEPTH=32'b00000000000000000000001000000000
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_WAIT=32'b00000000000000000000000000000010
	S_CHECK_FIFO=32'b00000000000000000000000000000011
	S_READ_BURST=32'b00000000000000000000000000000100
	S_READ_BURST_END=32'b00000000000000000000000000000101
	S_END=32'b00000000000000000000000000000110
   Generated name = frame_fifo_read_Z4
Running optimization stage 1 on frame_fifo_read_Z4 .......
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":31:7:31:22|Synthesizing module frame_read_write in library work.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":97:13:97:25|Port-width mismatch for port rd_data. The port definition is 16 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":99:20:99:33|Port-width mismatch for port rd_water_level. The port definition is 13 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":138:13:138:25|Port-width mismatch for port wr_data. The port definition is 16 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":140:20:140:33|Port-width mismatch for port wr_water_level. The port definition is 13 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on frame_read_write .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":5:7:5:16|Synthesizing module key_Module in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":45:15:45:23|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":69:17:69:27|Removing redundant assignment.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":31:13:31:22|Removing wire key_in_out, as there is no assignment to it.
Running optimization stage 1 on key_Module .......
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":72:0:72:5|Pruning unused bits 7 to 3 of key_in_reg2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\Key_Module.v":62:0:62:5|Pruning unused bits 7 to 3 of key_in_reg1[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\Image_Rotat_master\Image\source\div.v":2:7:2:9|Synthesizing module div in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\div.v":44:13:44:18|Removing redundant assignment.
Running optimization stage 1 on div .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":4:7:4:22|Synthesizing module image_processing in library work.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":28:22:28:30|Object threshold is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":29:12:29:16|Object error is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":48:9:48:14|Object wr_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":52:9:52:14|Object rd_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:19:87:24|Removing wire temp_1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:26:87:31|Removing wire temp_2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:33:87:38|Removing wire temp_3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":87:40:87:45|Removing wire temp_4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":108:8:108:11|Removing wire o_en, as there is no assignment to it.
Running optimization stage 1 on image_processing .......
@W: CL113 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Feedback mux created for signal wr_burst_len[9:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Feedback mux created for signal rd_burst_len[9:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Sharing sequential element rd_burst_len. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Sharing sequential element rd_burst_len. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|All reachable assignments to wr_burst_len[9:1] assign 0, register removed by optimization
@W: CL251 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|All reachable assignments to wr_burst_len[0] assign 1, register removed by optimization
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":5:7:5:16|Synthesizing module pll_50_400 in library work.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
Running optimization stage 1 on pll_50_400 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":1:7:1:28|Synthesizing module ipsl_ddrphy_reset_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_reset_ctrl .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":1:7:1:31|Synthesizing module ipsl_ddrphy_training_ctrl in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_training_ctrl.v":34:37:34:61|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrphy_training_ctrl .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":1:7:1:33|Synthesizing module ipsl_ddrphy_dll_update_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_dll_update_ctrl .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":1:7:1:29|Synthesizing module ipsl_ddrphy_update_ctrl in library work.

	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DLL_OFFSET=32'b00000000000000000000000000000010
	IDLE=32'b00000000000000000000000000000000
	REQ=32'b00000000000000000000000000000001
	UPDATE=32'b00000000000000000000000000000010
	WAIT_END=32'b00000000000000000000000000000011
	DQSH_REQ_EN=1'b1
   Generated name = ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1
@W: CG133 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1316:7:1316:13|Synthesizing module GTP_DLL in library work.
Running optimization stage 1 on GTP_DLL .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":696:7:696:16|Synthesizing module GTP_DDRPHY in library work.
Running optimization stage 1 on GTP_DDRPHY .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1737:7:1737:18|Synthesizing module GTP_IOCLKBUF in library work.
Running optimization stage 1 on GTP_IOCLKBUF .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1766:7:1766:18|Synthesizing module GTP_IOCLKDIV in library work.
Running optimization stage 1 on GTP_IOCLKDIV .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":195:7:195:16|Synthesizing module GTP_DDC_E1 in library work.
Running optimization stage 1 on GTP_DDC_E1 .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1779:7:1779:17|Synthesizing module GTP_IODELAY in library work.
Running optimization stage 1 on GTP_IODELAY .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1819:7:1819:17|Synthesizing module GTP_ISERDES in library work.
Running optimization stage 1 on GTP_ISERDES .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1612:7:1612:16|Synthesizing module GTP_INBUFG in library work.
Running optimization stage 1 on GTP_INBUFG .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":2175:7:2175:16|Synthesizing module GTP_OUTBUF in library work.
Running optimization stage 1 on GTP_OUTBUF .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1645:7:1645:15|Synthesizing module GTP_IOBUF in library work.
Running optimization stage 1 on GTP_IOBUF .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":2226:7:2226:19|Synthesizing module GTP_OUTBUFTCO in library work.
Running optimization stage 1 on GTP_OUTBUFTCO .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":27:7:27:17|Synthesizing module ipsl_phy_io in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	TMRD=32'b00000000000000000000000000000010
	TMOD=32'b00000000000000000000000000000110
	TZQINIT=32'b00000000000000000000000100000000
	TXPR=32'b00000000000000000000000000111110
	TRP=32'b00000000000000000000000000000011
	TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
   Generated name = ipsl_phy_io_Z5
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1636:7:1636:13|Synthesizing module GTP_INV in library work.
Running optimization stage 1 on GTP_INV .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":1661:7:1661:17|Synthesizing module GTP_IOBUFCO in library work.
Running optimization stage 1 on GTP_IOBUFCO .......
@W: CS263 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
Running optimization stage 1 on ipsl_phy_io_Z5 .......
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_phy_top.v":1:7:1:24|Synthesizing module ipsl_hmemc_phy_top in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	PHY_TMRD=32'b00000000000000000000000000000010
	PHY_TMOD=32'b00000000000000000000000000000110
	PHY_TZQINIT=32'b00000000000000000000000100000000
	PHY_TXPR=32'b00000000000000000000000000111110
	PHY_TRP=32'b00000000000000000000000000000011
	PHY_TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	PHY_TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
	UPDATE_MASK=3'b000
   Generated name = ipsl_hmemc_phy_top_Z6
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
Running optimization stage 1 on ipsl_hmemc_phy_top_Z6 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_apb_reset.v":1:7:1:25|Synthesizing module ipsl_ddrc_apb_reset in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
	addrmap_bank_b0=8'b00001000
	addrmap_bank_b1=8'b00001000
	addrmap_bank_b2=8'b00001000
	addrmap_col_b2=8'b00000000
	addrmap_col_b3=8'b00000000
	addrmap_col_b4=8'b00000000
	addrmap_col_b5=8'b00000000
	addrmap_col_b6=8'b00000000
	addrmap_col_b7=8'b00000000
	addrmap_col_b8=8'b00000000
	addrmap_col_b9=8'b00000000
	addrmap_col_b10=8'b00011111
	addrmap_col_b11=8'b00011111
	addrmap_row_b0=8'b00000111
	addrmap_row_b1=8'b00000111
	addrmap_row_b2=8'b00000111
	addrmap_row_b3=8'b00000111
	addrmap_row_b4=8'b00000111
	addrmap_row_b5=8'b00000111
	addrmap_row_b6=8'b00000111
	addrmap_row_b7=8'b00000111
	addrmap_row_b8=8'b00000111
	addrmap_row_b9=8'b00000111
	addrmap_row_b10=8'b00000111
	addrmap_row_b11=8'b00000111
	addrmap_row_b12=8'b00000111
	addrmap_row_b13=8'b00000111
	addrmap_row_b14=8'b00000111
	addrmap_row_b15=8'b00011111
   Generated name = ipsl_ddrc_apb_reset_Z7
Running optimization stage 1 on ipsl_ddrc_apb_reset_Z7 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":2:7:2:26|Synthesizing module ipsl_ddrc_reset_ctrl in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_ddrc_reset_ctrl_Z8
@N: CG179 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":93:15:93:21|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":122:20:122:31|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrc_reset_ctrl_Z8 .......
@N: CG364 :"E:\pango\syn\lib\generic\logos.v":248:7:248:14|Synthesizing module GTP_DDRC in library work.
Running optimization stage 1 on GTP_DDRC .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_ddrc_top.v":1:7:1:25|Synthesizing module ipsl_hmemc_ddrc_top in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_hmemc_ddrc_top_Z9
Running optimization stage 1 on ipsl_hmemc_ddrc_top_Z9 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":10:7:10:10|Synthesizing module ddr3 in library work.
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":647:38:647:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":648:38:648:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":649:38:649:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":650:38:650:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":651:38:651:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":652:38:652:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":653:38:653:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":654:38:654:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":656:38:656:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":657:38:657:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":658:38:658:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":659:38:659:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":660:38:660:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":661:38:661:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":666:38:666:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":667:38:667:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":668:38:668:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":669:38:669:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":670:38:670:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":671:38:671:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":672:38:672:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":673:38:673:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":675:38:675:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":676:38:676:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":682:38:682:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":689:38:689:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":834:38:834:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":835:38:835:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":836:38:836:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":837:38:837:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\source\ddr3\ddr3.v":839:38:839:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ddr3 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":39:7:39:19|Synthesizing module aq_axi_master in library work.
Running optimization stage 1 on aq_axi_master .......
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":342:2:342:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":222:14:222:21|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":235:11:235:15|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":247:12:247:17|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":259:14:259:21|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":271:12:271:17|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":283:14:283:21|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":345:17:345:25|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":346:17:346:25|Removing redundant assignment.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":347:17:347:25|Removing redundant assignment.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":174:10:174:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\display_module\video_timing_data.v":30:7:30:23|Synthesizing module video_timing_data in library work.
Running optimization stage 1 on video_timing_data .......
@A: CL282 :"E:\Image_Rotat_master\Image\source\display_module\video_timing_data.v":93:0:93:5|Feedback mux created for signal video_vs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\Image_Rotat_master\Image\source\display_module\video_timing_data.v":93:0:93:5|Feedback mux created for signal video_hs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\Image_Rotat_master\Image\source\display_module\video_timing_data.v":93:0:93:5|Feedback mux created for signal video_de_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"E:\Image_Rotat_master\Image\source\display_module\timing_gen_xy.v":29:7:29:19|Synthesizing module timing_gen_xy in library work.
@N: CG179 :"E:\Image_Rotat_master\Image\source\display_module\timing_gen_xy.v":100:11:100:15|Removing redundant assignment.
Running optimization stage 1 on timing_gen_xy .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":1:8:1:22|Synthesizing module RGB_Gary_Binary in library work.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":27:15:27:22|Object time_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":28:14:28:24|Object frame_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":32:15:32:23|Object vout_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":35:10:35:20|Object motion_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":42:5:42:11|Object i_vs_d0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":42:13:42:19|Object i_vs_d1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on RGB_Gary_Binary .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":19:7:19:29|Synthesizing module ipml_spram_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001100
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000001000
	c_RAM_MODE=24'b010100100100111101001101
	c_WRITE_MODE=96'b010011100100111101010010010011010100000101001100010111110101011101010010010010010101010001000101
	INIT_EN=32'b00000000000000000000000000000001
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	INIT_00_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01_0_0=288'b011001111011110000001111110010000000010000000000001100000000000000000000000000000000000000000000000000000000000000000000111111011000110000000100010000100000000010000000000000001000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_02_0_0=288'b001100001011000011010011100000110110010001111011111100011111111010000000001000000000000000000001110000011111000001111000111111000110000011000110000011100000010001010000011001101000010001000000001000011000000011111111000000000000000000011000000011110000011110011011110011000001100011111111
	INIT_03_0_0=288'b000001100001100001011000111011110000000110111011000001011000000000000110000001111011110000000000000000000111001110000000010000000000001000111111011000110000011100000111101001100011001101100000001100001000000011101000010011100000000000000000000011100011000110001000000000000010011000001100
	INIT_04_0_0=288'b000010000010001100001100001011000110010000000000111110011110011000000000000110001000001111011110000000000000000000111000100000010010000000000001000001000011000110000011100001101000000000011001100110000111111000000001000110000010011100000011111011110000001110111000001001000000000000010011
	INIT_05_0_0=288'b011110001011110111011111100001100001011000111011110000000110110000000011000000000011000010000001111011110000000000000000000011000000000010010000000011111000101000011000110000011100001101000000000011001101111000110000000001111011110000000011100000000000000000000000110000000001001000000000
	INIT_06_0_0=288'b000001000000000000000010011010001100001100000011001000010000000000110110011000011011110000011111111001000111001110000000010000000010001001110000010001111000000001000111000011000110000011100001101000000000011001101000000110000000001100000001100000010110000000000000000000000110111000001000
	INIT_07_0_0=288'b000000110000001000000000000000010011011110110001110000011001000011100000000111110011100000000110000000100011000001110001110000000110000000111111001100000010000000000000001000111000011000111000001100011111111010000011001101110000110110000000000001100000011111111000000001000000001011110110
	INIT_08_0_0=288'b011000111000000111000110000000000000000010011010000110001100000011001100010010000000110110000000000000110000001110001000000010001101000011101000000110000001110000000000000000000001000111000001100110000001100011001011000000011001100110000000011000000111011110000000100110000000110010000011
	INIT_09_0_0=288'b000010000000110110000000000011110000000000000000010011011110011001111111011001111010000000000110110011001000000010000000010000000000010010100000010000110001110000000111111000000000000000001000111000000100110000001100011111000000000011001100000000000011000000011000000000001100110000001100
	INIT_0A_0_0=288'b011000001000000000000000000000000000000000000000000000000000011000000000001100000011000000010000010011111111001101111000000000000001000000001110011110001000000001000000000000000000000000000000000000000110000000010110000001100001101000011101011001101111010000000000000001011000000001111100
	INIT_0B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000
	INIT_0C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_10_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_11_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_13_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_14_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_16_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_17_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_19_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_20_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_21_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_22_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F_0_0=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_00_0_1=288'b011000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01_0_1=288'b011110001011101111000001111000110000000010000000000001000000010001100100000001110000000000000000000000000000000000000000001111011110000000000000000011110001100000000000011000000001000000000000010000000000011000000000001100000000000000000000000000000000000000000000000000000000000000000000
	INIT_02_0_1=288'b000000011010000000000011000000000000000010001011111111000111111011110111010000110000000110000000011000001111011001111011101111010000000000000000000111000000001011011010000000000001000010001000000001000000000001111111011100000001100000000010000011111000001111110011111000000000000000001111
	INIT_03_0_1=288'b000000000000000011010000000011111111000000000011000000000000000000001100000000001011111100011000110000000111000001000011111100001100000010001111011110000000111000000000000010000000000001100000000000000000000001000000000011000001110000001100000000110000011101110011100110000001000000000000
	INIT_04_0_1=288'b000001000000010000000000011010000000000010000000001111001110000000000110000001000010000001011111000000000110000100111000000000000111000001100000010000001000000000000111000000000001000010000000001110000001111011100000010000000000001000010001111011111111001110000000000111010000110000001000
	INIT_05_0_1=288'b011111110011111000011111110000000011010000000011111111000000000000110000000000110001110000001110111011111111000001110000001110010000000000011110001101111010000001000000000000111000000000001000100000000000011000000000001100001011111100000101000010000000011100000011101000000000011011000110
	INIT_06_0_1=288'b000000011000000110000001000000010110000000011011000000000010011000000000000000000011111110000011111011110000000000000000001111000001100011001111000010111011100000010000001001100000000111000000000001000110000000000001000000000001100011000000001000000000000010000011100000011101000011110001
	INIT_07_0_1=288'b010001110000000111000000110000001000011111110000001111001100001000010001000001111000110000000110110000000000000001111000001100000000011000001111011100000000110000001100000010000001001100000011111100000011111011110000000001111000000011001100000000000001000001111010000000000110000011111100
	INIT_08_0_1=288'b000000000000000111011101110000000110000001000000010110000000000000010000000011000000000000000000001000110000000000000000000000000110001000000001000001000011100000011110000001100000010000001001100000000000011000010001000000000000000000000000011000000000011110000011110111001110000000010000
	INIT_09_0_1=288'b000001111000001000000000011011111000000000110000001000011111110000001111011110000000010111000000000001110001000111000000001000000000000011110000000110000000000000001111111011000000001100000010000001001100000000000000000001001011100000000001100000010011010000000000000000000000011000000001
	INIT_0A_0_1=288'b000000000011100100000000111000000000000000000000000000000000000000000110010000000000000000000010000000011111011000011011100111000001111000000000000000000011100000011000000000000000000000000000000000000000000001100000000000000000000001000010000000000001000110011011100000011010000000001001
	INIT_0B_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001100000
	INIT_0C_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0D_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0F_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_10_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_11_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_13_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_14_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_16_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_17_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_19_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1A_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1B_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1D_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1E_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_20_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_21_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_22_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F_0_1=288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_00=576'b011000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_01=576'b011110001011101111000001111000110000000010000000000001000000010001100100000001110000000000000000000000000000000000000000001111011110000000000000000011110001100000000000011000000001000000000000010000000000011000000000001100000000000000000000000000000000000000000000000000000000000000000000011001111011110000001111110010000000010000000000001100000000000000000000000000000000000000000000000000000000000000000000111111011000110000000100010000100000000010000000000000001000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_02=576'b000000011010000000000011000000000000000010001011111111000111111011110111010000110000000110000000011000001111011001111011101111010000000000000000000111000000001011011010000000000001000010001000000001000000000001111111011100000001100000000010000011111000001111110011111000000000000000001111001100001011000011010011100000110110010001111011111100011111111010000000001000000000000000000001110000011111000001111000111111000110000011000110000011100000010001010000011001101000010001000000001000011000000011111111000000000000000000011000000011110000011110011011110011000001100011111111
	INIT_03=576'b000000000000000011010000000011111111000000000011000000000000000000001100000000001011111100011000110000000111000001000011111100001100000010001111011110000000111000000000000010000000000001100000000000000000000001000000000011000001110000001100000000110000011101110011100110000001000000000000000001100001100001011000111011110000000110111011000001011000000000000110000001111011110000000000000000000111001110000000010000000000001000111111011000110000011100000111101001100011001101100000001100001000000011101000010011100000000000000000000011100011000110001000000000000010011000001100
	INIT_04=576'b000001000000010000000000011010000000000010000000001111001110000000000110000001000010000001011111000000000110000100111000000000000111000001100000010000001000000000000111000000000001000010000000001110000001111011100000010000000000001000010001111011111111001110000000000111010000110000001000000010000010001100001100001011000110010000000000111110011110011000000000000110001000001111011110000000000000000000111000100000010010000000000001000001000011000110000011100001101000000000011001100110000111111000000001000110000010011100000011111011110000001110111000001001000000000000010011
	INIT_05=576'b011111110011111000011111110000000011010000000011111111000000000000110000000000110001110000001110111011111111000001110000001110010000000000011110001101111010000001000000000000111000000000001000100000000000011000000000001100001011111100000101000010000000011100000011101000000000011011000110011110001011110111011111100001100001011000111011110000000110110000000011000000000011000010000001111011110000000000000000000011000000000010010000000011111000101000011000110000011100001101000000000011001101111000110000000001111011110000000011100000000000000000000000110000000001001000000000
	INIT_06=576'b000000011000000110000001000000010110000000011011000000000010011000000000000000000011111110000011111011110000000000000000001111000001100011001111000010111011100000010000001001100000000111000000000001000110000000000001000000000001100011000000001000000000000010000011100000011101000011110001000001000000000000000010011010001100001100000011001000010000000000110110011000011011110000011111111001000111001110000000010000000010001001110000010001111000000001000111000011000110000011100001101000000000011001101000000110000000001100000001100000010110000000000000000000000110111000001000
	INIT_07=576'b010001110000000111000000110000001000011111110000001111001100001000010001000001111000110000000110110000000000000001111000001100000000011000001111011100000000110000001100000010000001001100000011111100000011111011110000000001111000000011001100000000000001000001111010000000000110000011111100000000110000001000000000000000010011011110110001110000011001000011100000000111110011100000000110000000100011000001110001110000000110000000111111001100000010000000000000001000111000011000111000001100011111111010000011001101110000110110000000000001100000011111111000000001000000001011110110
	INIT_08=576'b000000000000000111011101110000000110000001000000010110000000000000010000000011000000000000000000001000110000000000000000000000000110001000000001000001000011100000011110000001100000010000001001100000000000011000010001000000000000000000000000011000000000011110000011110111001110000000010000011000111000000111000110000000000000000010011010000110001100000011001100010010000000110110000000000000110000001110001000000010001101000011101000000110000001110000000000000000000001000111000001100110000001100011001011000000011001100110000000011000000111011110000000100110000000110010000011
	INIT_09=576'b000001111000001000000000011011111000000000110000001000011111110000001111011110000000010111000000000001110001000111000000001000000000000011110000000110000000000000001111111011000000001100000010000001001100000000000000000001001011100000000001100000010011010000000000000000000000011000000001000010000000110110000000000011110000000000000000010011011110011001111111011001111010000000000110110011001000000010000000010000000000010010100000010000110001110000000111111000000000000000001000111000000100110000001100011111000000000011001100000000000011000000011000000000001100110000001100
	INIT_0A=576'b000000000011100100000000111000000000000000000000000000000000000000000110010000000000000000000010000000011111011000011011100111000001111000000000000000000011100000011000000000000000000000000000000000000000000001100000000000000000000001000010000000000001000110011011100000011010000000001001011000001000000000000000000000000000000000000000000000000000011000000000001100000011000000010000010011111111001101111000000000000001000000001110011110001000000001000000000000000000000000000000000000000110000000010110000001100001101000011101011001101111010000000000000001011000000001111100
	INIT_0B=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000
	INIT_0C=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0D=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0E=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_0F=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_10=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_11=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_12=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_13=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_14=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_15=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_16=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_17=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_18=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_19=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1A=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1B=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1C=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1D=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1E=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_1F=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_20=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_21=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_22=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_23=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_24=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_25=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_26=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_27=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_28=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_29=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2A=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2B=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2C=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2D=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2E=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_2F=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_30=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_31=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_32=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_33=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_34=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_35=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_36=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_37=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_38=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_39=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3A=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3B=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3C=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3D=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3E=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INIT_3F=576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	N_DATA_WIDTH=32'b00000000000000000000000000000100
	L_DATA_WIDTH=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	L_BYTE_DATA_WIDTH=32'b00000000000000000000000000010000
	DRM_DATA_WIDTH=32'b00000000000000000000000000000100
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DATA_WIDTH=32'b00000000000000000000000000000100
	DRM_ADDR_WIDTH=32'b00000000000000000000000000001100
	ADDR_WIDTH=32'b00000000000000000000000000001100
	CS_ADDR_WIDTH=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	Q_CAS_DATA_WIDTH=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH=32'b00000000000000000000000000000001
	MASK_NUM=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011
	CS_ADDR_3_LSB=32'b00000000000000000000000000001010
	CS_ADDR_4_LSB=32'b00000000000000000000000000001010
	RAM_MODE_SEL=112'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100100100111101001101
	DRM_DATA_WIDTH_SEL=32'b00000000000000000000000000000100
	ADDR_SEL_LSB=32'b00000000000000000000000000001011
   Generated name = ipml_spram_v1_3_osd_rom_Z10
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":248:45:248:72|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":250:38:250:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":252:55:252:110|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":127:0:127:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":242:43:242:50|Removing wire cs2_ctrl, as there is no assignment to it.
@W: CG133 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":653:8:653:8|Object n is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_spram_v1_3_osd_rom_Z10 .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":20:7:20:27|Synthesizing module ipml_rom_v1_3_osd_rom in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_ADDR_WIDTH=32'b00000000000000000000000000001100
	c_DATA_WIDTH=32'b00000000000000000000000000001000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_CLK_EN=32'b00000000000000000000000000000000
	c_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000101010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010010000100010101011000
   Generated name = ipml_rom_v1_3_osd_rom_Z11
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":75:17:75:17|Input wr_data on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_rom_v1_3_osd_rom.v":82:17:82:17|Input wr_byte_en on instance U_ipml_spram_osd_rom is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ipml_rom_v1_3_osd_rom_Z11 .......
@N: CG364 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":18:7:18:13|Synthesizing module osd_rom in library work.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":70:30:70:35|Removing wire clk_en, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":71:30:71:40|Removing wire addr_strobe, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\osd_rom.v":73:30:73:35|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on osd_rom .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":1:7:1:21|Synthesizing module Char_Pic_Disply in library work.

	LSB=32'b00000000000000000000000000000010
	LSB2=32'b00000000000000000000000000000010
	OSD_WIDTH=12'b000011111000
	OSD_HEGIHT=12'b000000011010
   Generated name = Char_Pic_Disply_2s_2s_248_26
@W: CS263 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":217:17:217:35|Port-width mismatch for port addr. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":25:7:25:11|Object de_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":27:7:27:11|Object vs_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":29:7:29:11|Object hs_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"E:\Image_Rotat_master\Image\source\display_module\Char_Pic_Disply.v":176:11:176:15|Object osd_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Char_Pic_Disply_2s_2s_248_26 .......
@N: CG364 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":3:8:3:10|Synthesizing module top in library work.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":418:30:418:34|Port-width mismatch for port read_addr_0. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":419:30:419:40|Port-width mismatch for port read_addr_1. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":420:30:420:40|Port-width mismatch for port read_addr_2. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":421:30:421:40|Port-width mismatch for port read_addr_3. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":425:30:425:50|Port-width mismatch for port read_addr_index. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":441:30:441:34|Port-width mismatch for port write_addr_0. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":442:30:442:40|Port-width mismatch for port write_addr_1. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":443:30:443:40|Port-width mismatch for port write_addr_2. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":444:30:444:40|Port-width mismatch for port write_addr_3. The port definition is 32 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":447:30:447:44|Port-width mismatch for port write_addr_index. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":410:30:410:42|Port-width mismatch for port rd_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":433:30:433:42|Port-width mismatch for port wr_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":478:23:478:37|Port-width mismatch for port rd_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":471:20:471:34|Port-width mismatch for port wr_burst_addr. The port definition is 32 bits, but the actual port connection bit width is 25. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":486:17:486:25|Port-width mismatch for port threshold. The port definition is 11 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":507:23:507:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":509:23:509:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":511:23:511:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":512:23:512:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":532:23:532:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":533:23:533:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":537:23:537:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":556:23:556:23|Port-width mismatch for port areset_2. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":558:23:558:34|Port-width mismatch for port awid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":559:23:559:36|Port-width mismatch for port awaddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":579:23:579:34|Port-width mismatch for port arid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":580:23:580:36|Port-width mismatch for port araddr_2. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":584:23:584:36|Port-width mismatch for port arlock_2. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":528:23:528:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":542:23:542:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":575:23:575:33|Port-width mismatch for port bid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":589:23:589:33|Port-width mismatch for port rid_2. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":650:33:650:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":669:33:669:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":679:34:679:52|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":680:34:680:51|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":688:34:688:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":689:34:689:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":632:33:632:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":633:33:633:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":656:33:656:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":657:33:657:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":722:33:722:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":741:33:741:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":751:34:751:54|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":752:34:752:53|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":760:34:760:54|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":761:34:761:53|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":704:33:704:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":705:33:705:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":728:33:728:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":729:33:729:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":809:21:809:33|Port-width mismatch for port disp_model. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":817:10:817:14|Port-width mismatch for port key. The port definition is 3 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":7:21:7:27|Removing wire uart_tx, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":104:32:104:46|Removing wire ui_clk_sync_rst, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":105:32:105:50|Removing wire init_calib_complete, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":129:32:129:44|Removing wire s00_axi_buser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":150:32:150:44|Removing wire s00_axi_ruser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":179:32:179:44|Removing wire s01_axi_buser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":200:32:200:44|Removing wire s01_axi_ruser, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":205:32:205:41|Removing wire clk_200MHz, as there is no assignment to it.
@W: CG360 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":462:15:462:28|Removing wire display_number, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":7:21:7:27|*Output uart_tx has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 2 on top .......
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":129:32:129:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":150:32:150:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":179:32:179:44|*Input s01_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":200:32:200:44|*Input s01_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":809:21:809:33|*Input un1_uart_code_out[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\top.v":8:20:8:26|Input uart_rx is unused.
Running optimization stage 2 on Char_Pic_Disply_2s_2s_248_26 .......
Running optimization stage 2 on osd_rom .......
Running optimization stage 2 on ipml_rom_v1_3_osd_rom_Z11 .......
Running optimization stage 2 on ipml_spram_v1_3_osd_rom_Z10 .......
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":392:0:392:5|Removing register 'cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":416:43:416:48|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":417:43:417:48|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":416:43:416:48|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":417:43:417:48|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"E:\Image_Rotat_master\Image\ipcore\osd_rom\rtl\ipml_spram_v1_3_osd_rom.v":47:38:47:47|Input wr_byte_en is unused.
Running optimization stage 2 on RGB_Gary_Binary .......
@N: CL159 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":8:28:8:37|Input disp_model is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":9:25:9:37|Input display_model is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\display_module\RGB_Gary_Binary.v":11:15:11:17|Input key is unused.
Running optimization stage 2 on timing_gen_xy .......
Running optimization stage 2 on video_timing_data .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\display_module\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on aq_axi_master .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":342:2:342:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":170:2:170:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on ddr3 .......
Running optimization stage 2 on ipsl_hmemc_ddrc_top_Z9 .......
@N: CL159 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_ddrc_top.v":215:25:215:33|Input dfi_error is unused.
@N: CL159 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_hmemc_ddrc_top.v":216:25:216:38|Input dfi_error_info is unused.
Running optimization stage 2 on GTP_DDRC .......
Running optimization stage 2 on ipsl_ddrc_reset_ctrl_Z8 .......
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ipsl_ddrc_apb_reset_Z7 .......
@W: CL246 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ipsl_hmemc_phy_top_Z6 .......
Running optimization stage 2 on GTP_IOBUFCO .......
Running optimization stage 2 on GTP_INV .......
Running optimization stage 2 on ipsl_phy_io_Z5 .......
@N: CL159 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_phy_io.v":90:41:90:52|Input SRB_CORE_CLK is unused.
Running optimization stage 2 on GTP_OUTBUFTCO .......
Running optimization stage 2 on GTP_IOBUF .......
Running optimization stage 2 on GTP_OUTBUF .......
Running optimization stage 2 on GTP_INBUFG .......
Running optimization stage 2 on GTP_ISERDES .......
Running optimization stage 2 on GTP_IODELAY .......
Running optimization stage 2 on GTP_DDC_E1 .......
Running optimization stage 2 on GTP_IOCLKDIV .......
Running optimization stage 2 on GTP_IOCLKBUF .......
Running optimization stage 2 on GTP_DDRPHY .......
Running optimization stage 2 on GTP_DLL .......
Running optimization stage 2 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   10
@W: CL247 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused

Running optimization stage 2 on ipsl_ddrphy_dll_update_ctrl .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ipsl_ddrphy_training_ctrl .......
Running optimization stage 2 on ipsl_ddrphy_reset_ctrl .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pll_50_400 .......
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\source\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on image_processing .......
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[31] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[30] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[29] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[28] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[27] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[26] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[25] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[24] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[23] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[20] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[19] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[18] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[17] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[14] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[12] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[11] is always 1.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[9] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[8] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[7] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[6] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[5] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[4] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[3] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[2] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[1] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Register bit wr_burst_addr_start[0] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[31] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[30] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[29] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[28] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[27] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[26] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[25] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[24] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[23] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[22] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[21] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[14] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[12] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[11] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[9] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[8] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[7] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[6] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[5] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[4] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[3] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[2] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[1] is always 0.
@N: CL189 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":161:0:161:5|Register bit rd_burst_addr_start[0] is always 0.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 31 to 17 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 15 to 11 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":151:0:151:5|Pruning register bits 9 to 0 of wr_burst_addr_start[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Optimizing register bit wr_burst_addr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Pruning register bits 31 to 24 of wr_burst_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":172:0:172:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@W: CL246 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":12:29:12:35|Input port bits 2 to 1 of key_out[2:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":28:22:28:30|*Unassigned bits of threshold[10:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":29:12:29:16|*Unassigned bits of error are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\image_processing.v":20:7:20:23|Input wr_burst_data_req is unused.
Running optimization stage 2 on div .......
Running optimization stage 2 on key_Module .......
Running optimization stage 2 on frame_read_write .......
@W: CL246 :"E:\Image_Rotat_master\Image\source\sources_1\frame_read_write.v":48:34:48:46|Input port bits 63 to 16 of rd_burst_data[63:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on frame_fifo_read_Z4 .......
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of read_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 15 to 8 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_read.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on frame_fifo_write_Z3 .......
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of write_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":106:0:106:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\frame_fifo_write.v":45:34:45:50|Input wr_burst_data_req is unused.
Running optimization stage 2 on afifo_16i_16o_512 .......
Running optimization stage 2 on ipml_fifo_v1_4_afifo_16i_16o_512_Z2 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_12s_12s_ASYN_1020s_4s .......
@W: CL260 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 12 of ASYN_CTRL.wptr[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 12 of ASYN_CTRL.rptr[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_sdpram_v1_4_afifo_16i_16o_512_Z1 .......
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[53:36] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":748:45:748:50|*Input DA_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":749:45:749:50|*Input DB_bus[71:54] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"E:\Image_Rotat_master\Image\ipcore\afifo_16i_16o_512\rtl\ipml_sdpram_v1_4_afifo_16i_16o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on cmos_write_req_gen_2s .......
@N: CL159 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_write_req_gen.v":37:13:37:21|Input frame_cnt is unused.
Running optimization stage 2 on cmos_8_16bit_2s .......
@N: CL134 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":168:0:168:5|Found RAM h_data2, depth=256, width=16
@W: CL297 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":168:0:168:5|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
@N: CL134 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Found RAM h_data1, depth=256, width=16
@N: CL134 :"E:\Image_Rotat_master\Image\source\sources_1\cmos_8_16bit.v":151:0:151:5|Found RAM h_data1, depth=256, width=16
Running optimization stage 2 on lut_ov5640_rgb565_1024_768 .......
Running optimization stage 2 on i2c_config .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":81:0:81:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@A: CL153 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_config.v":57:4:57:15|*Unassigned bits of i2c_read_req are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on i2c_master_top .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_top.v":87:0:87:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL247 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused

Running optimization stage 2 on i2c_master_byte_ctrl .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_byte_ctrl.v":201:1:201:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on i2c_master_bit_ctrl .......
@N: CL201 :"E:\Image_Rotat_master\Image\source\i2c_master\i2c_master_bit_ctrl.v":384:4:384:9|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000000
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"E:\Image_Rotat_master\Image\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"E:\Image_Rotat_master\Image\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\Image_Rotat_master\Image\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"E:\Image_Rotat_master\Image\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\Image_Rotat_master\Image\synthesize\synplify_impl\synwork\layer0.rt.csv

