****************************************
Report : qor
Design : top
Version: S-2021.06-SP5-1
Date   : Wed Dec 10 12:55:53 2025
****************************************


Scenario           'func_fast'
Timing Path Group  'ideal_clock1'
----------------------------------------
Levels of Logic:                     28
Critical Path Length:              0.65
Critical Path Slack:               3.15
Critical Path Clk Period:          3.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'ideal_clock1'
----------------------------------------
Levels of Logic:                     28
Critical Path Length:              0.70
Critical Path Slack:               3.11
Critical Path Clk Period:          3.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             52
Hierarchical Port Count:           2160
Leaf Cell Count:                   1300
Buf/Inv Cell Count:                 329
Buf Cell Count:                       6
Inv Cell Count:                     323
CT Buf/Inv Cell Count:                0
Combinational Cell Count:          1023
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              277
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       277
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              498.39
Noncombinational Area:           310.89
Buf/Inv Area:                     60.30
Total Buffer Area:                 2.93
Total Inverter Area:              57.36
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    7317.14
Net YLength:                    8072.09
----------------------------------------
Cell Area (netlist):                            809.28
Cell Area (netlist and physical only):          809.28
Net Length:                    15389.23


Design Rules
----------------------------------------
Total Number of Nets:              1533
Nets with Violations:                 2
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
