
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103620                       # Number of seconds simulated
sim_ticks                                103619772471                       # Number of ticks simulated
final_tick                               633257489781                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293372                       # Simulator instruction rate (inst/s)
host_op_rate                                   370515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6880831                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928508                       # Number of bytes of host memory used
host_seconds                                 15059.20                       # Real time elapsed on the host
sim_insts                                  4417944261                       # Number of instructions simulated
sim_ops                                    5579652323                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2103936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2318720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       941824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1300224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6671232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2516992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2516992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16437                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18115                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52119                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20304387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22377196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9089231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        16059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12548030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64381844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        16059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              63000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24290654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24290654                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24290654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20304387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22377196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9089231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        16059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12548030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               88672497                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248488664                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21409943                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17433990                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1917009                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8810870                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8134193                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236044                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86969                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193656967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120504897                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21409943                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10370237                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25469666                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737162                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7770338                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11847811                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916461                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230685722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.001145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205216056     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725402      1.18%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139573      0.93%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310124      1.00%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953068      0.85%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107164      0.48%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758519      0.33%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1928201      0.84%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12547615      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230685722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086161                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.484951                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191323805                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10142258                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25328613                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108819                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782223                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649864                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145434319                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51672                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782223                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191579139                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6554220                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2444125                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182772                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1143231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145219432                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1480                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420044                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567014                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        32416                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203211188                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676803625                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676803625                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34760482                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34099                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18019                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3598980                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13977016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1698077                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144706455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137401393                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82979                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20210752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41322016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230685722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.595622                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.300307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172663063     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24482017     10.61%     85.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12381786      5.37%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985499      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6569671      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585665      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3186099      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779672      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52250      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230685722                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962379     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146217     11.45%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168958     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113915210     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015270      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648939      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805894      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137401393                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552948                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277554                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009298                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506849041                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164951999                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133586427                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138678947                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154609                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1825416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          701                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141991                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782223                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5831625                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       280212                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144740552                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          385                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13977016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18017                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        217047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          701                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147732                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066399                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214131                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134812991                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516392                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588402                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321681                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241399                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805289                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542532                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133589010                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133586427                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79380272                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213674316                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.537596                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371501                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22283516                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941329                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226903499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.392921                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177116721     78.06%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324421     10.28%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837873      4.78%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821668      2.12%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656807      1.61%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544126      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532876      0.68%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095978      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2973029      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226903499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2973029                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368680349                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293282034                       # The number of ROB writes
system.switch_cpus0.timesIdled                2863887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17802942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.484887                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.484887                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402433                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402433                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609556187                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184069310                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138146821                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248488664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22659385                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18355183                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2074547                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8978541                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8534812                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2544238                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93769                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191452089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126002773                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22659385                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11079050                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27599147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6375836                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4179685                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11981114                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2074444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227485380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.680677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.053806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199886233     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2570658      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2018909      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4751688      2.09%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1023804      0.45%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1591903      0.70%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1221775      0.54%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          768057      0.34%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13652353      6.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227485380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091189                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507077                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189334222                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6360201                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27488354                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        91795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4210804                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3908054                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44259                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154540587                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80613                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4210804                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189856470                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1623165                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3291739                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27027002                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1476196                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154399309                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22545                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        283946                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       181206                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    217174668                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720513211                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720513211                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176248061                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        40926601                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39004                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21921                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4878056                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15017000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7464976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       139152                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1658770                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153297321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143930634                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       145976                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25721977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     53625298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227485380                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632703                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165464320     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26563956     11.68%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12882855      5.66%     90.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8622945      3.79%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7975472      3.51%     97.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2683249      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2767205      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       392254      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       133124      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227485380                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         412873     58.87%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     58.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        144484     20.60%     79.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143950     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120882376     83.99%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2180300      1.51%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17072      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13447258      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7403628      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143930634                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.579224                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             701307                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004873                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    516193931                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179058771                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140236103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144631941                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       361757                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3417758                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          492                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       210684                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4210804                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1036905                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98907                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153336304                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15017000                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7464976                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21909                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          492                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1125976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179122                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2305098                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141309190                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12982676                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2621444                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20384967                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20028207                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7402291                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.568675                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140237183                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140236103                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83045847                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229337666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564356                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362112                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103252147                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126803425                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26533921                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2077444                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223274576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372693                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    170036879     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25051568     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10939174      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6213598      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4503185      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1766809      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1367717      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       985540      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2410106      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223274576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103252147                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126803425                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18853531                       # Number of memory references committed
system.switch_cpus1.commit.loads             11599240                       # Number of loads committed
system.switch_cpus1.commit.membars              17072                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18219095                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114254572                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2581494                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2410106                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374201816                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310885619                       # The number of ROB writes
system.switch_cpus1.timesIdled                3095855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21003284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103252147                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126803425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103252147                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.406620                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.406620                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.415521                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.415521                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       636481580                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195284311                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142708631                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34144                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               248488664                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22441466                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18194359                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064007                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9209152                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8500590                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2436118                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97621                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    194397687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125123365                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22441466                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10936708                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27542786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6296207                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3885017                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12011151                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2062293                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230031041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.028655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       202488255     88.03%     88.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1917690      0.83%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3483854      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3225206      1.40%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2048805      0.89%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1686382      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          966301      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          996929      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13217619      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230031041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090312                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503538                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       192422675                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5878165                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27477780                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47088                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4205328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3895450                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153602201                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4205328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       192915826                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1237460                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3513946                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27001236                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1157240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153471922                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        187153                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       500702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217673356                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    714902229                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    714902229                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    179200554                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38472802                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35289                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17644                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4286454                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14488108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7497523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        87012                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1666744                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152468476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143984061                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       121428                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22992396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48377783                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    230031041                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.625933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299058                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    167946262     73.01%     73.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26271121     11.42%     84.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14142893      6.15%     90.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7169099      3.12%     93.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8538400      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2767070      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2590595      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       457471      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       148130      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230031041                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         433616     59.54%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        150736     20.70%     80.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143869     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121080156     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2064776      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17645      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13347946      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7473538      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143984061                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579439                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             728221                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    518848812                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    175496377                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140875198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144712282                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281761                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2806042                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97023                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4205328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         840022                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118657                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152503764                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14488108                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7497523                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17644                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1101762                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149564                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2251326                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141910909                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12877127                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2073152                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20350500                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20032886                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7473373                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571096                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140875238                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140875198                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81293401                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226462518                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.566928                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358971                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104365912                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128504834                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23999340                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2090251                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    225825713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569044                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.368709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171708007     76.04%     76.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24911159     11.03%     87.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12924858      5.72%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4150830      1.84%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5705940      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1914137      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1105311      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       978610      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2426861      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    225825713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104365912                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128504834                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19082566                       # Number of memory references committed
system.switch_cpus2.commit.loads             11682066                       # Number of loads committed
system.switch_cpus2.commit.membars              17644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18548304                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115772912                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2650360                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2426861                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           375903026                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309213713                       # The number of ROB writes
system.switch_cpus2.timesIdled                3007851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18457623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104365912                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128504834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104365912                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.380937                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.380937                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420003                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420003                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638278838                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197136947                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141743061                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35288                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               248488661                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20430524                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16703199                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989692                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8367370                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8016747                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2092676                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90508                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    196675964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             114773283                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20430524                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10109423                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23908959                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5526519                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4603035                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12049884                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1991262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    228691453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       204782494     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1149099      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1748385      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2391030      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2457100      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2054349      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1165988      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1715561      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11227447      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    228691453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082219                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.461885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       194427380                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6870405                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23844427                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        45974                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3503258                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3372106                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     140626476                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3503258                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       194977503                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1328164                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4154528                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23349377                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1378614                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     140536593                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1152                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        312732                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549943                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          893                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    195286872                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    654056638                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    654056638                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    168734049                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26552823                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38843                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22371                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4005929                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13346767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7316513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       129729                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1593922                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         140342290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133084964                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25885                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16019002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38046410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5883                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    228691453                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581941                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271099                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    172419218     75.39%     75.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22939228     10.03%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11862750      5.19%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8943281      3.91%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6952021      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2791294      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1772913      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       897623      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113125      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    228691453                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23772     10.05%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         87922     37.16%     47.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       124918     52.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111500686     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2064262      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16472      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12242290      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7261254      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133084964                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535578                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             236612                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001778                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    495123878                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156400467                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131087396                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133321576                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       311996                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2212213                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       179678                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3503258                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1054043                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       126123                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    140381117                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13346767                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7316513                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22355                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         92897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1158167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1133346                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2291513                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131276195                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11545062                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1808769                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18804758                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18556659                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7259696                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.528299                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131087608                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131087396                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75459680                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        202146754                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.527539                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373292                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98818826                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    121452527                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18936131                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2022389                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    225188195                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.539338                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.389163                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    175533783     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24484526     10.87%     88.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9303957      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4488496      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3717206      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2219097      0.99%     97.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1882837      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       833076      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2725217      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    225188195                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98818826                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     121452527                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18271389                       # Number of memory references committed
system.switch_cpus3.commit.loads             11134554                       # Number of loads committed
system.switch_cpus3.commit.membars              16472                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17419118                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        109473008                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2478161                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2725217                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           362851636                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          284280777                       # The number of ROB writes
system.switch_cpus3.timesIdled                3062552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19797208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98818826                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            121452527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98818826                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.514588                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.514588                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.397679                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.397679                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591648737                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181887441                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130873517                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32944                       # number of misc regfile writes
system.l2.replacements                          52123                       # number of replacements
system.l2.tagsinuse                      32767.983086                       # Cycle average of tags in use
system.l2.total_refs                          2268609                       # Total number of references to valid blocks.
system.l2.sampled_refs                          84891                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.723787                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           474.231008                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.886977                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6096.854672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.285383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5081.621203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.419759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2683.952849                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.116544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3688.149874                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4639.791506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3796.608085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2743.084111                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3539.981115                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.186061                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.155079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.081908                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.112553                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.115863                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.083712                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.108032                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80233                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57625                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33369                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41712                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  212939                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            74499                       # number of Writeback hits
system.l2.Writeback_hits::total                 74499                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57625                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41712                       # number of demand (read+write) hits
system.l2.demand_hits::total                   212939                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80233                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57625                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33369                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41712                       # number of overall hits
system.l2.overall_hits::total                  212939                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16437                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        18115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10155                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 52116                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16437                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        18115                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10158                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52119                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16437                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        18115                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7358                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10158                       # number of overall misses
system.l2.overall_misses::total                 52119                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1583274                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2714727778                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2042048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2966823989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2043524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1235305820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1952281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1673597836                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8598076550                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       445239                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        445239                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1583274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2714727778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2042048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2966823989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2043524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1235305820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1952281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1674043075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8598521789                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1583274                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2714727778                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2042048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2966823989                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2043524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1235305820                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1952281                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1674043075                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8598521789                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        75740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        40727                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51867                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              265055                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        74499                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             74499                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        75740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        40727                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265058                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        75740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        40727                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265058                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.170032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.239173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.180666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.195789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196623                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.170032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.239173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.180666                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.195836                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196632                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.170032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.239173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.180666                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.195836                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196632                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       143934                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165159.565492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163777.200607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       145966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167886.085893                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150175.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164805.301428                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164979.594558                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       148413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       148413                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       143934                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165159.565492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163777.200607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       145966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167886.085893                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150175.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164800.460228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164978.640975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       143934                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165159.565492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157080.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163777.200607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       145966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167886.085893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150175.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164800.460228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164978.640975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19664                       # number of writebacks
system.l2.writebacks::total                     19664                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16437                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        18115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            52116                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        18115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             52119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        18115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            52119                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       941999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1757625729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1911423941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    806766539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1081721711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5562184302                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       270262                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       270262                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       941999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1757625729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1911423941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    806766539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1081991973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5562454564                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       941999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1757625729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1283118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1911423941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1226996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    806766539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1194269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1081991973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5562454564                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.170032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.239173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.180666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.195789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196623                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.170032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.239173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.180666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.195836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.170032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.239173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.180666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.195836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196632                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85636.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106931.053659                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105516.088380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109644.813672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106521.094141                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106726.999424                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90087.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90087.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85636.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106931.053659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105516.088380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109644.813672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106516.240697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106726.041635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85636.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106931.053659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 98701.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105516.088380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 87642.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109644.813672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91866.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106516.240697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106726.041635                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.238599                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011855449                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846451.549270                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.238599                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016408                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876985                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11847799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11847799                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11847799                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11847799                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11847799                       # number of overall hits
system.cpu0.icache.overall_hits::total       11847799                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1889430                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1889430                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1889430                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1889430                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1889430                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1889430                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11847811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11847811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11847811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11847811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11847811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11847811                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 157452.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 157452.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 157452.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 157452.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 157452.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 157452.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1678774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1678774                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1678774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1678774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1678774                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1678774                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152615.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152615.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152615.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152615.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152615.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152615.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96670                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190994862                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96926                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1970.522481                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.593680                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.406320                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916382                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083618                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10409549                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10409549                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677251                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18086800                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18086800                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18086800                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18086800                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399604                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399604                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           61                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399665                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399665                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399665                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399665                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37439837709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37439837709                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5001659                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5001659                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37444839368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37444839368                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37444839368                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37444839368                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10809153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10809153                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18486465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18486465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18486465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18486465                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036969                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036969                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021619                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021619                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021619                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021619                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 93692.349699                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 93692.349699                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81994.409836                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81994.409836                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 93690.564268                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93690.564268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 93690.564268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93690.564268                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20310                       # number of writebacks
system.cpu0.dcache.writebacks::total            20310                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302934                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302995                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302995                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302995                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96670                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96670                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96670                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96670                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96670                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96670                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8226696775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8226696775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8226696775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8226696775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8226696775                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8226696775                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005229                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005229                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005229                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005229                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85100.825230                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85100.825230                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85100.825230                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85100.825230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85100.825230                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85100.825230                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997099                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017151249                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2071591.138493                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997099                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11981100                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11981100                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11981100                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11981100                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11981100                       # number of overall hits
system.cpu1.icache.overall_hits::total       11981100                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2481219                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2481219                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2481219                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2481219                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2481219                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2481219                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11981114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11981114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11981114                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11981114                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11981114                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11981114                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 177229.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 177229.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 177229.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 177229.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2150348                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2150348                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2150348                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2150348                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165411.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165411.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 75740                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180807750                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 75996                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2379.174562                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.228585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.771415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9727031                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9727031                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7220147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7220147                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21631                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21631                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17072                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17072                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16947178                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16947178                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16947178                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16947178                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181521                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181521                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181521                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181521                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181521                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181521                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18831877404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18831877404                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18831877404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18831877404                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18831877404                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18831877404                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9908552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9908552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7220147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7220147                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17128699                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17128699                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17128699                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17128699                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018320                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010597                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103744.896756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103744.896756                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103744.896756                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103744.896756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103744.896756                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103744.896756                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20057                       # number of writebacks
system.cpu1.dcache.writebacks::total            20057                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       105781                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       105781                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       105781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       105781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       105781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       105781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        75740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        75740                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        75740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        75740                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        75740                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        75740                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6934555809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6934555809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6934555809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6934555809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6934555809                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6934555809                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91557.377990                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91557.377990                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91557.377990                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91557.377990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91557.377990                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91557.377990                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996830                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015058988                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192352.025918                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996830                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12011136                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12011136                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12011136                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12011136                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12011136                       # number of overall hits
system.cpu2.icache.overall_hits::total       12011136                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2484662                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2484662                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2484662                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2484662                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2484662                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2484662                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12011151                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12011151                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12011151                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12011151                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12011151                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12011151                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165644.133333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165644.133333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165644.133333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2175239                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2175239                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2175239                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2175239                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155374.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155374.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40727                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169263830                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40983                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4130.098577                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.008331                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.991669                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910189                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089811                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9673570                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9673570                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7366982                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7366982                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17644                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17644                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17644                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17644                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17040552                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17040552                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17040552                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17040552                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122555                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122555                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122555                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122555                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12978757463                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12978757463                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12978757463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12978757463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12978757463                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12978757463                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9796125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9796125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7366982                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7366982                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17644                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17163107                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17163107                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17163107                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17163107                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105901.492905                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105901.492905                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105901.492905                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105901.492905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105901.492905                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105901.492905                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10276                       # number of writebacks
system.cpu2.dcache.writebacks::total            10276                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81828                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81828                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81828                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81828                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81828                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40727                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40727                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40727                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40727                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40727                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3487221867                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3487221867                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3487221867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3487221867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3487221867                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3487221867                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004157                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002373                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002373                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 85624.324576                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85624.324576                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 85624.324576                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85624.324576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 85624.324576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85624.324576                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997015                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015362132                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059558.077079                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997015                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12049865                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12049865                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12049865                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12049865                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12049865                       # number of overall hits
system.cpu3.icache.overall_hits::total       12049865                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2813197                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2813197                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2813197                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2813197                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2813197                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2813197                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12049884                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12049884                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12049884                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12049884                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12049884                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12049884                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       148063                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       148063                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       148063                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       148063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       148063                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       148063                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2060950                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2060950                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2060950                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2060950                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2060950                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2060950                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158534.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158534.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158534.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158534.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158534.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158534.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51870                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172163305                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52126                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3302.829778                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.217184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.782816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911005                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088995                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8470908                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8470908                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7100111                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7100111                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17370                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17370                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16472                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15571019                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15571019                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15571019                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15571019                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148042                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148042                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2787                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2787                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150829                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150829                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150829                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150829                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15645365837                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15645365837                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    398329719                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    398329719                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  16043695556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16043695556                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  16043695556                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16043695556                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8618950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8618950                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7102898                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7102898                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15721848                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15721848                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15721848                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15721848                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017176                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017176                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009594                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009594                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009594                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009594                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 105681.940510                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105681.940510                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 142924.190527                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142924.190527                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106370.098297                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106370.098297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106370.098297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106370.098297                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1098651                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109865.100000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23856                       # number of writebacks
system.cpu3.dcache.writebacks::total            23856                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96175                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96175                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2784                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2784                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        98959                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        98959                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        98959                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        98959                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51867                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51867                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51870                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51870                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4519335120                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4519335120                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       477339                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       477339                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4519812459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4519812459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4519812459                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4519812459                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003299                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003299                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87133.150558                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87133.150558                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       159113                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       159113                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87137.313650                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87137.313650                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87137.313650                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87137.313650                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
