
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Mar  1 03:12:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/find.tcl
# set_param general.maxThreads 4
# read_verilog /home/azureuser/btreeBlock/verilog/find/2/find.v
# read_xdc     /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc
# synth_design -name find -top find -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/includes/ -flatten_hierarchy none
Command: synth_design -name find -top find -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/includes/ -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Synthesis license expires in 24 day(s)
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1426072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.336 ; gain = 437.949 ; free physical = 11264 ; free virtual = 144316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find' [/home/azureuser/btreeBlock/verilog/find/2/find.v:6]
INFO: [Synth 8-6155] done synthesizing module 'find' (0#1) [/home/azureuser/btreeBlock/verilog/find/2/find.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2650.305 ; gain = 514.918 ; free physical = 11152 ; free virtual = 144204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2665.148 ; gain = 529.762 ; free physical = 11140 ; free virtual = 144192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2665.148 ; gain = 529.762 ; free physical = 11140 ; free virtual = 144192
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2665.148 ; gain = 0.000 ; free physical = 11140 ; free virtual = 144192
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/find_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/find_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.773 ; gain = 0.000 ; free physical = 11071 ; free virtual = 144123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2826.773 ; gain = 0.000 ; free physical = 11071 ; free virtual = 144123
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2826.773 ; gain = 691.387 ; free physical = 11069 ; free virtual = 144121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2834.777 ; gain = 699.391 ; free physical = 11069 ; free virtual = 144121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MAX_FANOUT = 16 for stop. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for data[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for reset. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for clock. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for Key[4]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for Data[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_1_in. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_44[181]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_44[137]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_8_in. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_out[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_out[2]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_out[1]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_out[0]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_3_out[1]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_3_out[0]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step[31]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for stopped. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for M_43[707]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Memory_Based_45_base_offset[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Memory_Based_57_base_offset[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_17_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_16_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_15_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_14_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_13_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_12_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_11_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_10_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_9_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_8_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_7_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_6_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_5_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_4_in[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_3_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_2_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_1_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_0_in__0[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step__0[31]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for stopped__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_441_out[181]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_444_out[181]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_440. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Memory_Based_45_base_offset__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Transaction_47[101]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Memory_Based_57_base_offset__0[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Transaction_59[97]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Transaction_591[4]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_441[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_442[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Transaction_471[4]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_448[2]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_443[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_444[3]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step1. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_4_in__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_5_in__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_7_in__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for p_9_in__0. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Transaction_470. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Transaction_472. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Transaction_590. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step0[31]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for step2[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_445[11]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_446[11]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for T_447[5]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Memory_Based_45_base_offset0[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for branch_0_StuckSA_Memory_Based_45_base_offset1[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Memory_Based_57_base_offset0[9]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
Applied set_property MAX_FANOUT = 16 for leaf_0_StuckSA_Transaction_592[11]. (constraint file  /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc, line 38).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2834.777 ; gain = 699.391 ; free physical = 11069 ; free virtual = 144121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2834.777 ; gain = 699.391 ; free physical = 11069 ; free virtual = 144122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              708 Bit    Registers := 1     
	              182 Bit    Registers := 1     
	              102 Bit    Registers := 1     
	               98 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  182 Bit        Muxes := 2     
	  16 Input  182 Bit        Muxes := 1     
	  16 Input  102 Bit        Muxes := 2     
	  16 Input   98 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	  16 Input   10 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 7     
	  16 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 3061.340 ; gain = 925.953 ; free physical = 10923 ; free virtual = 143988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 3061.340 ; gain = 925.953 ; free physical = 10881 ; free virtual = 143947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (92386.0/oG.CP 605.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10399 ; free virtual = 143465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:30 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10391 ; free virtual = 143457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:35 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10379 ; free virtual = 143444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:35 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10379 ; free virtual = 143444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10379 ; free virtual = 143444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |   238|
|4     |LUT2   |   227|
|5     |LUT3   |   207|
|6     |LUT4   |   165|
|7     |LUT5   |   938|
|8     |LUT6   |  3677|
|9     |MUXF7  |  1229|
|10    |MUXF8  |   350|
|11    |FDRE   |  1906|
|12    |FDSE   |   214|
|13    |IBUF   |    11|
|14    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 3455.746 ; gain = 1320.359 ; free physical = 10379 ; free virtual = 143444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 3455.746 ; gain = 1158.734 ; free physical = 10379 ; free virtual = 143444
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 3455.754 ; gain = 1320.359 ; free physical = 10379 ; free virtual = 143444
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3455.754 ; gain = 0.000 ; free physical = 10554 ; free virtual = 143620
INFO: [Netlist 29-17] Analyzing 1596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'find' is not ideal for floorplanning, since the cellview 'find' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.750 ; gain = 0.000 ; free physical = 10567 ; free virtual = 143632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 87f87645
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:07 . Memory (MB): peak = 3463.750 ; gain = 2090.867 ; free physical = 10567 ; free virtual = 143632
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3102.524; main = 2936.850; forked = 326.712
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4367.551; main = 3463.754; forked = 911.801
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/synth.dcp
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10567 ; free virtual = 143632
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10567 ; free virtual = 143632
Writing XDEF routing.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10566 ; free virtual = 143633
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10566 ; free virtual = 143634
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10566 ; free virtual = 143634
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10566 ; free virtual = 143636
Write Physdb Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10566 ; free virtual = 143636
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/synth.dcp' has been generated.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3495.766 ; gain = 0.000 ; free physical = 10550 ; free virtual = 143617

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3543.578 ; gain = 47.812 ; free physical = 10556 ; free virtual = 143623

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Phase 1 Initialization | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cfdf1c69

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 6 inverter(s) to 67 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d0860118

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Retarget | Checksum: 1d0860118
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 225 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 57 load pin(s).
Phase 4 Constant propagation | Checksum: 14b0820a8

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Constant propagation | Checksum: 14b0820a8
INFO: [Opt 31-389] Phase Constant propagation created 435 cells and removed 886 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Phase 5 Sweep | Checksum: 1562042bc

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Sweep | Checksum: 1562042bc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 468 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1562042bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
BUFG optimization | Checksum: 1562042bc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1562042bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Shift Register Optimization | Checksum: 1562042bc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1562042bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Post Processing Netlist | Checksum: 1562042bc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 163e388cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Phase 9.2 Verifying Netlist Connectivity | Checksum: 163e388cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Phase 9 Finalization | Checksum: 163e388cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             225  |                                              0  |
|  Constant propagation         |             435  |             886  |                                              0  |
|  Sweep                        |               0  |             468  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 163e388cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 163e388cb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 163e388cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
Ending Netlist Obfuscation Task | Checksum: 163e388cb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10273 ; free virtual = 143340
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 3807.516 ; gain = 311.750 ; free physical = 10273 ; free virtual = 143340
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10272 ; free virtual = 143340
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10272 ; free virtual = 143340
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10272 ; free virtual = 143340
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10272 ; free virtual = 143342
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10272 ; free virtual = 143342
Wrote Device Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10270 ; free virtual = 143342
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10270 ; free virtual = 143342
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/opt.dcp' has been generated.
# report_utilization       -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/utilization.rpt
# report_methodology       -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt
Command: report_methodology -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/azureuser/btreeBlock/verilog/find/vivado/reports/methodology.rpt.
report_methodology completed successfully
# report_timing_summary    -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power             -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/power.rpt
Command: report_power -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10231 ; free virtual = 143300
# report_drc               -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt
Command: report_drc -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/azureuser/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/azureuser/btreeBlock/verilog/find/vivado/reports/drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10233 ; free virtual = 143302
# report_clock_interaction -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_cdc               -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/cdc.rpt
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
# report_control_sets      -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/control.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10241 ; free virtual = 143310
# report_bus_skew          -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/bus_skew.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_high_fanout_nets  -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/fanout.rpt
report_high_fanout_nets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10241 ; free virtual = 143309
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10237 ; free virtual = 143305
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f6263d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10237 ; free virtual = 143305
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10237 ; free virtual = 143305

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18cb36388

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3807.516 ; gain = 0.000 ; free physical = 10237 ; free virtual = 143305

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f7ef8bea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3808.520 ; gain = 1.004 ; free physical = 10237 ; free virtual = 143305

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f7ef8bea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3808.520 ; gain = 1.004 ; free physical = 10237 ; free virtual = 143305
Phase 1 Placer Initialization | Checksum: 1f7ef8bea

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3808.520 ; gain = 1.004 ; free physical = 10237 ; free virtual = 143305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c80cb154

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3810.527 ; gain = 3.012 ; free physical = 10237 ; free virtual = 143305

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1afed152e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3810.527 ; gain = 3.012 ; free physical = 10237 ; free virtual = 143305

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1afed152e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3810.527 ; gain = 3.012 ; free physical = 10237 ; free virtual = 143305

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1dfc63787

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9789 ; free virtual = 142857

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1dfc63787

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9774 ; free virtual = 142843

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 333 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 145 nets or LUTs. Breaked 0 LUT, combined 145 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3878.293 ; gain = 0.000 ; free physical = 9774 ; free virtual = 142843

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            145  |                   145  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            145  |                   145  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d745a86a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9774 ; free virtual = 142843
Phase 2.5 Global Place Phase2 | Checksum: 1f0425e01

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9765 ; free virtual = 142833
Phase 2 Global Placement | Checksum: 1f0425e01

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9765 ; free virtual = 142833

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b63e0914

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9765 ; free virtual = 142833

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: abd33927

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9778 ; free virtual = 142846

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1291b18e8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9778 ; free virtual = 142846

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e0295f22

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3878.293 ; gain = 70.777 ; free physical = 9778 ; free virtual = 142846

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bfb1a3d4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3975.566 ; gain = 168.051 ; free physical = 9658 ; free virtual = 142726

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17fcfb396

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3975.566 ; gain = 168.051 ; free physical = 9658 ; free virtual = 142726

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c95ffdc8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3975.566 ; gain = 168.051 ; free physical = 9658 ; free virtual = 142726
Phase 3 Detail Placement | Checksum: 1c95ffdc8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 3975.566 ; gain = 168.051 ; free physical = 9658 ; free virtual = 142726

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24203ebc4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=87.488 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14387d319

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9654 ; free virtual = 142722
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1d734caed

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9654 ; free virtual = 142722
Phase 4.1.1.1 BUFG Insertion | Checksum: 24203ebc4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=87.488. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22bc215f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=87.488. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 22bc215f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
Phase 4.1 Post Commit Optimization | Checksum: 22bc215f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22bc215f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22bc215f8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
Phase 4.3 Placer Reporting | Checksum: 22bc215f8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9654 ; free virtual = 142722

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26509bc21

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
Ending Placer Task | Checksum: 1dbfb4c21

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 3981.504 ; gain = 173.988 ; free physical = 9654 ; free virtual = 142722
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9653 ; free virtual = 142723
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142727
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142727
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142728
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142729
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142730
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3981.504 ; gain = 0.000 ; free physical = 9645 ; free virtual = 142730
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/place.dcp' has been generated.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bd6cd4fd ConstDB: 0 ShapeSum: a8fe0e81 RouteDB: 759068a3
Post Restoration Checksum: NetGraph: d681503a | NumContArr: 3ffb48fb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29bce8e6f

Time (s): cpu = 00:05:12 ; elapsed = 00:03:37 . Memory (MB): peak = 4663.816 ; gain = 682.312 ; free physical = 9401 ; free virtual = 142472

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29bce8e6f

Time (s): cpu = 00:05:12 ; elapsed = 00:03:37 . Memory (MB): peak = 4664.879 ; gain = 683.375 ; free physical = 9397 ; free virtual = 142468

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29bce8e6f

Time (s): cpu = 00:05:12 ; elapsed = 00:03:38 . Memory (MB): peak = 4664.879 ; gain = 683.375 ; free physical = 9392 ; free virtual = 142462
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1eb390e8e

Time (s): cpu = 00:05:28 ; elapsed = 00:03:47 . Memory (MB): peak = 4906.699 ; gain = 925.195 ; free physical = 9132 ; free virtual = 142203
INFO: [Route 35-416] Intermediate Timing Summary | WNS=87.496 | TNS=0.000  | WHS=-0.175 | THS=-145.710|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4874
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4874
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e0e0746e

Time (s): cpu = 00:05:40 ; elapsed = 00:03:54 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9098 ; free virtual = 142169

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1e0e0746e

Time (s): cpu = 00:05:40 ; elapsed = 00:03:54 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9098 ; free virtual = 142169

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2119485f0

Time (s): cpu = 00:05:51 ; elapsed = 00:04:00 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9095 ; free virtual = 142166
Phase 4 Initial Routing | Checksum: 2119485f0

Time (s): cpu = 00:05:51 ; elapsed = 00:04:00 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9095 ; free virtual = 142166

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1149
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=84.882 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1df0e9f41

Time (s): cpu = 00:05:58 ; elapsed = 00:04:05 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162
Phase 5 Rip-up And Reroute | Checksum: 1df0e9f41

Time (s): cpu = 00:05:58 ; elapsed = 00:04:05 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1df0e9f41

Time (s): cpu = 00:05:58 ; elapsed = 00:04:05 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1df0e9f41

Time (s): cpu = 00:05:58 ; elapsed = 00:04:05 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162
Phase 6 Delay and Skew Optimization | Checksum: 1df0e9f41

Time (s): cpu = 00:05:58 ; elapsed = 00:04:05 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=85.137 | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1737c742d

Time (s): cpu = 00:05:59 ; elapsed = 00:04:06 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162
Phase 7 Post Hold Fix | Checksum: 1737c742d

Time (s): cpu = 00:05:59 ; elapsed = 00:04:06 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0828713 %
  Global Horizontal Routing Utilization  = 0.115885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1737c742d

Time (s): cpu = 00:06:02 ; elapsed = 00:04:07 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1737c742d

Time (s): cpu = 00:06:02 ; elapsed = 00:04:07 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15b17e826

Time (s): cpu = 00:06:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 15b17e826

Time (s): cpu = 00:06:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=85.137 | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 15b17e826

Time (s): cpu = 00:06:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162
Total Elapsed time in route_design: 248.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1ba335b3a

Time (s): cpu = 00:06:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ba335b3a

Time (s): cpu = 00:06:03 ; elapsed = 00:04:08 . Memory (MB): peak = 4929.410 ; gain = 947.906 ; free physical = 9091 ; free virtual = 142162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:04 ; elapsed = 00:04:09 . Memory (MB): peak = 4929.527 ; gain = 948.023 ; free physical = 9091 ; free virtual = 142162
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/find/vivado/dcp/route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9091 ; free virtual = 142163
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142175
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142175
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142176
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142177
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142178
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4929.527 ; gain = 0.000 ; free physical = 9090 ; free virtual = 142178
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/find/vivado/dcp/route.dcp' has been generated.
# report_timing_summary    -file /home/azureuser/btreeBlock/verilog/find/vivado/reports/timing_route.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# write_bitstream  -force /home/azureuser/btreeBlock/verilog/find/vivado/find.bit
Command: write_bitstream -force /home/azureuser/btreeBlock/verilog/find/vivado/find.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/azureuser/btreeBlock/verilog/find/vivado/find.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 6047.809 ; gain = 1118.281 ; free physical = 7925 ; free virtual = 141052
INFO: [Common 17-206] Exiting Vivado at Sat Mar  1 03:22:34 2025...
