
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000580    4.634392 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004350    0.407655    0.292054    4.926446 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.407655    0.000084    4.926531 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.926531   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000799   20.557392 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457394   clock uncertainty
                                  0.000000   20.457394   clock reconvergence pessimism
                                 -0.354182   20.103212   library setup time
                                             20.103212   data required time
---------------------------------------------------------------------------------------------
                                             20.103212   data required time
                                             -4.926531   data arrival time
---------------------------------------------------------------------------------------------
                                             15.176682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000646    4.634458 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003516    0.376028    0.272941    4.907400 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.376028    0.000035    4.907434 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.907434   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000824   20.557417 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457418   clock uncertainty
                                  0.000000   20.457418   clock reconvergence pessimism
                                 -0.349311   20.108107   library setup time
                                             20.108107   data required time
---------------------------------------------------------------------------------------------
                                             20.108107   data required time
                                             -4.907434   data arrival time
---------------------------------------------------------------------------------------------
                                             15.200671   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000725    4.634537 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007458    0.347118    0.276575    4.911112 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.347118    0.000181    4.911294 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.911294   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000831   20.560148 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460148   clock uncertainty
                                  0.000000   20.460148   clock reconvergence pessimism
                                 -0.344411   20.115738   library setup time
                                             20.115738   data required time
---------------------------------------------------------------------------------------------
                                             20.115738   data required time
                                             -4.911294   data arrival time
---------------------------------------------------------------------------------------------
                                             15.204444   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000790    4.634602 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006352    0.315317    0.264105    4.898707 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.315317    0.000094    4.898801 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.898801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000817   20.560133 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460135   clock uncertainty
                                  0.000000   20.460135   clock reconvergence pessimism
                                 -0.339045   20.121088   library setup time
                                             20.121088   data required time
---------------------------------------------------------------------------------------------
                                             20.121088   data required time
                                             -4.898801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.222288   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000655    4.634467 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004029    0.254923    0.225450    4.859918 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.254923    0.000076    4.859993 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.859993   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103237    0.000378   20.559694 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459696   clock uncertainty
                                  0.000000   20.459696   clock reconvergence pessimism
                                 -0.327445   20.132250   library setup time
                                             20.132250   data required time
---------------------------------------------------------------------------------------------
                                             20.132250   data required time
                                             -4.859993   data arrival time
---------------------------------------------------------------------------------------------
                                             15.272257   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000355    4.369671 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037024    0.332271    0.264141    4.633812 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.332271    0.000736    4.634548 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003826    0.252606    0.221908    4.856456 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.252606    0.000040    4.856495 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.856495   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000842   20.560158 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460159   clock uncertainty
                                  0.000000   20.460159   clock reconvergence pessimism
                                 -0.327000   20.133158   library setup time
                                             20.133158   data required time
---------------------------------------------------------------------------------------------
                                             20.133158   data required time
                                             -4.856495   data arrival time
---------------------------------------------------------------------------------------------
                                             15.276662   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004150    0.116111    0.041238    4.041238 ^ ena (in)
                                                         ena (net)
                      0.116111    0.000000    4.041238 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017579    0.328151    0.328078    4.369316 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.328151    0.000349    4.369665 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004830    0.249249    0.182431    4.552096 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.249249    0.000051    4.552147 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003811    0.323990    0.266926    4.819073 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.323990    0.000038    4.819111 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.819111   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000771   20.557364 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457365   clock uncertainty
                                  0.000000   20.457365   clock reconvergence pessimism
                                 -0.341152   20.116213   library setup time
                                             20.116213   data required time
---------------------------------------------------------------------------------------------
                                             20.116213   data required time
                                             -4.819111   data arrival time
---------------------------------------------------------------------------------------------
                                             15.297103   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413680    0.002742    5.203009 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203009   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000600   20.557194 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457193   clock uncertainty
                                  0.000000   20.457193   clock reconvergence pessimism
                                  0.197301   20.654495   library recovery time
                                             20.654495   data required time
---------------------------------------------------------------------------------------------
                                             20.654495   data required time
                                             -5.203009   data arrival time
---------------------------------------------------------------------------------------------
                                             15.451486   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413650    0.001885    5.202152 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.202152   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000799   20.557392 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457394   clock uncertainty
                                  0.000000   20.457394   clock reconvergence pessimism
                                  0.197306   20.654697   library recovery time
                                             20.654697   data required time
---------------------------------------------------------------------------------------------
                                             20.654697   data required time
                                             -5.202152   data arrival time
---------------------------------------------------------------------------------------------
                                             15.452546   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413636    0.001403    5.201670 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.201670   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000771   20.557364 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457365   clock uncertainty
                                  0.000000   20.457365   clock reconvergence pessimism
                                  0.197308   20.654671   library recovery time
                                             20.654671   data required time
---------------------------------------------------------------------------------------------
                                             20.654671   data required time
                                             -5.201670   data arrival time
---------------------------------------------------------------------------------------------
                                             15.453001   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413703    0.003304    5.203571 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203571   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000831   20.560148 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460148   clock uncertainty
                                  0.000000   20.460148   clock reconvergence pessimism
                                  0.197733   20.657881   library recovery time
                                             20.657881   data required time
---------------------------------------------------------------------------------------------
                                             20.657881   data required time
                                             -5.203571   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454310   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413702    0.003276    5.203544 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203544   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000817   20.560133 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460135   clock uncertainty
                                  0.000000   20.460135   clock reconvergence pessimism
                                  0.197734   20.657867   library recovery time
                                             20.657867   data required time
---------------------------------------------------------------------------------------------
                                             20.657867   data required time
                                             -5.203544   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454323   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413681    0.002770    5.203037 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203037   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103237    0.000378   20.559694 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459696   clock uncertainty
                                  0.000000   20.459696   clock reconvergence pessimism
                                  0.197737   20.657433   library recovery time
                                             20.657433   data required time
---------------------------------------------------------------------------------------------
                                             20.657433   data required time
                                             -5.203037   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413703    0.003313    5.203580 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203580   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000931   20.560247 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460247   clock uncertainty
                                  0.000000   20.460247   clock reconvergence pessimism
                                  0.197733   20.657980   library recovery time
                                             20.657980   data required time
---------------------------------------------------------------------------------------------
                                             20.657980   data required time
                                             -5.203580   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454401   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413698    0.003176    5.203443 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203443   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103239    0.000842   20.560158 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460159   clock uncertainty
                                  0.000000   20.460159   clock reconvergence pessimism
                                  0.197734   20.657892   library recovery time
                                             20.657892   data required time
---------------------------------------------------------------------------------------------
                                             20.657892   data required time
                                             -5.203443   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413707    0.003385    5.203652 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203652   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103240    0.001046   20.560364 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460363   clock uncertainty
                                  0.000000   20.460363   clock reconvergence pessimism
                                  0.197733   20.658096   library recovery time
                                             20.658096   data required time
---------------------------------------------------------------------------------------------
                                             20.658096   data required time
                                             -5.203652   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454444   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499078    0.001489    4.677264 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093735    0.413618    0.523003    5.200267 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.413708    0.003418    5.203685 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.203685   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111987    0.000668   20.321690 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036281    0.103237    0.237627   20.559317 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.103240    0.001064   20.560381 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.460381   clock uncertainty
                                  0.000000   20.460381   clock reconvergence pessimism
                                  0.197733   20.658113   library recovery time
                                             20.658113   data required time
---------------------------------------------------------------------------------------------
                                             20.658113   data required time
                                             -5.203685   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454430   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479082    0.001374    5.129076 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.129076   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000609   20.557203 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457203   clock uncertainty
                                  0.000000   20.457203   clock reconvergence pessimism
                                  0.187126   20.644327   library recovery time
                                             20.644327   data required time
---------------------------------------------------------------------------------------------
                                             20.644327   data required time
                                             -5.129076   data arrival time
---------------------------------------------------------------------------------------------
                                             15.515252   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479082    0.001343    5.129045 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.129045   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000586   20.557180 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457180   clock uncertainty
                                  0.000000   20.457180   clock reconvergence pessimism
                                  0.187126   20.644306   library recovery time
                                             20.644306   data required time
---------------------------------------------------------------------------------------------
                                             20.644306   data required time
                                             -5.129045   data arrival time
---------------------------------------------------------------------------------------------
                                             15.515263   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004084    0.115064    0.040608    4.040607 ^ rst_n (in)
                                                         rst_n (net)
                      0.115064    0.000000    4.040607 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005241    0.138267    0.212350    4.252958 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.138267    0.000050    4.253007 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057809    0.499064    0.422768    4.675775 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.499077    0.001455    4.677230 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055277    0.479069    0.450471    5.127701 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.479071    0.000484    5.128185 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.128185   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027817    0.146820    0.069527   20.069527 ^ clk (in)
                                                         clk (net)
                      0.146821    0.000000   20.069527 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046400    0.111985    0.251495   20.321022 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.111986    0.000371   20.321394 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032567    0.100029    0.235200   20.556593 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100030    0.000824   20.557417 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457418   clock uncertainty
                                  0.000000   20.457418   clock reconvergence pessimism
                                  0.187128   20.644545   library recovery time
                                             20.644545   data required time
---------------------------------------------------------------------------------------------
                                             20.644545   data required time
                                             -5.128185   data arrival time
---------------------------------------------------------------------------------------------
                                             15.516360   slack (MET)



