Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 18 22:10:53 2019
| Host         : DESKTOP-BELET9Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Store_Data_timing_summary_routed.rpt -pb Store_Data_timing_summary_routed.pb -rpx Store_Data_timing_summary_routed.rpx -warn_on_violation
| Design       : Store_Data
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chk_OBUF_inst_i_179/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: number_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[10126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[10382]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[10638]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[10894]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[11150]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[11406]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[11662]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[1166]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[11918]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[12174]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[12430]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[12686]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[12942]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[13198]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[13454]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[13710]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[13966]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[14222]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[1422]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[14478]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[14734]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[14990]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[15246]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[15502]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[15758]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[16014]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[16270]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[16526]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[16782]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[1678]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[17038]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[17294]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[17550]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[17806]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[18062]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[18318]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[18574]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[18830]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[19086]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[19342]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[1934]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[19598]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[19854]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[20110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[20366]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[20622]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: store_reg[20710]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: store_reg[20712]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: store_reg[20716]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: store_reg[20718]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[20878]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[21134]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[21390]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[21646]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[21902]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[2190]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[22158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[22414]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[22670]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[22926]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[23182]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[23438]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[23694]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[23950]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[24206]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[24462]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[2446]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[24718]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[24974]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[25230]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[25486]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[25742]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[25998]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[26254]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[26510]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[26766]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[27022]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[2702]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[27278]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[27534]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[27790]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[28046]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[28302]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[28558]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[28814]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[29070]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[29326]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[29582]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[2958]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[29838]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[30094]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[30350]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[30606]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[30862]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[31118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[31374]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[31630]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[31886]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[32142]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[3214]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[32398]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[32654]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[32910]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[33166]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[33422]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[33678]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[33934]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[34190]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[34446]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[34702]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[3470]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[34958]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[35214]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[35470]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[35726]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[35982]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[36238]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[36494]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[36750]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[3726]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[3982]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[398]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[4238]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[4494]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[4750]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[5006]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[5262]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[5518]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[5774]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[6030]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[6286]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[6542]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[654]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[6798]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[7054]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[7310]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[7566]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[7822]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[8078]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[8334]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[8590]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[8846]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[9102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[910]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[9358]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[9614]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: store_reg[9870]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.330        0.000                      0                  292        0.086        0.000                      0                  292        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.330        0.000                      0                  292        0.086        0.000                      0                  292        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[10126]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.130ns (17.577%)  route 5.299ns (82.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.460    11.014    douta
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124    11.138 r  store[10126]_i_1/O
                         net (fo=1, routed)           0.398    11.535    store[10126]_i_1_n_1
    SLICE_X43Y75         FDRE                                         r  store_reg[10126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  store_reg[10126]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.047    14.865    store_reg[10126]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[2446]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.130ns (17.754%)  route 5.235ns (82.246%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.414    10.968    douta
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.124    11.092 r  store[2446]_i_1/O
                         net (fo=1, routed)           0.379    11.471    store[2446]_i_1_n_1
    SLICE_X43Y74         FDRE                                         r  store_reg[2446]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  store_reg[2446]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)       -0.067    14.845    store_reg[2446]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[654]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.130ns (18.128%)  route 5.103ns (81.872%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.283    10.836    douta
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.124    10.960 r  store[654]_i_1/O
                         net (fo=1, routed)           0.379    11.340    store[654]_i_1_n_1
    SLICE_X43Y74         FDRE                                         r  store_reg[654]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X43Y74         FDRE                                         r  store_reg[654]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)       -0.081    14.831    store_reg[654]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[6286]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.130ns (18.130%)  route 5.103ns (81.870%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.068    10.622    douta
    SLICE_X41Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.746 r  store[6286]_i_1/O
                         net (fo=1, routed)           0.593    11.339    store[6286]_i_1_n_1
    SLICE_X41Y75         FDRE                                         r  store_reg[6286]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X41Y75         FDRE                                         r  store_reg[6286]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)       -0.081    14.831    store_reg[6286]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[4750]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.130ns (18.120%)  route 5.106ns (81.880%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.267    10.821    douta
    SLICE_X41Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.945 r  store[4750]_i_1/O
                         net (fo=1, routed)           0.398    11.343    store[4750]_i_1_n_1
    SLICE_X41Y75         FDRE                                         r  store_reg[4750]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X41Y75         FDRE                                         r  store_reg[4750]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X41Y75         FDRE (Setup_fdre_C_D)       -0.067    14.845    store_reg[4750]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[9614]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.130ns (18.237%)  route 5.066ns (81.763%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.246    10.800    douta
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  store[9614]_i_1/O
                         net (fo=1, routed)           0.379    11.303    store[9614]_i_1_n_1
    SLICE_X42Y76         FDRE                                         r  store_reg[9614]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  store_reg[9614]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.045    14.869    store_reg[9614]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[14734]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.130ns (18.462%)  route 4.991ns (81.539%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.170    10.724    douta
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.848 r  store[14734]_i_1/O
                         net (fo=1, routed)           0.379    11.227    store[14734]_i_1_n_1
    SLICE_X41Y77         FDRE                                         r  store_reg[14734]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.423    14.764    clk_IBUF_BUFG
    SLICE_X41Y77         FDRE                                         r  store_reg[14734]/C
                         clock pessimism              0.187    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X41Y77         FDRE (Setup_fdre_C_D)       -0.081    14.834    store_reg[14734]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[1166]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 1.130ns (18.349%)  route 5.028ns (81.651%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.255    10.809    douta
    SLICE_X42Y76         LUT4 (Prop_lut4_I0_O)        0.124    10.933 r  store[1166]_i_1/O
                         net (fo=1, routed)           0.332    11.265    store[1166]_i_1_n_1
    SLICE_X42Y76         FDRE                                         r  store_reg[1166]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.422    14.763    clk_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  store_reg[1166]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.016    14.898    store_reg[1166]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[2958]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 1.130ns (18.237%)  route 5.066ns (81.763%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.625    11.179    douta
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.303 r  store[2958]_i_1/O
                         net (fo=1, routed)           0.000    11.303    store[2958]_i_1_n_1
    SLICE_X43Y75         FDRE                                         r  store_reg[2958]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  store_reg[2958]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029    14.941    store_reg[2958]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            store_reg[3726]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 1.130ns (18.529%)  route 4.968ns (81.471%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.585     5.106    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.988 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.441     7.430    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X7Y79          LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/din_2D[3]/O
                         net (fo=156, routed)         3.527    11.081    douta
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    11.205 r  store[3726]_i_1/O
                         net (fo=1, routed)           0.000    11.205    store[3726]_i_1_n_1
    SLICE_X40Y74         FDRE                                         r  store_reg[3726]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  store_reg[3726]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.029    14.941    store_reg[3726]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                  3.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.394%)  route 0.161ns (49.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[11]/Q
                         net (fo=3, routed)           0.161     1.763    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.250%)  route 0.162ns (49.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[8]/Q
                         net (fo=3, routed)           0.162     1.764    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.277%)  route 0.176ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  addra_reg[0]/Q
                         net (fo=3, routed)           0.176     1.775    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.273%)  route 0.176ns (51.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  addra_reg[3]/Q
                         net (fo=3, routed)           0.176     1.775    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 addra_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.558%)  route 0.174ns (51.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  addra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[9]/Q
                         net (fo=3, routed)           0.174     1.775    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.751%)  route 0.211ns (56.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[10]/Q
                         net (fo=3, routed)           0.211     1.812    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.679%)  route 0.229ns (58.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  addra_reg[1]/Q
                         net (fo=3, routed)           0.229     1.829    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[5]/Q
                         net (fo=3, routed)           0.228     1.830    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 addra_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.746%)  route 0.229ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.602 r  addra_reg[13]/Q
                         net (fo=5, routed)           0.229     1.831    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.155%)  route 0.234ns (58.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  addra_reg[6]/Q
                         net (fo=3, routed)           0.234     1.836    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.864     1.992    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y30         RAMB18E1                                     r  inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.494    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.677    inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y76    addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y78    addra_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y78    addra_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y79    addra_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y79    addra_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y79   store_reg[17294]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y79   store_reg[18830]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y76    addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y79    addra_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y79    addra_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y79    addra_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y79    addra_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y79    addra_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y78    addra_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y73   count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y73   count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y74   count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y74   count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y74   count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y74   count_reg[15]/C



