

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases'
================================================================
* Date:           Tue Oct 28 17:29:01 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.554 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Conv2Out_biases  |        4|        4|         1|          1|          1|     4|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 4 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc"   --->   Operation 5 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_100 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_23_s"   --->   Operation 6 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_15_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_15_s"   --->   Operation 7 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46"   --->   Operation 8 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_30_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_30_s"   --->   Operation 9 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_22_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_22_s"   --->   Operation 10 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_14_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_14_s"   --->   Operation 11 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45"   --->   Operation 12 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_29_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_29_s"   --->   Operation 13 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_70"   --->   Operation 14 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_102 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_13_s"   --->   Operation 15 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44"   --->   Operation 16 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_28_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_28_s"   --->   Operation 17 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_20_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_20_s"   --->   Operation 18 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_12_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_12_s"   --->   Operation 19 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43"   --->   Operation 20 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_27_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_27_s"   --->   Operation 21 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_19_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_19_s"   --->   Operation 22 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_103 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_69"   --->   Operation 23 'read' 'srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42"   --->   Operation 24 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_26_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_26_s"   --->   Operation 25 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_18_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_18_s"   --->   Operation 26 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_10_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_10_s"   --->   Operation 27 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_10_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41"   --->   Operation 28 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_25_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_25_s"   --->   Operation 29 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_17_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_17_s"   --->   Operation 30 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40"   --->   Operation 31 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39"   --->   Operation 32 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_24_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_24_s"   --->   Operation 33 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_16_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_16_s"   --->   Operation 34 'read' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38"   --->   Operation 35 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37"   --->   Operation 36 'read' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%n2_2 = load i6 %n2"   --->   Operation 39 'load' 'n2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_2, i32 5" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %tmp, void %for.body11.split.i, void %Conv1_outftmaps.i.exitStub" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 42 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i6 %n2_2"   --->   Operation 43 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln212' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 45 'specloopname' 'specloopname_ln212' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_2, i32 3, i32 4" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i2 %lshr_ln" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 47 'zext' 'zext_ln212' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.87ns)   --->   "%tmp_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_16_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_24_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 48 'mux' 'tmp_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i17 %shl_ln" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 50 'sext' 'sext_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i24 %acc2, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 51 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i24 %acc2_1, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 52 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i24 %acc2_2, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 53 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i24 %acc2_3, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 54 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i24 %acc2_4, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 55 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i24 %acc2_5, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 56 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i24 %acc2_6, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 57 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.87ns)   --->   "%tmp_i_104 = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_17_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_25_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 58 'mux' 'tmp_i_104' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln214_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_i_104, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 59 'bitconcatenate' 'shl_ln214_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i17 %shl_ln214_1" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 60 'sext' 'sext_ln214_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.87ns)   --->   "%tmp_337_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_10_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_18_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_26_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 61 'mux' 'tmp_337_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln214_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_337_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 62 'bitconcatenate' 'shl_ln214_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i17 %shl_ln214_2" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 63 'sext' 'sext_ln214_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.87ns)   --->   "%tmp_338_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_103, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_19_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_27_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 64 'mux' 'tmp_338_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln214_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_338_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 65 'bitconcatenate' 'shl_ln214_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i17 %shl_ln214_3" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 66 'sext' 'sext_ln214_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.87ns)   --->   "%tmp_339_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_12_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_20_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_28_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 67 'mux' 'tmp_339_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln214_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_339_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 68 'bitconcatenate' 'shl_ln214_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln214_4 = sext i17 %shl_ln214_4" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 69 'sext' 'sext_ln214_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.87ns)   --->   "%tmp_340_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_102, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1_101, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_29_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 70 'mux' 'tmp_340_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln214_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_340_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 71 'bitconcatenate' 'shl_ln214_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln214_5 = sext i17 %shl_ln214_5" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 72 'sext' 'sext_ln214_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.87ns)   --->   "%tmp_341_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_14_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_22_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_30_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 73 'mux' 'tmp_341_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln214_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_341_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 74 'bitconcatenate' 'shl_ln214_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln214_6 = sext i17 %shl_ln214_6" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 75 'sext' 'sext_ln214_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.87ns)   --->   "%tmp_342_i = mux i16 @_ssdm_op_Mux.ap_auto.25i16.i5, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_15_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_100, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %srcnn_mulmulmulmulmulmulmulmulfloat_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_bool_b2_loc_1, i5 %empty" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 76 'mux' 'tmp_342_i' <Predicate = (!tmp)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln214_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %tmp_342_i, i1 0" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 77 'bitconcatenate' 'shl_ln214_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln214_7 = sext i17 %shl_ln214_7" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 78 'sext' 'sext_ln214_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i24 %acc2_7, i64 0, i64 %zext_ln212" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 79 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214, i2 %acc2_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 80 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_1, i2 %acc2_1_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 81 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 82 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_2, i2 %acc2_2_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 82 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_3, i2 %acc2_3_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 83 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 84 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_4, i2 %acc2_4_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 84 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 85 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_5, i2 %acc2_5_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 85 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_6, i2 %acc2_6_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 86 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln214 = store i24 %sext_ln214_7, i2 %acc2_7_addr" [src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 87 'store' 'store_ln214' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln212 = add i6 %n2_2, i6 8" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 88 'add' 'add_ln212' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln212 = store i6 %add_ln212, i6 %n2" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 89 'store' 'store_ln212' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.body11.i" [src/srcnn.cpp:212->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616]   --->   Operation 90 'br' 'br_ln212' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.554ns
The critical path consists of the following:
	'alloca' operation ('n2') [41]  (0.000 ns)
	'load' operation ('n2') on local variable 'n2' [77]  (0.000 ns)
	'mux' operation ('tmp_i', src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) [87]  (0.877 ns)
	'store' operation ('store_ln214', src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616) of variable 'sext_ln214', src/srcnn.cpp:214->src/srcnn.cpp:277->src/srcnn.cpp:630->src/srcnn.cpp:616 on array 'acc2' [119]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
