

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 136 clock pin(s) of sequential element(s)
0 instances converted, 136 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_7       clk_50M[0]          Unconstrained_port     17         cnt[0]         
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element       Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       wr_spi_0[0].Q[0]      dffre                  9                      spi0.tx_buffer[7]         Derived clock on input (not legal for GCC)
@KP:ckid0_3       clk_led_0[0].Q[0]     dffre                  126                    repeat_count[0]           Derived clock on input (not legal for GCC)
@KP:ckid0_5       rd_spi_0[0].Q[0]      dffre                  1                      spi0.charreceivedn[0]     Derived clock on input (not legal for GCC)
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

