$date
	Mon Oct 13 16:42:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_imem $end
$var wire 32 ! instruction [31:0] $end
$var reg 32 " addr [31:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 32 $ addr [31:0] $end
$var wire 32 % instruction [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000100001100000100000 %
b0 $
b0 #
b0 "
b1000100001100000100000 !
$end
#1
b100001000010010000000000001010 !
b100001000010010000000000001010 %
b1 "
b1 $
b1 #
#2
b1000100001100000100000 !
b1000100001100000100000 %
b10 "
b10 $
b10 #
#3
b11001000010100000100010 !
b11001000010100000100010 %
b11 "
b11 $
b11 #
#4
b101001100011100000100100 !
b101001100011100000100100 %
b100 "
b100 $
b100 #
#5
b111010000100100000100101 !
b111010000100100000100101 %
b101 "
b101 $
b101 #
#6
b1001010100101100000101010 !
b1001010100101100000101010 %
b110 "
b110 $
b110 #
#7
b1011011000110100000000000 !
b1011011000110100000000000 %
b111 "
b111 $
b111 #
#8
b1101011100111100000000010 !
b1101011100111100000000010 %
b1000 "
b1000 $
b1000 #
#9
b1111100001000100000100000 !
b1111100001000100000100000 %
b1001 "
b1001 $
b1001 #
#10
b10001100101001100000100010 !
b10001100101001100000100010 %
b1010 "
b1010 $
b1010 #
#11
b10011101001010100000100100 !
b10011101001010100000100100 %
b1011 "
b1011 $
b1011 #
#12
b1100 #
