// Seed: 3589690303
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri0 id_2
    , id_7,
    output wor  id_3,
    output tri1 id_4,
    input  tri0 id_5
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd14
) (
    output tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire _id_4,
    input wand id_5,
    input tri0 id_6
);
  logic [1  ===  1 : (  id_4  )] id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
