<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jun 09 21:56:23 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     divNRDA_FSM
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            605 items scored, 123 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.763ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             i_i0  (from clk_c +)
   Destination:    FD1S3AX    D              estado_atual_i2  (to clk_c +)

   Delay:                   5.938ns  (16.5% logic, 83.5% route), 5 logic levels.

 Constraint Details:

      5.938ns data_path i_i0 to estado_atual_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.763ns

 Path Details: i_i0 to estado_atual_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              i_i0 (from clk_c)
Route         5   e 1.441                                  i[0]
LUT4        ---     0.166              A to Z              i1_2_lut_adj_4
Route         3   e 1.239                                  n5
LUT4        ---     0.166              B to Z              i1_4_lut
Route         3   e 1.239                                  proximo_estado_2__N_18[2]
LUT4        ---     0.166              B to Z              estado_atual_2__I_0_58_Mux_2_i4_3_lut
Route         1   e 0.020                                  n4
MUXL5       ---     0.116           BLUT to Z              estado_atual_2__I_0_58_Mux_2_i7
Route         1   e 1.020                                  proximo_estado[2]
                  --------
                    5.938  (16.5% logic, 83.5% route), 5 logic levels.


Error:  The following path violates requirements by 0.763ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             i_i0  (from clk_c +)
   Destination:    FD1P3AX    D              estado_atual_i0  (to clk_c +)

   Delay:                   5.938ns  (16.5% logic, 83.5% route), 5 logic levels.

 Constraint Details:

      5.938ns data_path i_i0 to estado_atual_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.763ns

 Path Details: i_i0 to estado_atual_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              i_i0 (from clk_c)
Route         5   e 1.441                                  i[0]
LUT4        ---     0.166              A to Z              i1_2_lut_adj_4
Route         3   e 1.239                                  n5
LUT4        ---     0.166              B to Z              i1_4_lut
Route         3   e 1.239                                  proximo_estado_2__N_18[2]
LUT4        ---     0.166              C to Z              estado_atual_2__I_0_58_Mux_0_i7_then_4_lut
Route         1   e 0.020                                  n1170
MUXL5       ---     0.116           ALUT to Z              i835
Route         1   e 1.020                                  proximo_estado[0]
                  --------
                    5.938  (16.5% logic, 83.5% route), 5 logic levels.


Error:  The following path violates requirements by 0.719ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             i_i1  (from clk_c +)
   Destination:    FD1S3AX    D              estado_atual_i2  (to clk_c +)

   Delay:                   5.894ns  (16.6% logic, 83.4% route), 5 logic levels.

 Constraint Details:

      5.894ns data_path i_i1 to estado_atual_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.719ns

 Path Details: i_i1 to estado_atual_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              i_i1 (from clk_c)
Route         4   e 1.397                                  i[1]
LUT4        ---     0.166              B to Z              i1_2_lut_adj_4
Route         3   e 1.239                                  n5
LUT4        ---     0.166              B to Z              i1_4_lut
Route         3   e 1.239                                  proximo_estado_2__N_18[2]
LUT4        ---     0.166              B to Z              estado_atual_2__I_0_58_Mux_2_i4_3_lut
Route         1   e 0.020                                  n4
MUXL5       ---     0.116           BLUT to Z              estado_atual_2__I_0_58_Mux_2_i7
Route         1   e 1.020                                  proximo_estado[2]
                  --------
                    5.894  (16.6% logic, 83.4% route), 5 logic levels.

Warning: 5.763 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.763 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n846                                    |       9|      96|     78.05%
                                        |        |        |
n1046                                   |       1|      75|     60.98%
                                        |        |        |
n1047                                   |       1|      67|     54.47%
                                        |        |        |
n1045                                   |       1|      55|     44.72%
                                        |        |        |
estado_atual[1]                         |      34|      45|     36.59%
                                        |        |        |
ready_N_72                              |      25|      34|     27.64%
                                        |        |        |
estado_atual[0]                         |      17|      32|     26.02%
                                        |        |        |
n24                                     |       1|      31|     25.20%
                                        |        |        |
n1048                                   |       1|      31|     25.20%
                                        |        |        |
n27                                     |       1|      21|     17.07%
                                        |        |        |
n30                                     |       1|      21|     17.07%
                                        |        |        |
n33                                     |       1|      13|     10.57%
                                        |        |        |
n36                                     |       1|      13|     10.57%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 123  Score: 39014

Constraints cover  605 paths, 103 nets, and 276 connections (88.2% coverage)


Peak memory: 113303552 bytes, TRCE: 516096 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
