-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity depthwise_conv2d_fix is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of depthwise_conv2d_fix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_1E : STD_LOGIC_VECTOR (10 downto 0) := "00000011110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv10_3C : STD_LOGIC_VECTOR (9 downto 0) := "0000111100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal SeparableConv2D_0_w_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_w_s_ce0 : STD_LOGIC;
    signal SeparableConv2D_0_w_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal SeparableConv2D_0_w_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal SeparableConv2D_0_w_s_ce1 : STD_LOGIC;
    signal SeparableConv2D_0_w_s_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal indvar_flatten80_reg_259 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_d_0_reg_270 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_282 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_h_0_reg_294 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_reg_305 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_317 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln24_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal reg_321 : STD_LOGIC_VECTOR (14 downto 0);
    signal reg_325 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_329 : STD_LOGIC_VECTOR (14 downto 0);
    signal reg_333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln24_reg_1401_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_d_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_d_reg_1366 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_fu_357_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln27_reg_1376 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp12_0_0_fu_393_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_0_0_reg_1381 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_1_0_fu_429_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_1_0_reg_1386 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_2_0_fu_461_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_2_0_reg_1391 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp14_fu_497_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp14_reg_1396 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln24_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_fu_509_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln24_reg_1405 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln32_fu_515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_reg_1410 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln24_fu_521_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_reg_1426 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln24_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln24_reg_1443 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_h_fu_565_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_h_reg_1453 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_17_fu_586_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln24_17_reg_1461 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln24_2_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln24_2_reg_1471 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_w_0_mid2_fu_634_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_0_mid2_reg_1481 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp12_0_0_mid2_fu_670_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_0_0_mid2_reg_1487 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_1_0_mid2_fu_712_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_1_0_mid2_reg_1492 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln40_1_fu_719_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln40_1_reg_1499 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_w_fu_738_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal out_w_reg_1510 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln42_2_fu_744_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_2_reg_1516 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_23_fu_809_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln24_23_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln42_3_fu_899_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln42_3_reg_1541 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln42_6_fu_935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_6_reg_1556 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_7_fu_939_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_7_reg_1561 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln51_fu_944_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln51_reg_1566 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln51_reg_1566_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln32_3_fu_949_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_3_reg_1571 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_2_0_mid2_fu_1016_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_2_0_mid2_reg_1586 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln_reg_1593 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_1_reg_1598 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln32_fu_1100_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln32_reg_1618 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln51_2_reg_1623 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_3_reg_1628 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln42_10_fu_1160_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln42_10_reg_1643 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln51_1_fu_1165_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_1_reg_1648 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln32_15_fu_1169_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln32_15_reg_1653 : STD_LOGIC_VECTOR (9 downto 0);
    signal SeparableConv2D_0_w_18_reg_1658 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln51_4_reg_1663 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_5_reg_1668 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_3_fu_1217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_3_reg_1678 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_6_reg_1683 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_7_reg_1688 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_4_fu_1256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_4_reg_1693 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln51_8_reg_1698 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_8_fu_1290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_8_reg_1703 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten80_phi_fu_263_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_out_d_0_phi_fu_274_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_286_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_h_0_phi_fu_298_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_out_w_0_phi_fu_309_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_15_fu_529_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln24_16_fu_538_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_fu_593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal select_ln24_18_fu_609_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_fu_733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_3_fu_758_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_19_fu_785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln24_22_fu_804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_4_fu_917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_5_fu_930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_20_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal select_ln24_21_fu_971_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_6_fu_1052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_7_fu_1060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_21_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln42_8_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_9_fu_1155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_10_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln51_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl_fu_369_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_fu_381_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl19_cast_fu_377_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl20_cast_fu_389_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_0_fu_399_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_fu_405_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_fu_417_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_cast_fu_413_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl18_cast_fu_425_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_0_fu_435_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl5_fu_449_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl4_fu_441_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_457_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln51_1_fu_365_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp13_fu_467_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl6_fu_473_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl7_fu_485_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl13_cast_fu_481_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl14_cast_fu_493_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln27_2_fu_353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_1_fu_343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln33_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln24_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln27_mid1_fu_571_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_fu_578_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln24_1_fu_598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_63_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl19_mid1_fu_642_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_mid1_fu_653_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl19_cast_mid1_fu_649_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl20_cast_mid1_fu_660_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_0_0_mid1_fu_664_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_24_fu_618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_0_mid1_fu_677_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl17_mid1_fu_682_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_mid1_fu_694_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl17_cast_mid1_fu_690_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl18_cast_mid1_fu_702_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_1_0_mid1_fu_706_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_25_fu_624_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_fu_723_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_1_fu_729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_2_fu_748_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_3_fu_754_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln27_1_mid1_fu_763_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln27_s_fu_770_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln24_19_fu_778_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln27_1_fu_790_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln24_20_fu_798_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_819_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_830_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl13_cast_mid170_c_fu_826_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl14_cast_mid174_c_fu_837_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp14_mid176_fu_841_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp14_mid176_cast_fu_847_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln24_23_fu_815_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp13_mid1_fu_857_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl13_mid1_fu_862_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_mid1_fu_874_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl13_cast_mid1_fu_870_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl14_cast_mid1_fu_882_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp14_mid1_fu_886_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_27_fu_851_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_12_fu_904_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln42_4_fu_908_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_5_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln42_5_fu_922_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln42_7_fu_926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp14_mid2_fu_892_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln24_20_fu_963_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_0_mid1_fu_985_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl16_mid1_fu_998_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl15_mid1_fu_990_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_mid1_fu_1006_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_2_0_mid1_fu_1010_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln24_26_fu_979_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_fu_1303_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln42_1_fu_1310_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln42_9_fu_1049_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln42_11_fu_1057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln27_3_mid1_fu_1073_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln27_1_fu_1080_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln24_22_fu_1088_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln42_2_fu_1317_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln42_3_fu_1324_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln40_fu_1105_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln42_8_fu_1140_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln42_1_fu_1108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln42_9_fu_1150_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln42_11_fu_1111_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln42_4_fu_1331_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln42_5_fu_1338_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln51_2_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln42_6_fu_1345_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln42_7_fu_1352_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln42_8_fu_1359_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln51_5_fu_1276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_6_fu_1280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln51_7_fu_1285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln51_fu_1295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component network_mul_mul_16s_15s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component depthwise_conv2d_fix_SeparableConv2D_0_w_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    SeparableConv2D_0_w_s_U : component depthwise_conv2d_fix_SeparableConv2D_0_w_s
    generic map (
        DataWidth => 15,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SeparableConv2D_0_w_s_address0,
        ce0 => SeparableConv2D_0_w_s_ce0,
        q0 => SeparableConv2D_0_w_s_q0,
        address1 => SeparableConv2D_0_w_s_address1,
        ce1 => SeparableConv2D_0_w_s_ce1,
        q1 => SeparableConv2D_0_w_s_q1);

    network_mul_mul_16s_15s_30_1_1_U6 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_333,
        din1 => reg_317,
        dout => mul_ln42_fu_1303_p2);

    network_mul_mul_16s_15s_30_1_1_U7 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_338,
        din1 => reg_321,
        dout => mul_ln42_1_fu_1310_p2);

    network_mul_mul_16s_15s_30_1_1_U8 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_333,
        din1 => reg_325,
        dout => mul_ln42_2_fu_1317_p2);

    network_mul_mul_16s_15s_30_1_1_U9 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_338,
        din1 => reg_329,
        dout => mul_ln42_3_fu_1324_p2);

    network_mul_mul_16s_15s_30_1_1_U10 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_333,
        din1 => reg_317,
        dout => mul_ln42_4_fu_1331_p2);

    network_mul_mul_16s_15s_30_1_1_U11 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_338,
        din1 => reg_321,
        dout => mul_ln42_5_fu_1338_p2);

    network_mul_mul_16s_15s_30_1_1_U12 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_333,
        din1 => reg_325,
        dout => mul_ln42_6_fu_1345_p2);

    network_mul_mul_16s_15s_30_1_1_U13 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_338,
        din1 => reg_329,
        dout => mul_ln42_7_fu_1352_p2);

    network_mul_mul_16s_15s_30_1_1_U14 : component network_mul_mul_16s_15s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => reg_333,
        din1 => SeparableConv2D_0_w_18_reg_1658,
        dout => mul_ln42_8_fu_1359_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten80_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten80_reg_259 <= add_ln24_reg_1405;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten80_reg_259 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_282 <= select_ln32_15_reg_1653;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_282 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    out_d_0_reg_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                out_d_0_reg_270 <= select_ln24_23_reg_1536;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_d_0_reg_270 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    out_h_0_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                out_h_0_reg_294 <= select_ln32_reg_1618;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_h_0_reg_294 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    out_w_0_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                out_w_0_reg_305 <= out_w_reg_1510;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                out_w_0_reg_305 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then 
                reg_333 <= input_r_q1;
            elsif ((((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((icmp_ln24_reg_1401_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                reg_333 <= input_r_q0;
            end if; 
        end if;
    end process;

    reg_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)))) then 
                reg_338 <= input_r_q0;
            elsif (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                reg_338 <= input_r_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                SeparableConv2D_0_w_18_reg_1658 <= SeparableConv2D_0_w_s_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln24_reg_1405 <= add_ln24_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln32_reg_1410 = ap_const_lv1_0) and (icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln32_3_reg_1571 <= add_ln32_3_fu_949_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                add_ln42_10_reg_1643 <= add_ln42_10_fu_1160_p2;
                add_ln51_1_reg_1648 <= add_ln51_1_fu_1165_p2;
                trunc_ln51_2_reg_1623 <= mul_ln42_2_fu_1317_p2(29 downto 14);
                trunc_ln51_3_reg_1628 <= mul_ln42_3_fu_1324_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln42_3_reg_1541 <= add_ln42_3_fu_899_p2;
                add_ln42_6_reg_1556 <= add_ln42_6_fu_935_p2;
                add_ln42_7_reg_1561 <= add_ln42_7_fu_939_p2;
                add_ln51_reg_1566 <= add_ln51_fu_944_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln51_3_reg_1678 <= add_ln51_3_fu_1217_p2;
                trunc_ln51_4_reg_1663 <= mul_ln42_4_fu_1331_p2(29 downto 14);
                trunc_ln51_5_reg_1668 <= mul_ln42_5_fu_1338_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln51_4_reg_1693 <= add_ln51_4_fu_1256_p2;
                trunc_ln51_6_reg_1683 <= mul_ln42_6_fu_1345_p2(29 downto 14);
                trunc_ln51_7_reg_1688 <= mul_ln42_7_fu_1352_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln24_reg_1401_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln51_8_reg_1703 <= add_ln51_8_fu_1290_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_ln51_reg_1566_pp0_iter1_reg <= add_ln51_reg_1566;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_503_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln24_reg_1443 <= and_ln24_fu_559_p2;
                icmp_ln32_reg_1410 <= icmp_ln32_fu_515_p2;
                out_h_reg_1453 <= out_h_fu_565_p2;
                select_ln24_reg_1426 <= select_ln24_fu_521_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln24_reg_1401 <= icmp_ln24_fu_503_p2;
                icmp_ln24_reg_1401_pp0_iter1_reg <= icmp_ln24_reg_1401;
                out_d_reg_1366 <= out_d_fu_347_p2;
                    select_ln27_reg_1376(1 downto 0) <= select_ln27_fu_357_p3(1 downto 0);
                    tmp12_0_0_reg_1381(10 downto 1) <= tmp12_0_0_fu_393_p2(10 downto 1);
                    tmp12_1_0_reg_1386(10 downto 1) <= tmp12_1_0_fu_429_p2(10 downto 1);
                    tmp12_2_0_reg_1391(9 downto 1) <= tmp12_2_0_fu_461_p2(9 downto 1);
                    tmp14_reg_1396(10 downto 2) <= tmp14_fu_497_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_w_0_mid2_reg_1481 <= out_w_0_mid2_fu_634_p3;
                    select_ln24_17_reg_1461(0) <= select_ln24_17_fu_586_p3(0);
                    tmp12_0_0_mid2_reg_1487(10 downto 1) <= tmp12_0_0_mid2_fu_670_p3(10 downto 1);
                    tmp12_1_0_mid2_reg_1492(10 downto 1) <= tmp12_1_0_mid2_fu_712_p3(10 downto 1);
                xor_ln24_2_reg_1471 <= xor_ln24_2_fu_603_p2;
                    zext_ln40_1_reg_1499(4 downto 0) <= zext_ln40_1_fu_719_p1(4 downto 0);
                    zext_ln42_2_reg_1516(4 downto 0) <= zext_ln42_2_fu_744_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                out_w_reg_1510 <= out_w_fu_738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_317 <= SeparableConv2D_0_w_s_q0;
                reg_321 <= SeparableConv2D_0_w_s_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then
                reg_325 <= SeparableConv2D_0_w_s_q0;
                reg_329 <= SeparableConv2D_0_w_s_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                select_ln24_23_reg_1536 <= select_ln24_23_fu_809_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                select_ln32_15_reg_1653 <= select_ln32_15_fu_1169_p3;
                select_ln32_reg_1618 <= select_ln32_fu_1100_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    tmp12_2_0_mid2_reg_1586(9 downto 1) <= tmp12_2_0_mid2_fu_1016_p3(9 downto 1);
                trunc_ln51_1_reg_1598 <= mul_ln42_1_fu_1310_p2(29 downto 14);
                trunc_ln_reg_1593 <= mul_ln42_fu_1303_p2(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_reg_1401_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                trunc_ln51_8_reg_1698 <= mul_ln42_8_fu_1359_p2(29 downto 14);
            end if;
        end if;
    end process;
    select_ln27_reg_1376(2) <= '1';
    tmp12_0_0_reg_1381(0) <= '0';
    tmp12_1_0_reg_1386(0) <= '0';
    tmp12_2_0_reg_1391(0) <= '0';
    tmp14_reg_1396(1 downto 0) <= "00";
    select_ln24_17_reg_1461(1) <= '1';
    tmp12_0_0_mid2_reg_1487(0) <= '0';
    tmp12_1_0_mid2_reg_1492(0) <= '0';
    zext_ln40_1_reg_1499(10 downto 5) <= "000000";
    zext_ln42_2_reg_1516(10 downto 5) <= "000000";
    tmp12_2_0_mid2_reg_1586(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, icmp_ln24_fu_503_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln24_fu_503_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln24_fu_503_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    SeparableConv2D_0_w_s_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, select_ln24_15_fu_529_p3, zext_ln24_fu_593_p1, ap_block_pp0_stage1, zext_ln24_19_fu_785_p1, ap_block_pp0_stage2, zext_ln24_20_fu_966_p1, ap_block_pp0_stage3, zext_ln24_21_fu_1095_p1, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                SeparableConv2D_0_w_s_address0 <= zext_ln24_21_fu_1095_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                SeparableConv2D_0_w_s_address0 <= zext_ln24_20_fu_966_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                SeparableConv2D_0_w_s_address0 <= zext_ln24_19_fu_785_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                SeparableConv2D_0_w_s_address0 <= zext_ln24_fu_593_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                SeparableConv2D_0_w_s_address0 <= select_ln24_15_fu_529_p3(4 - 1 downto 0);
            else 
                SeparableConv2D_0_w_s_address0 <= "XXXX";
            end if;
        else 
            SeparableConv2D_0_w_s_address0 <= "XXXX";
        end if; 
    end process;


    SeparableConv2D_0_w_s_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, select_ln24_16_fu_538_p3, ap_block_pp0_stage1, select_ln24_18_fu_609_p3, ap_block_pp0_stage2, zext_ln24_22_fu_804_p1, ap_block_pp0_stage3, select_ln24_21_fu_971_p3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                SeparableConv2D_0_w_s_address1 <= select_ln24_21_fu_971_p3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                SeparableConv2D_0_w_s_address1 <= zext_ln24_22_fu_804_p1(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                SeparableConv2D_0_w_s_address1 <= select_ln24_18_fu_609_p3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                SeparableConv2D_0_w_s_address1 <= select_ln24_16_fu_538_p3(4 - 1 downto 0);
            else 
                SeparableConv2D_0_w_s_address1 <= "XXXX";
            end if;
        else 
            SeparableConv2D_0_w_s_address1 <= "XXXX";
        end if; 
    end process;


    SeparableConv2D_0_w_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_w_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SeparableConv2D_0_w_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            SeparableConv2D_0_w_s_ce1 <= ap_const_logic_1;
        else 
            SeparableConv2D_0_w_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln24_fu_509_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten80_phi_fu_263_p4) + unsigned(ap_const_lv10_1));
    add_ln32_3_fu_949_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_282) + unsigned(ap_const_lv10_1));
    add_ln42_10_fu_1160_p2 <= std_logic_vector(unsigned(tmp12_2_0_mid2_reg_1586) + unsigned(zext_ln42_11_fu_1111_p1));
    add_ln42_2_fu_748_p2 <= std_logic_vector(unsigned(tmp12_0_0_mid2_fu_670_p3) + unsigned(zext_ln42_2_fu_744_p1));
    add_ln42_3_fu_899_p2 <= std_logic_vector(unsigned(out_w_0_mid2_reg_1481) + unsigned(ap_const_lv5_2));
    add_ln42_4_fu_908_p2 <= std_logic_vector(unsigned(tmp12_0_0_mid2_reg_1487) + unsigned(zext_ln42_12_fu_904_p1));
    add_ln42_5_fu_922_p2 <= std_logic_vector(unsigned(zext_ln40_1_reg_1499) + unsigned(tmp12_1_0_mid2_reg_1492));
    add_ln42_6_fu_935_p2 <= std_logic_vector(unsigned(tmp12_1_0_mid2_reg_1492) + unsigned(zext_ln42_2_reg_1516));
    add_ln42_7_fu_939_p2 <= std_logic_vector(unsigned(tmp12_1_0_mid2_reg_1492) + unsigned(zext_ln42_12_fu_904_p1));
    add_ln42_8_fu_1140_p2 <= std_logic_vector(unsigned(zext_ln40_fu_1105_p1) + unsigned(tmp12_2_0_mid2_reg_1586));
    add_ln42_9_fu_1150_p2 <= std_logic_vector(unsigned(tmp12_2_0_mid2_reg_1586) + unsigned(zext_ln42_1_fu_1108_p1));
    add_ln42_fu_723_p2 <= std_logic_vector(unsigned(zext_ln40_1_fu_719_p1) + unsigned(tmp12_0_0_mid2_fu_670_p3));
    add_ln51_1_fu_1165_p2 <= std_logic_vector(unsigned(trunc_ln_reg_1593) + unsigned(trunc_ln51_1_reg_1598));
    add_ln51_2_fu_1213_p2 <= std_logic_vector(unsigned(trunc_ln51_3_reg_1628) + unsigned(trunc_ln51_2_reg_1623));
    add_ln51_3_fu_1217_p2 <= std_logic_vector(unsigned(add_ln51_1_reg_1648) + unsigned(add_ln51_2_fu_1213_p2));
    add_ln51_4_fu_1256_p2 <= std_logic_vector(unsigned(trunc_ln51_5_reg_1668) + unsigned(trunc_ln51_4_reg_1663));
    add_ln51_5_fu_1276_p2 <= std_logic_vector(unsigned(trunc_ln51_8_reg_1698) + unsigned(trunc_ln51_7_reg_1688));
    add_ln51_6_fu_1280_p2 <= std_logic_vector(unsigned(trunc_ln51_6_reg_1683) + unsigned(add_ln51_5_fu_1276_p2));
    add_ln51_7_fu_1285_p2 <= std_logic_vector(unsigned(add_ln51_4_reg_1693) + unsigned(add_ln51_6_fu_1280_p2));
    add_ln51_8_fu_1290_p2 <= std_logic_vector(unsigned(add_ln51_3_reg_1678) + unsigned(add_ln51_7_fu_1285_p2));
    add_ln51_fu_944_p2 <= std_logic_vector(unsigned(zext_ln40_1_reg_1499) + unsigned(tmp14_mid2_fu_892_p3));
    and_ln24_fu_559_p2 <= (xor_ln24_fu_547_p2 and icmp_ln33_fu_553_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln24_fu_503_p2)
    begin
        if ((icmp_ln24_fu_503_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten80_phi_fu_263_p4_assign_proc : process(indvar_flatten80_reg_259, icmp_ln24_reg_1401, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, add_ln24_reg_1405, ap_block_pp0_stage0)
    begin
        if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten80_phi_fu_263_p4 <= add_ln24_reg_1405;
        else 
            ap_phi_mux_indvar_flatten80_phi_fu_263_p4 <= indvar_flatten80_reg_259;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_286_p4_assign_proc : process(indvar_flatten_reg_282, icmp_ln24_reg_1401, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln32_15_reg_1653, ap_block_pp0_stage0)
    begin
        if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_286_p4 <= select_ln32_15_reg_1653;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_286_p4 <= indvar_flatten_reg_282;
        end if; 
    end process;


    ap_phi_mux_out_d_0_phi_fu_274_p4_assign_proc : process(out_d_0_reg_270, icmp_ln24_reg_1401, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln24_23_reg_1536, ap_block_pp0_stage0)
    begin
        if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_out_d_0_phi_fu_274_p4 <= select_ln24_23_reg_1536;
        else 
            ap_phi_mux_out_d_0_phi_fu_274_p4 <= out_d_0_reg_270;
        end if; 
    end process;


    ap_phi_mux_out_h_0_phi_fu_298_p4_assign_proc : process(out_h_0_reg_294, icmp_ln24_reg_1401, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln32_reg_1618, ap_block_pp0_stage0)
    begin
        if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_out_h_0_phi_fu_298_p4 <= select_ln32_reg_1618;
        else 
            ap_phi_mux_out_h_0_phi_fu_298_p4 <= out_h_0_reg_294;
        end if; 
    end process;


    ap_phi_mux_out_w_0_phi_fu_309_p4_assign_proc : process(out_w_0_reg_305, icmp_ln24_reg_1401, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_w_reg_1510, ap_block_pp0_stage0)
    begin
        if (((icmp_ln24_reg_1401 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_out_w_0_phi_fu_309_p4 <= out_w_reg_1510;
        else 
            ap_phi_mux_out_w_0_phi_fu_309_p4 <= out_w_0_reg_305;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_63_fu_630_p2 <= (icmp_ln32_reg_1410 or and_ln24_reg_1443);
    icmp_ln24_fu_503_p2 <= "1" when (ap_phi_mux_indvar_flatten80_phi_fu_263_p4 = ap_const_lv10_310) else "0";
    icmp_ln32_fu_515_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_286_p4 = ap_const_lv10_310) else "0";
    icmp_ln33_fu_553_p2 <= "1" when (ap_phi_mux_out_w_0_phi_fu_309_p4 = ap_const_lv5_1C) else "0";

    input_r_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln42_fu_733_p1, ap_block_pp0_stage2, zext_ln42_5_fu_930_p1, ap_block_pp0_stage3, zext_ln42_7_fu_1060_p1, ap_block_pp0_stage4, zext_ln42_9_fu_1155_p1, zext_ln42_10_fu_1209_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_r_address0 <= zext_ln42_10_fu_1209_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            input_r_address0 <= zext_ln42_9_fu_1155_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            input_r_address0 <= zext_ln42_7_fu_1060_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            input_r_address0 <= zext_ln42_5_fu_930_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            input_r_address0 <= zext_ln42_fu_733_p1(14 - 1 downto 0);
        else 
            input_r_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_address1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1, zext_ln42_3_fu_758_p1, ap_block_pp0_stage2, zext_ln42_4_fu_917_p1, ap_block_pp0_stage3, zext_ln42_6_fu_1052_p1, ap_block_pp0_stage4, zext_ln42_8_fu_1145_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                input_r_address1 <= zext_ln42_8_fu_1145_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_r_address1 <= zext_ln42_6_fu_1052_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_r_address1 <= zext_ln42_4_fu_917_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_r_address1 <= zext_ln42_3_fu_758_p1(14 - 1 downto 0);
            else 
                input_r_address1 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            input_r_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            input_r_ce0 <= ap_const_logic_1;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_r_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_r_ce1 <= ap_const_logic_1;
        else 
            input_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln27_1_fu_1080_p3 <= (ap_const_lv3_4 & out_d_0_reg_270);
    or_ln27_1_mid1_fu_763_p3 <= (ap_const_lv2_2 & out_d_reg_1366);
    or_ln27_3_mid1_fu_1073_p3 <= (ap_const_lv3_4 & out_d_reg_1366);
    or_ln27_mid1_fu_571_p3 <= (ap_const_lv1_1 & out_d_reg_1366);
    or_ln27_s_fu_770_p3 <= (ap_const_lv2_2 & out_d_0_reg_270);
    or_ln_fu_578_p3 <= (ap_const_lv1_1 & out_d_0_reg_270);
    out_d_fu_347_p2 <= (ap_phi_mux_out_d_0_phi_fu_274_p4 xor ap_const_lv1_1);
    out_h_fu_565_p2 <= std_logic_vector(unsigned(select_ln24_fu_521_p3) + unsigned(ap_const_lv5_1));
    out_w_0_mid2_fu_634_p3 <= 
        ap_const_lv5_0 when (empty_63_fu_630_p2(0) = '1') else 
        out_w_0_reg_305;
    out_w_fu_738_p2 <= std_logic_vector(unsigned(out_w_0_mid2_fu_634_p3) + unsigned(ap_const_lv5_1));
    output_r_address0 <= zext_ln51_fu_1298_p1(14 - 1 downto 0);

    output_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= add_ln51_8_reg_1703;

    output_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter1, icmp_ln24_reg_1401_pp0_iter1_reg)
    begin
        if (((icmp_ln24_reg_1401_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl13_cast_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_473_p3),11));
    p_shl13_cast_mid170_c_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_819_p3),7));
    p_shl13_cast_mid1_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_mid1_fu_862_p3),11));
    p_shl13_mid1_fu_862_p3 <= (tmp13_mid1_fu_857_p2 & ap_const_lv5_0);
    p_shl14_cast_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_485_p3),11));
    p_shl14_cast_mid174_c_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_830_p3),7));
    p_shl14_cast_mid1_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_mid1_fu_874_p3),11));
    p_shl14_mid1_fu_874_p3 <= (tmp13_mid1_fu_857_p2 & ap_const_lv2_0);
    p_shl15_mid1_fu_990_p3 <= (tmp_2_0_mid1_fu_985_p2 & ap_const_lv5_0);
    p_shl16_cast_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_449_p3),10));
    p_shl16_cast_mid1_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_mid1_fu_998_p3),10));
    p_shl16_mid1_fu_998_p3 <= (tmp_2_0_mid1_fu_985_p2 & ap_const_lv1_0);
    p_shl17_cast_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_405_p3),11));
    p_shl17_cast_mid1_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_mid1_fu_682_p3),11));
    p_shl17_mid1_fu_682_p3 <= (tmp_1_0_mid1_fu_677_p2 & ap_const_lv5_0);
    p_shl18_cast_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_417_p3),11));
    p_shl18_cast_mid1_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_mid1_fu_694_p3),11));
    p_shl18_mid1_fu_694_p3 <= (tmp_1_0_mid1_fu_677_p2 & ap_const_lv1_0);
    p_shl19_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_369_p3),11));
    p_shl19_cast_mid1_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_mid1_fu_642_p3),11));
    p_shl19_mid1_fu_642_p3 <= (out_h_reg_1453 & ap_const_lv5_0);
    p_shl1_fu_381_p3 <= (ap_phi_mux_out_h_0_phi_fu_298_p4 & ap_const_lv1_0);
    p_shl20_cast_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_381_p3),11));
    p_shl20_cast_mid1_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_mid1_fu_653_p3),11));
    p_shl20_mid1_fu_653_p3 <= (out_h_reg_1453 & ap_const_lv1_0);
    p_shl2_fu_405_p3 <= (tmp_1_0_fu_399_p2 & ap_const_lv5_0);
    p_shl3_fu_417_p3 <= (tmp_1_0_fu_399_p2 & ap_const_lv1_0);
    p_shl4_fu_441_p3 <= (tmp_2_0_fu_435_p2 & ap_const_lv5_0);
    p_shl5_fu_449_p3 <= (tmp_2_0_fu_435_p2 & ap_const_lv1_0);
    p_shl6_fu_473_p3 <= (tmp13_fu_467_p2 & ap_const_lv5_0);
    p_shl7_fu_485_p3 <= (tmp13_fu_467_p2 & ap_const_lv2_0);
    p_shl_fu_369_p3 <= (ap_phi_mux_out_h_0_phi_fu_298_p4 & ap_const_lv5_0);
    select_ln24_15_fu_529_p3 <= 
        zext_ln27_2_fu_353_p1 when (icmp_ln32_fu_515_p2(0) = '1') else 
        zext_ln27_1_fu_343_p1;
    select_ln24_16_fu_538_p3 <= 
        zext_ln27_1_fu_343_p1 when (icmp_ln32_fu_515_p2(0) = '1') else 
        zext_ln27_2_fu_353_p1;
    select_ln24_17_fu_586_p3 <= 
        or_ln27_mid1_fu_571_p3 when (icmp_ln32_reg_1410(0) = '1') else 
        or_ln_fu_578_p3;
    select_ln24_18_fu_609_p3 <= 
        ap_const_lv64_3 when (xor_ln24_2_fu_603_p2(0) = '1') else 
        ap_const_lv64_0;
    select_ln24_19_fu_778_p3 <= 
        or_ln27_1_mid1_fu_763_p3 when (icmp_ln32_reg_1410(0) = '1') else 
        or_ln27_s_fu_770_p3;
    select_ln24_20_fu_798_p3 <= 
        select_ln27_1_fu_790_p3 when (icmp_ln32_reg_1410(0) = '1') else 
        select_ln27_reg_1376;
    select_ln24_21_fu_971_p3 <= 
        ap_const_lv64_7 when (xor_ln24_2_reg_1471(0) = '1') else 
        ap_const_lv64_0;
    select_ln24_22_fu_1088_p3 <= 
        or_ln27_3_mid1_fu_1073_p3 when (icmp_ln32_reg_1410(0) = '1') else 
        or_ln27_1_fu_1080_p3;
    select_ln24_23_fu_809_p3 <= 
        out_d_reg_1366 when (icmp_ln32_reg_1410(0) = '1') else 
        out_d_0_reg_270;
    select_ln24_24_fu_618_p3 <= 
        ap_const_lv11_0 when (icmp_ln32_reg_1410(0) = '1') else 
        tmp12_0_0_reg_1381;
    select_ln24_25_fu_624_p3 <= 
        ap_const_lv11_1E when (icmp_ln32_reg_1410(0) = '1') else 
        tmp12_1_0_reg_1386;
    select_ln24_26_fu_979_p3 <= 
        ap_const_lv10_3C when (icmp_ln32_reg_1410(0) = '1') else 
        tmp12_2_0_reg_1391;
    select_ln24_27_fu_851_p3 <= 
        tmp14_mid176_cast_fu_847_p1 when (icmp_ln32_reg_1410(0) = '1') else 
        tmp14_reg_1396;
    select_ln24_fu_521_p3 <= 
        ap_const_lv5_0 when (icmp_ln32_fu_515_p2(0) = '1') else 
        ap_phi_mux_out_h_0_phi_fu_298_p4;
    select_ln27_1_fu_790_p3 <= 
        ap_const_lv3_5 when (out_d_0_reg_270(0) = '1') else 
        ap_const_lv3_6;
    select_ln27_fu_357_p3 <= 
        ap_const_lv3_6 when (ap_phi_mux_out_d_0_phi_fu_274_p4(0) = '1') else 
        ap_const_lv3_5;
    select_ln32_15_fu_1169_p3 <= 
        ap_const_lv10_1 when (icmp_ln32_reg_1410(0) = '1') else 
        add_ln32_3_reg_1571;
    select_ln32_fu_1100_p3 <= 
        out_h_reg_1453 when (and_ln24_reg_1443(0) = '1') else 
        select_ln24_reg_1426;
        sext_ln24_20_fu_963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln24_17_reg_1461),3));

        sext_ln42_11_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_7_reg_1561),32));

        sext_ln42_1_fu_729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_fu_723_p2),32));

        sext_ln42_3_fu_754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_2_fu_748_p2),32));

        sext_ln42_5_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_4_fu_908_p2),32));

        sext_ln42_7_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_5_fu_922_p2),32));

        sext_ln42_9_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln42_6_reg_1556),32));

        sext_ln51_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln51_reg_1566_pp0_iter1_reg),32));

    tmp12_0_0_fu_393_p2 <= std_logic_vector(unsigned(p_shl19_cast_fu_377_p1) - unsigned(p_shl20_cast_fu_389_p1));
    tmp12_0_0_mid1_fu_664_p2 <= std_logic_vector(unsigned(p_shl19_cast_mid1_fu_649_p1) - unsigned(p_shl20_cast_mid1_fu_660_p1));
    tmp12_0_0_mid2_fu_670_p3 <= 
        tmp12_0_0_mid1_fu_664_p2 when (and_ln24_reg_1443(0) = '1') else 
        select_ln24_24_fu_618_p3;
    tmp12_1_0_fu_429_p2 <= std_logic_vector(unsigned(p_shl17_cast_fu_413_p1) - unsigned(p_shl18_cast_fu_425_p1));
    tmp12_1_0_mid1_fu_706_p2 <= std_logic_vector(unsigned(p_shl17_cast_mid1_fu_690_p1) - unsigned(p_shl18_cast_mid1_fu_702_p1));
    tmp12_1_0_mid2_fu_712_p3 <= 
        tmp12_1_0_mid1_fu_706_p2 when (and_ln24_reg_1443(0) = '1') else 
        select_ln24_25_fu_624_p3;
    tmp12_2_0_fu_461_p2 <= std_logic_vector(unsigned(p_shl4_fu_441_p3) - unsigned(p_shl16_cast_fu_457_p1));
    tmp12_2_0_mid1_fu_1010_p2 <= std_logic_vector(unsigned(p_shl15_mid1_fu_990_p3) - unsigned(p_shl16_cast_mid1_fu_1006_p1));
    tmp12_2_0_mid2_fu_1016_p3 <= 
        tmp12_2_0_mid1_fu_1010_p2 when (and_ln24_reg_1443(0) = '1') else 
        select_ln24_26_fu_979_p3;
    tmp13_fu_467_p2 <= std_logic_vector(unsigned(ap_phi_mux_out_h_0_phi_fu_298_p4) + unsigned(zext_ln51_1_fu_365_p1));
    tmp13_mid1_fu_857_p2 <= std_logic_vector(unsigned(out_h_reg_1453) + unsigned(zext_ln24_23_fu_815_p1));
    tmp14_fu_497_p2 <= std_logic_vector(unsigned(p_shl13_cast_fu_481_p1) - unsigned(p_shl14_cast_fu_493_p1));
        tmp14_mid176_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp14_mid176_fu_841_p2),11));

    tmp14_mid176_fu_841_p2 <= std_logic_vector(unsigned(p_shl13_cast_mid170_c_fu_826_p1) - unsigned(p_shl14_cast_mid174_c_fu_837_p1));
    tmp14_mid1_fu_886_p2 <= std_logic_vector(unsigned(p_shl13_cast_mid1_fu_870_p1) - unsigned(p_shl14_cast_mid1_fu_882_p1));
    tmp14_mid2_fu_892_p3 <= 
        tmp14_mid1_fu_886_p2 when (and_ln24_reg_1443(0) = '1') else 
        select_ln24_27_fu_851_p3;
    tmp_1_0_fu_399_p2 <= std_logic_vector(unsigned(ap_phi_mux_out_h_0_phi_fu_298_p4) + unsigned(ap_const_lv5_1));
    tmp_1_0_mid1_fu_677_p2 <= std_logic_vector(unsigned(select_ln24_reg_1426) + unsigned(ap_const_lv5_2));
    tmp_2_0_fu_435_p2 <= std_logic_vector(unsigned(ap_phi_mux_out_h_0_phi_fu_298_p4) + unsigned(ap_const_lv5_2));
    tmp_2_0_mid1_fu_985_p2 <= std_logic_vector(unsigned(select_ln24_reg_1426) + unsigned(ap_const_lv5_3));
    tmp_fu_819_p3 <= (out_d_reg_1366 & ap_const_lv5_0);
    tmp_s_fu_830_p3 <= (out_d_reg_1366 & ap_const_lv2_0);
    xor_ln24_1_fu_598_p2 <= (icmp_ln32_reg_1410 xor ap_const_lv1_1);
    xor_ln24_2_fu_603_p2 <= (xor_ln24_1_fu_598_p2 xor out_d_0_reg_270);
    xor_ln24_fu_547_p2 <= (icmp_ln32_fu_515_p2 xor ap_const_lv1_1);
    zext_ln24_19_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_19_fu_778_p3),64));
    zext_ln24_20_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln24_20_fu_963_p1),64));
    zext_ln24_21_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_22_fu_1088_p3),64));
    zext_ln24_22_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_20_fu_798_p3),64));
    zext_ln24_23_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_23_fu_809_p3),5));
    zext_ln24_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_17_fu_586_p3),64));
    zext_ln27_1_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_d_0_phi_fu_274_p4),64));
    zext_ln27_2_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_d_fu_347_p2),64));
    zext_ln40_1_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_mid2_fu_634_p3),11));
    zext_ln40_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_0_mid2_reg_1481),10));
    zext_ln42_10_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_10_reg_1643),64));
    zext_ln42_11_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_3_reg_1541),10));
    zext_ln42_12_fu_904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_3_fu_899_p2),11));
    zext_ln42_1_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_reg_1510),10));
    zext_ln42_2_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_w_fu_738_p2),11));
    zext_ln42_3_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_3_fu_754_p1),64));
    zext_ln42_4_fu_917_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_5_fu_913_p1),64));
    zext_ln42_5_fu_930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_7_fu_926_p1),64));
    zext_ln42_6_fu_1052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_9_fu_1049_p1),64));
    zext_ln42_7_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_11_fu_1057_p1),64));
    zext_ln42_8_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_8_fu_1140_p2),64));
    zext_ln42_9_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_9_fu_1150_p2),64));
    zext_ln42_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln42_1_fu_729_p1),64));
    zext_ln51_1_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_d_0_phi_fu_274_p4),5));
    zext_ln51_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln51_fu_1295_p1),64));
end behav;
