{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714661180846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714661180846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:20 2024 " "Processing started: Thu May 02 21:46:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714661180846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714661180846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714661180846 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714661182127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/yourstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file src/yourstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 yourstatemachine " "Found entity 1: yourstatemachine" {  } { { "src/yourstatemachine.v" "" { Text "D:/Study/DSPonFPGA/main/src/yourstatemachine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/yourcircuit1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/yourcircuit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 yourcircuit1 " "Found entity 1: yourcircuit1" {  } { { "src/yourcircuit1.v" "" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "src/keytr.v" "" { Text "D:/Study/DSPonFPGA/main/src/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "src/i2c.v" "" { Text "D:/Study/DSPonFPGA/main/src/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "src/CLOCK_500.v" "" { Text "D:/Study/DSPonFPGA/main/src/CLOCK_500.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "src/audio_and_video_config.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "src/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "src/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "src/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "src/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "src/Altera_UP_I2C.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "src/Altera_UP_Clock_Edge.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "src/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "src/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661182383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661182383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714661182692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yourcircuit1 yourcircuit1:circuit1 " "Elaborating entity \"yourcircuit1\" for hierarchy \"yourcircuit1:circuit1\"" {  } { { "src/part1.v" "circuit1" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter yourcircuit1:circuit1\|fir_filter:FIR " "Elaborating entity \"fir_filter\" for hierarchy \"yourcircuit1:circuit1\|fir_filter:FIR\"" {  } { { "src/yourcircuit1.v" "FIR" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fir_filter.v(62) " "Verilog HDL assignment warning at fir_filter.v(62): truncated value with size 32 to match size of target (4)" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714661182737 "|part1|yourcircuit1:circuit1|fir_filter:FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yourstatemachine yourcircuit1:circuit1\|yourstatemachine:FSM " "Elaborating entity \"yourstatemachine\" for hierarchy \"yourcircuit1:circuit1\|yourstatemachine:FSM\"" {  } { { "src/yourcircuit1.v" "FSM" { Text "D:/Study/DSPonFPGA/main/src/yourcircuit1.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "src/part1.v" "my_clock_gen" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "src/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""}  } { { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661182927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "src/part1.v" "cfg" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "src/audio_and_video_config.v" "Clock_Generator_400KHz" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "src/audio_and_video_config.v" "Auto_Initialize" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "src/audio_and_video_config.v" "I2C_Controller" { Text "D:/Study/DSPonFPGA/main/src/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "src/part1.v" "codec" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "src/audio_codec.v" "Bit_Clock_Edges" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661182999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "src/audio_codec.v" "Audio_In_Deserializer" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "src/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "src/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183132 ""}  } { { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661183132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6041 " "Found entity 1: scfifo_6041" {  } { { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6041 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated " "Elaborating entity \"scfifo_6041\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pn31 " "Found entity 1: a_dpfifo_pn31" {  } { { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pn31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo " "Elaborating entity \"a_dpfifo_pn31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\"" {  } { { "db/scfifo_6041.tdf" "dpfifo" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tc81 " "Found entity 1: altsyncram_tc81" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tc81 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram " "Elaborating entity \"altsyncram_tc81\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\"" {  } { { "db/a_dpfifo_pn31.tdf" "FIFOram" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_pn31.tdf" "almost_full_comparer" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_pn31.tdf" "three_comparison" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_pn31.tdf" "rd_ptr_msb" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_pn31.tdf" "usedw_counter" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661183543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661183543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_pn31.tdf" "wr_ptr" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "src/audio_codec.v" "Audio_Out_Serializer" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661183598 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1714661183764 "|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 37 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 67 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 97 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 127 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 157 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 187 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 217 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 247 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 277 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 307 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 337 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 367 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 397 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 427 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 457 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 487 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 517 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 547 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 577 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 607 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 637 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 667 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 697 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|altsyncram_tc81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_tc81.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/altsyncram_tc81.tdf" 727 2 0 } } { "db/a_dpfifo_pn31.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/a_dpfifo_pn31.tdf" 45 2 0 } } { "db/scfifo_6041.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/scfifo_6041.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "src/Altera_UP_SYNC_FIFO.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "src/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/Study/DSPonFPGA/main/src/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "src/audio_codec.v" "" { Text "D:/Study/DSPonFPGA/main/src/audio_codec.v" 238 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 98 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661183890 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|altsyncram_tc81:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1714661183890 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1714661183890 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult14\"" {  } { { "src/fir_filter.v" "Mult14" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult12\"" {  } { { "src/fir_filter.v" "Mult12" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult13\"" {  } { { "src/fir_filter.v" "Mult13" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult10\"" {  } { { "src/fir_filter.v" "Mult10" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 143 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult11\"" {  } { { "src/fir_filter.v" "Mult11" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult1\"" {  } { { "src/fir_filter.v" "Mult1" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 134 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult4\"" {  } { { "src/fir_filter.v" "Mult4" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult5\"" {  } { { "src/fir_filter.v" "Mult5" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 138 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult6\"" {  } { { "src/fir_filter.v" "Mult6" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 139 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult7\"" {  } { { "src/fir_filter.v" "Mult7" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult8\"" {  } { { "src/fir_filter.v" "Mult8" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 141 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult9\"" {  } { { "src/fir_filter.v" "Mult9" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult2\"" {  } { { "src/fir_filter.v" "Mult2" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 135 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yourcircuit1:circuit1\|fir_filter:FIR\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yourcircuit1:circuit1\|fir_filter:FIR\|Mult3\"" {  } { { "src/fir_filter.v" "Mult3" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184750 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1714661184750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 1 " "Parameter \"LPM_WIDTHA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184818 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661184818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|multcore:mult_core\|lpm_add_sub:adder\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/multcore.tdf" 439 6 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g1h " "Found entity 1: add_sub_g1h" {  } { { "db/add_sub_g1h.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/add_sub_g1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661184930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661184930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661184973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661184974 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661184974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i3t " "Found entity 1: mult_i3t" {  } { { "db/mult_i3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_i3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661185028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661185028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult10\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult10 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185071 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661185071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o3t " "Found entity 1: mult_o3t" {  } { { "db/mult_o3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_o3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661185122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661185122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult11\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult11 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185147 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661185147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m3t " "Found entity 1: mult_m3t" {  } { { "db/mult_m3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_m3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661185192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661185192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult6\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult6 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185231 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661185231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h3t " "Found entity 1: mult_h3t" {  } { { "db/mult_h3t.tdf" "" { Text "D:/Study/DSPonFPGA/main/db/mult_h3t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714661185275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714661185275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult7\"" {  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult7 " "Instantiated megafunction \"yourcircuit1:circuit1\|fir_filter:FIR\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714661185295 ""}  } { { "src/fir_filter.v" "" { Text "D:/Study/DSPonFPGA/main/src/fir_filter.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1714661185295 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1714661185606 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "154 " "Ignored 154 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "154 " "Ignored 154 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1714661185625 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1714661185625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "155 " "155 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714661186856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714661187246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714661187246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1687 " "Implemented 1687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1573 " "Implemented 1573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1714661187525 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1714661187525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714661187525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714661187563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:27 2024 " "Processing ended: Thu May 02 21:46:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714661187563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714661187563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714661187563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714661187563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714661188626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714661188626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:28 2024 " "Processing started: Thu May 02 21:46:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714661188626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714661188626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714661188626 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714661189735 ""}
{ "Info" "0" "" "Project  = part1" {  } {  } 0 0 "Project  = part1" 0 0 "Fitter" 0 0 1714661189735 ""}
{ "Info" "0" "" "Revision = part1" {  } {  } 0 0 "Revision = part1" 0 0 "Fitter" 0 0 1714661189735 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1714661189903 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"part1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714661189919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714661189941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714661189941 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1714661190146 ""}  } { { "altpll.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1714661190146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714661190362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714661190372 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714661190831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714661190831 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714661190831 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 5225 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714661190831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 5226 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714661190831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 5227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714661190831 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714661190831 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714661190849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714661191167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714661191172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714661191179 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714661191195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714661191279 ""}  } { { "altpll.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714661191279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714661191279 ""}  } { { "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/quartus/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/software/quartus/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/quartus/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 6 0 0 } } { "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714661191279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714661191492 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714661191492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714661191492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714661191497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714661191503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714661191503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714661191605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1714661191607 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 Embedded multiplier block " "Packed 240 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1714661191607 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "240 " "Created 240 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1714661191607 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714661191607 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 0 " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 67 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1714661191623 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] AUD_XCK " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/software/quartus/13.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "src/clock_generator.v" "" { Text "D:/Study/DSPonFPGA/main/src/clock_generator.v" 134 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 67 0 0 } } { "src/part1.v" "" { Text "D:/Study/DSPonFPGA/main/src/part1.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1714661191623 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714661191647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714661193050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714661193604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714661193620 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714661197428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714661197428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714661197704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "D:/Study/DSPonFPGA/main/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1714661198928 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714661198928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714661199482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1714661199485 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714661199485 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1714661199540 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714661199546 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714661199572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714661199572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714661199572 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714661199572 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1714661199572 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714661199887 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714661200036 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714661200410 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714661200722 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714661200745 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1714661200836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/DSPonFPGA/main/output_files/part1.fit.smsg " "Generated suppressed messages file D:/Study/DSPonFPGA/main/output_files/part1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714661201010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714661201407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:41 2024 " "Processing ended: Thu May 02 21:46:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714661201407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714661201407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714661201407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714661201407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714661202383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714661202383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:42 2024 " "Processing started: Thu May 02 21:46:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714661202383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714661202383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714661202383 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714661203421 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714661203467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714661203935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:43 2024 " "Processing ended: Thu May 02 21:46:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714661203935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714661203935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714661203935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714661203935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714661204557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714661205082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 21:46:44 2024 " "Processing started: Thu May 02 21:46:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714661205082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714661205082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part1 -c part1 " "Command: quartus_sta part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714661205082 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1714661205158 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1714661205277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1714661205297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1714661205297 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1714661205498 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1714661205498 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205504 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1714661205517 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1714661205530 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1714661205553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.752 " "Worst-case setup slack is -9.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.752     -2905.317 CLOCK_50  " "   -9.752     -2905.317 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714661205567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714661205567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -2399.522 CLOCK_50  " "   -1.627     -2399.522 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK2_50  " "   18.518         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205572 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1714661205663 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1714661205669 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1714661205724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.587 " "Worst-case setup slack is -3.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.587      -702.425 CLOCK_50  " "   -3.587      -702.425 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714661205740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1714661205740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -2445.602 CLOCK_50  " "   -1.627     -2445.602 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK2_50  " "   18.518         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1714661205745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1714661205745 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1714661205828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1714661205842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1714661205842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714661205925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 21:46:45 2024 " "Processing ended: Thu May 02 21:46:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714661205925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714661205925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714661205925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714661205925 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714661206554 ""}
