# ALU & Control Unit Design using Logisim

This project demonstrates the design and simulation of an **Arithmetic Logic Unit (ALU)** and a **Control Unit (CU)** as part of a simplified processor model using **Logisim Evolution**.

---

## ğŸ“Œ Overview

The ALU is responsible for performing arithmetic and logic operations, while the Control Unit orchestrates the execution of instructions by managing signals and timing.

This project was developed as part of the "Computer Organization and Design" course at **Umm Al-Qura University**.

---

## ğŸ¯ Objectives

- Learn how ALU and CU interact within a processor.
- Gain hands-on experience in digital circuit design and simulation.
- Understand how control signals manage data flow between processor components.

---

## ğŸ§  What We Built

- **ALU**: Performs basic arithmetic (ADD, SUB) and logic (AND, OR) operations.
- **Control Unit**: Generates control signals based on opcodes to drive the datapath.
- **Logisim Circuits**: Built using logic gates, multiplexers, and custom components.

---

## ğŸ› ï¸ Tools & Technologies

- [Logisim Evolution](https://github.com/reds-heig/logisim-evolution) â€“ Digital circuit simulator.
- Digital components used: Logic Gates, Multiplexers, Arithmetic Circuits.

---

## ğŸ“‚ Files Included

| File                          | Description                              |
|-------------------------------|------------------------------------------|
| `ALU_project1.circ`           | Circuit file for the ALU design          |
| `Control_Unit.circ`           | Circuit file for the Control Unit        |
| `ALU_CU_Project_Report.pdf`   | Full project report with documentation   |

> *Make sure you have Logisim Evolution installed to open `.circ` files.*

---

## ğŸ§‘â€ğŸ’» Team Members

- Abdulrhman Ali Hakami  
- Ahmed Abdul-Aziz Al-Amoudi  
- Omar Amjad Abu Al-Layl  
- Yassin Talal Al-Shaaban  

Supervised by: **Dr. Ghassan Farouq Jwdah Bati**  
Course: Computer Organization and Design 
---

## ğŸ”® Future Improvements

- Add registers and memory modules to simulate a full datapath.
- Extend the instruction set and build a complete CPU.
- Add a clock control and step-by-step execution using counters.

---

## ğŸ« University Info

Project submitted to:  
**Department of CS & Computer Engineering**  
College of Computer and Information Systems  
**Umm Al-Qura University â€“ Saudi Arabia**

---

## ğŸ“© Contact

For technical inquiries or collaboration:  
**Abdulrhman Hakami**  
ğŸ“§ a.h4kami@gmail.com  
ğŸ“ Makkah, Saudi Arabia
