********************************************************************************
* Library          : lab2
* Cell             : testbench_inverter
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
xi7 vin vout inverter
vdd vdd! gnd! dc=1.2
vin vin gnd! dc=0 sin ( 0.6 0.6 2meg 0 0 0 )
