[APP_SETTINGS]

[FPGA_1]
fpga_name = FPGA 1
fpga_id = fpga-1
asic_num = 2
udp_config_file = /home/nbi-focal/Code/h2gcalibX/config/common_settings_4_11_208.json
201_settings = {'enable_trigger_lines': True, 'enable_reset': True, 'phase_setting': 0}
202_settings = {'target_pedestal': 50, 'template_json_path': '/home/nbi-focal/Code/h2gcalibX/config/default_2025Oct_config.json', 'rf_value': 0, 'cf_value': 0, 'cc_value': 0, 'cfcomp_value': 0, 'rf_enabled': False, 'cf_enabled': False, 'cc_enabled': False, 'cfcomp_enabled': False, 'output_file_list': ['/home/nbi-focal/Code/h2gcalibX/./dump/202_PedestalCalibX_20251129_021000/asic_0_final_i2c_settings.json', '/home/nbi-focal/Code/h2gcalibX/./dump/202_PedestalCalibX_20251129_021000/asic_1_final_i2c_settings.json']}
203_settings = {'target_toa': 50, 'template_json_path_list': ['/home/nbi-focal/Code/h2gcalibX/./dump/202_PedestalCalibX_20251129_021000/asic_0_final_i2c_settings.json', '/home/nbi-focal/Code/h2gcalibX/./dump/202_PedestalCalibX_20251129_021000/asic_1_final_i2c_settings.json'], 'output_file_list': ['/home/nbi-focal/Code/h2gcalibX/./dump/203_ToACalibX_20251129_022114/asic0_final_calib_i2c.json', '/home/nbi-focal/Code/h2gcalibX/./dump/203_ToACalibX_20251129_022114/asic1_final_calib_i2c.json']}

