{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584677777531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584677777541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 11:16:17 2020 " "Processing started: Fri Mar 20 11:16:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584677777541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677777541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Statistic -c Statistic " "Command: quartus_map --read_settings_files=on --write_settings_files=off Statistic -c Statistic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677777541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584677778966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584677778966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsel.vhd 3 1 " "Found 3 design units, including 1 entities, in source file muxsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxsel-mux2sel " "Found design unit 1: muxsel-mux2sel" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 muxsel-mux4sel " "Found design unit 2: muxsel-mux4sel" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801068 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxsel " "Found entity 1: muxsel" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-behv " "Found design unit 1: test_datapath-behv" {  } { { "test_datapath.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801072 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myregister-reg " "Found design unit 1: myregister-reg" {  } { { "myregister.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/myregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801077 ""} { "Info" "ISGN_ENTITY_NAME" "1 myregister " "Found entity 1: myregister" {  } { { "myregister.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/myregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_bits_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_bits_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_bits_n-behv " "Found design unit 1: adder_bits_n-behv" {  } { { "adder_bits_n.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801081 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_bits_n " "Found entity 1: adder_bits_n" {  } { { "adder_bits_n.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801087 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_counter-rtl " "Found design unit 1: up_counter-rtl" {  } { { "up_counter.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801091 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/up_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-acon " "Found design unit 1: controller-acon" {  } { { "controller.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801095 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statistic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statistic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 statistic-stat " "Found design unit 1: statistic-stat" {  } { { "statistic.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/statistic.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801099 ""} { "Info" "ISGN_ENTITY_NAME" "1 statistic " "Found entity 1: statistic" {  } { { "statistic.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/statistic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584677801099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "statistic " "Elaborating entity \"statistic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1584677801161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_datapath test_datapath:dpath " "Elaborating entity \"test_datapath\" for hierarchy \"test_datapath:dpath\"" {  } { { "statistic.vhd" "dpath" { Text "E:/Tugas/Semester_4/psd class/hw1/statistic.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout test_datapath.vhd(58) " "Verilog HDL or VHDL warning at test_datapath.vhd(58): object \"cout\" assigned a value but never read" {  } { { "test_datapath.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1584677801175 "|statistic|test_datapath:dpath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "muxsel test_datapath:dpath\|muxsel:mux1 A:mux4sel " "Elaborating entity \"muxsel\" using architecture \"A:mux4sel\" for hierarchy \"test_datapath:dpath\|muxsel:mux1\"" {  } { { "test_datapath.vhd" "mux1" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "muxsel test_datapath:dpath\|muxsel:mux2 A:mux2sel " "Elaborating entity \"muxsel\" using architecture \"A:mux2sel\" for hierarchy \"test_datapath:dpath\|muxsel:mux2\"" {  } { { "test_datapath.vhd" "mux2" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801199 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] muxsel.vhd(20) " "Inferred latch for \"O\[0\]\" at muxsel.vhd(20)" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801200 "|test|muxsel:muxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] muxsel.vhd(20) " "Inferred latch for \"O\[1\]\" at muxsel.vhd(20)" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801200 "|test|muxsel:muxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] muxsel.vhd(20) " "Inferred latch for \"O\[2\]\" at muxsel.vhd(20)" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801200 "|test|muxsel:muxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] muxsel.vhd(20) " "Inferred latch for \"O\[3\]\" at muxsel.vhd(20)" {  } { { "muxsel.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/muxsel.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677801200 "|test|muxsel:muxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myregister test_datapath:dpath\|myregister:reg1 " "Elaborating entity \"myregister\" for hierarchy \"test_datapath:dpath\|myregister:reg1\"" {  } { { "test_datapath.vhd" "reg1" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_bits_n test_datapath:dpath\|adder_bits_n:sumr " "Elaborating entity \"adder_bits_n\" for hierarchy \"test_datapath:dpath\|adder_bits_n:sumr\"" {  } { { "test_datapath.vhd" "sumr" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder test_datapath:dpath\|adder_bits_n:sumr\|full_adder:\\FA:0:FA_i " "Elaborating entity \"full_adder\" for hierarchy \"test_datapath:dpath\|adder_bits_n:sumr\|full_adder:\\FA:0:FA_i\"" {  } { { "adder_bits_n.vhd" "\\FA:0:FA_i" { Text "E:/Tugas/Semester_4/psd class/hw1/adder_bits_n.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myregister test_datapath:dpath\|myregister:reg4 " "Elaborating entity \"myregister\" for hierarchy \"test_datapath:dpath\|myregister:reg4\"" {  } { { "test_datapath.vhd" "reg4" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter test_datapath:dpath\|up_counter:upc " "Elaborating entity \"up_counter\" for hierarchy \"test_datapath:dpath\|up_counter:upc\"" {  } { { "test_datapath.vhd" "upc" { Text "E:/Tugas/Semester_4/psd class/hw1/test_datapath.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:contr " "Elaborating entity \"controller\" for hierarchy \"controller:contr\"" {  } { { "statistic.vhd" "contr" { Text "E:/Tugas/Semester_4/psd class/hw1/statistic.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677801218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "statistic.vhd" "" { Text "E:/Tugas/Semester_4/psd class/hw1/statistic.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1584677802121 "|statistic|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1584677802121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1584677802257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1584677802746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1584677802746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1584677802798 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1584677802798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1584677802798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1584677802798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584677802821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 11:16:42 2020 " "Processing ended: Fri Mar 20 11:16:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584677802821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584677802821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584677802821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584677802821 ""}
