

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_KH_I'
================================================================
* Date:           Fri Dec 13 13:11:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.428 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_KH_I  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kh_i, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_V"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc135"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V_2 = load i7 %i_V"   --->   Operation 9 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %i_V_2, i7 64"   --->   Operation 11 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln840 = add i7 %i_V_2, i7 1"   --->   Operation 13 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln779 = br i1 %icmp_ln1027, void %for.inc135.split, void %for.end137.exitStub" [Accel.cpp:779]   --->   Operation 14 'br' 'br_ln779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_V_2_cast = zext i7 %i_V_2"   --->   Operation 15 'zext' 'i_V_2_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kh_i_addr = getelementptr i64 %kh_i, i64 0, i64 %i_V_2_cast" [Accel.cpp:780]   --->   Operation 16 'getelementptr' 'kh_i_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.71ns)   --->   "%kh_i_load = load i6 %kh_i_addr" [Accel.cpp:780]   --->   Operation 17 'load' 'kh_i_load' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln779 = store i7 %add_ln840, i7 %i_V" [Accel.cpp:779]   --->   Operation 18 'store' 'store_ln779' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Accel.cpp:779]   --->   Operation 19 'specloopname' 'specloopname_ln779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %i_V_2_cast" [Accel.cpp:780]   --->   Operation 20 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.71ns)   --->   "%kh_i_load = load i6 %kh_i_addr" [Accel.cpp:780]   --->   Operation 21 'load' 'kh_i_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%store_ln780 = store i64 %kh_i_load, i6 %kh_mem_V_addr" [Accel.cpp:780]   --->   Operation 22 'store' 'store_ln780' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln779 = br void %for.inc135" [Accel.cpp:779]   --->   Operation 23 'br' 'br_ln779' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i.V') [3]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [8]  (0 ns)
	'add' operation ('add_ln840') [12]  (0.706 ns)
	'store' operation ('store_ln779', Accel.cpp:779) of variable 'add_ln840' on local variable 'i.V' [21]  (0.387 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'load' operation ('kh_i_load', Accel.cpp:780) on array 'kh_i' [19]  (0.714 ns)
	'store' operation ('store_ln780', Accel.cpp:780) of variable 'kh_i_load', Accel.cpp:780 on array 'kh_mem_V' [20]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
