

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Thu Mar 30 10:44:00 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        DFT_256_baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |          Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |           |             |             |     |
    |          & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+
    |+ dft                     |     -|  0.00|  7015171|  7.015e+07|         -|  7015172|     -|        no|  20 (7%)|  158 (71%)|  15552 (14%)|  18256 (34%)|    -|
    | o READ_LOOP              |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|        -|          -|            -|            -|    -|
    | o DFT_OUTER_LOOP         |     -|  7.30|  7014144|  7.014e+07|     27399|        -|   256|        no|        -|          -|            -|            -|    -|
    |  o DFT_INNER_LOOP        |     -|  7.30|    27392|  2.739e+05|       107|        -|   256|        no|        -|          -|            -|            -|    -|
    |   + sin_or_cos_double_s  |     -|  0.25|       55|    550.000|         -|       55|     -|        no|   8 (2%)|   54 (24%)|    5933 (5%)|   6480 (12%)|    -|
    |    o Loop 1              |     -|  7.30|        9|     90.000|         3|        -|     3|        no|        -|          -|            -|            -|    -|
    |    o Loop 2              |     -|  7.30|        4|     40.000|         1|        -|     4|        no|        -|          -|            -|            -|    -|
    |    o Loop 3              |     -|  7.30|        9|     90.000|         2|        -|     4|        no|        -|          -|            -|            -|    -|
    |   + sin_or_cos_double_s  |     -|  0.25|       55|    550.000|         -|       55|     -|        no|   8 (2%)|   54 (24%)|    5933 (5%)|   6480 (12%)|    -|
    |    o Loop 1              |     -|  7.30|        9|     90.000|         3|        -|     3|        no|        -|          -|            -|            -|    -|
    |    o Loop 2              |     -|  7.30|        4|     40.000|         1|        -|     4|        no|        -|          -|            -|            -|    -|
    |    o Loop 3              |     -|  7.30|        9|     90.000|         2|        -|     4|        no|        -|          -|            -|            -|    -|
    | o WRITE_LOOP             |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|        -|          -|            -|            -|    -|
    +--------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_q0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                                    | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+---------------------------------------------------------+-----+--------+--------------+------+---------+---------+
| + dft                                                   | 158 |        |              |      |         |         |
|   add_ln10_fu_386_p2                                    | -   |        | add_ln10     | add  | fabric  | 0       |
|   add_ln24_fu_427_p2                                    | -   |        | add_ln24     | add  | fabric  | 0       |
|   add_ln28_fu_457_p2                                    | -   |        | add_ln28     | add  | fabric  | 0       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U40                     | 11  |        | mul_i        | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U40                     | 11  |        | mul10_i      | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U40                     | 11  |        | x_assign     | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U40                     | 11  |        | mul11_i      | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U41                     | 11  |        | mul20_i      | dmul | maxdsp  | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U38                    | 3   |        | add_i        | dadd | fulldsp | 6       |
|   dadd_64ns_64ns_64_7_full_dsp_1_U38                    | 3   |        | add24_i      | dadd | fulldsp | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U42                     | 11  |        | mul34_i      | dmul | maxdsp  | 6       |
|   dmul_64ns_64ns_64_7_max_dsp_1_U43                     | 11  |        | mul43_i      | dmul | maxdsp  | 6       |
|   dadddsub_64ns_64ns_64_7_full_dsp_1_U39                | 3   |        | sub_i        | dsub | fulldsp | 6       |
|   dadddsub_64ns_64ns_64_7_full_dsp_1_U39                | 3   |        | add47_i      | dsub | fulldsp | 6       |
|   add_ln42_fu_491_p2                                    | -   |        | add_ln42     | add  | fabric  | 0       |
|  + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_251) | 54  |        |              |      |         |         |
|    Ex_V_fu_606_p2                                       | -   |        | Ex_V         | add  | fabric  | 0       |
|    add_ln214_fu_426_p2                                  | -   |        | add_ln214    | add  | fabric  | 0       |
|    mul_170s_53ns_170_5_1_U1                             | 18  |        | ret_V_5      | mul  | auto    | 4       |
|    Mx_bits_V_1_fu_542_p2                                | -   |        | Mx_bits_V_1  | sub  | fabric  | 0       |
|    Ex_V_3_fu_639_p2                                     | -   |        | Ex_V_3       | sub  | fabric  | 0       |
|    sub_ln1512_fu_656_p2                                 | -   |        | sub_ln1512   | sub  | fabric  | 0       |
|    mul_49ns_49ns_98_5_1_U2                              | 4   |        | r_V_4        | mul  | auto    | 4       |
|    mul_49ns_49ns_98_5_1_U4                              | 4   |        | r_V_5        | mul  | auto    | 4       |
|    mul_49ns_49ns_98_5_1_U5                              | 4   |        | r_V_7        | mul  | auto    | 4       |
|    mul_56ns_52s_108_5_1_U6                              | 5   |        | r_V_9        | mul  | auto    | 4       |
|    mul_49ns_44s_93_5_1_U7                               | 4   |        | r_V_10       | mul  | auto    | 4       |
|    mul_42ns_33ns_75_2_1_U8                              | 4   |        | r_V_11       | mul  | auto    | 1       |
|    mul_35ns_25ns_60_2_1_U9                              | 2   |        | r_V_12       | mul  | auto    | 1       |
|    mul_64s_63ns_126_5_1_U10                             | 9   |        | r_V_14       | mul  | auto    | 4       |
|    i_5_fu_1000_p2                                       | -   |        | i_5          | add  | fabric  | 0       |
|    sub_ln433_fu_1014_p2                                 | -   |        | sub_ln433    | sub  | fabric  | 0       |
|    sub_ln594_fu_1020_p2                                 | -   |        | sub_ln594    | sub  | fabric  | 0       |
|    sub_ln594_1_fu_1067_p2                               | -   |        | sub_ln594_1  | sub  | fabric  | 0       |
|    sub_ln594_2_fu_1071_p2                               | -   |        | sub_ln594_2  | sub  | fabric  | 0       |
|    sub_ln594_3_fu_1076_p2                               | -   |        | sub_ln594_3  | sub  | fabric  | 0       |
|    sub_ln594_4_fu_1102_p2                               | -   |        | sub_ln594_4  | sub  | fabric  | 0       |
|    add_ln443_fu_1172_p2                                 | -   |        | add_ln443    | add  | fabric  | 0       |
|    add_ln450_fu_1279_p2                                 | -   |        | add_ln450    | add  | fabric  | 0       |
|    shift_3_fu_1329_p2                                   | -   |        | shift_3      | add  | fabric  | 0       |
|    sub_ln1512_1_fu_1323_p2                              | -   |        | sub_ln1512_1 | sub  | fabric  | 0       |
|    add_ln461_fu_1517_p2                                 | -   |        | add_ln461    | add  | fabric  | 0       |
|    newexp_fu_1526_p2                                    | -   |        | newexp       | sub  | fabric  | 0       |
|  + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_270) | 54  |        |              |      |         |         |
|    Ex_V_fu_606_p2                                       | -   |        | Ex_V         | add  | fabric  | 0       |
|    add_ln214_fu_426_p2                                  | -   |        | add_ln214    | add  | fabric  | 0       |
|    mul_170s_53ns_170_5_1_U1                             | 18  |        | ret_V_5      | mul  | auto    | 4       |
|    Mx_bits_V_1_fu_542_p2                                | -   |        | Mx_bits_V_1  | sub  | fabric  | 0       |
|    Ex_V_3_fu_639_p2                                     | -   |        | Ex_V_3       | sub  | fabric  | 0       |
|    sub_ln1512_fu_656_p2                                 | -   |        | sub_ln1512   | sub  | fabric  | 0       |
|    mul_49ns_49ns_98_5_1_U2                              | 4   |        | r_V_4        | mul  | auto    | 4       |
|    mul_49ns_49ns_98_5_1_U4                              | 4   |        | r_V_5        | mul  | auto    | 4       |
|    mul_49ns_49ns_98_5_1_U5                              | 4   |        | r_V_7        | mul  | auto    | 4       |
|    mul_56ns_52s_108_5_1_U6                              | 5   |        | r_V_9        | mul  | auto    | 4       |
|    mul_49ns_44s_93_5_1_U7                               | 4   |        | r_V_10       | mul  | auto    | 4       |
|    mul_42ns_33ns_75_2_1_U8                              | 4   |        | r_V_11       | mul  | auto    | 1       |
|    mul_35ns_25ns_60_2_1_U9                              | 2   |        | r_V_12       | mul  | auto    | 1       |
|    mul_64s_63ns_126_5_1_U10                             | 9   |        | r_V_14       | mul  | auto    | 4       |
|    i_5_fu_1000_p2                                       | -   |        | i_5          | add  | fabric  | 0       |
|    sub_ln433_fu_1014_p2                                 | -   |        | sub_ln433    | sub  | fabric  | 0       |
|    sub_ln594_fu_1020_p2                                 | -   |        | sub_ln594    | sub  | fabric  | 0       |
|    sub_ln594_1_fu_1067_p2                               | -   |        | sub_ln594_1  | sub  | fabric  | 0       |
|    sub_ln594_2_fu_1071_p2                               | -   |        | sub_ln594_2  | sub  | fabric  | 0       |
|    sub_ln594_3_fu_1076_p2                               | -   |        | sub_ln594_3  | sub  | fabric  | 0       |
|    sub_ln594_4_fu_1102_p2                               | -   |        | sub_ln594_4  | sub  | fabric  | 0       |
|    add_ln443_fu_1172_p2                                 | -   |        | add_ln443    | add  | fabric  | 0       |
|    add_ln450_fu_1279_p2                                 | -   |        | add_ln450    | add  | fabric  | 0       |
|    shift_3_fu_1329_p2                                   | -   |        | shift_3      | add  | fabric  | 0       |
|    sub_ln1512_1_fu_1323_p2                              | -   |        | sub_ln1512_1 | sub  | fabric  | 0       |
|    add_ln461_fu_1517_p2                                 | -   |        | add_ln461    | add  | fabric  | 0       |
|    newexp_fu_1526_p2                                    | -   |        | newexp       | sub  | fabric  | 0       |
+---------------------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+
| Name                                                    | BRAM | URAM | Pragma | Variable                         | Storage | Impl   | Latency |
+---------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+
| + dft                                                   | 20   | 0    |        |                                  |         |        |         |
|   real_in_U                                             | 1    | -    |        | real_in                          | ram_1p  | auto   | 1       |
|   imag_in_U                                             | 1    | -    |        | imag_in                          | ram_1p  | auto   | 1       |
|   real_out_U                                            | 1    | -    |        | real_out                         | ram_1p  | auto   | 1       |
|   imag_out_U                                            | 1    | -    |        | imag_out                         | ram_1p  | auto   | 1       |
|  + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_251) | 8    | 0    |        |                                  |         |        |         |
|    ref_4oPi_table_256_V_U                               | 8    | -    |        | ref_4oPi_table_256_V             | rom_1p  | auto   | 1       |
|    fourth_order_double_sin_cos_K0_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K0_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K1_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K1_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K2_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K2_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K3_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K3_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K4_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K4_V | rom_1p  | lutram | 1       |
|  + sin_or_cos_double_s (grp_sin_or_cos_double_s_fu_270) | 8    | 0    |        |                                  |         |        |         |
|    ref_4oPi_table_256_V_U                               | 8    | -    |        | ref_4oPi_table_256_V             | rom_1p  | auto   | 1       |
|    fourth_order_double_sin_cos_K0_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K0_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K1_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K1_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K2_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K2_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K3_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K3_V | rom_1p  | lutram | 1       |
|    fourth_order_double_sin_cos_K4_V_U                   | -    | -    | pragma | fourth_order_double_sin_cos_K4_V | rom_1p  | lutram | 1       |
+---------------------------------------------------------+------+------+--------+----------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------------------+
| Type     | Options | Location                                           |
+----------+---------+----------------------------------------------------+
| pipeline | off     | DFT_256_baseline/solution1/directives.tcl:6 in dft |
+----------+---------+----------------------------------------------------+


