/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [21:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_35z;
  wire [19:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~((celloutsig_0_7z[6] | celloutsig_0_19z[12]) & celloutsig_0_31z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[18]) & celloutsig_0_3z[13]);
  assign celloutsig_0_5z = ~((in_data[2] | celloutsig_0_1z) & in_data[23]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z | celloutsig_0_10z) & celloutsig_0_8z);
  assign celloutsig_0_24z = ~((celloutsig_0_10z | celloutsig_0_18z) & celloutsig_0_16z);
  assign celloutsig_0_31z = celloutsig_0_29z | ~(celloutsig_0_30z);
  assign celloutsig_0_41z = celloutsig_0_19z[12] | ~(celloutsig_0_23z[7]);
  assign celloutsig_1_15z = celloutsig_1_2z[1] | ~(celloutsig_1_3z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_0_11z = celloutsig_0_3z[3] | ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_7z[2] | ~(celloutsig_0_2z);
  assign celloutsig_0_15z = celloutsig_0_0z[19] | ~(in_data[73]);
  assign celloutsig_0_16z = celloutsig_0_3z[14] | ~(in_data[7]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_16z = celloutsig_1_10z[0] | celloutsig_1_8z[8];
  assign celloutsig_1_19z = celloutsig_1_16z | celloutsig_1_9z;
  assign celloutsig_0_1z = in_data[6] | celloutsig_0_0z[14];
  assign celloutsig_0_29z = celloutsig_0_19z[13] | celloutsig_0_18z;
  assign celloutsig_1_0z = in_data[130] ^ in_data[111];
  assign celloutsig_1_1z = in_data[172] ^ in_data[145];
  assign celloutsig_1_3z = in_data[98] ^ celloutsig_1_2z[7];
  assign celloutsig_1_4z = in_data[132] ^ in_data[180];
  assign celloutsig_1_6z = celloutsig_1_3z ^ celloutsig_1_5z[3];
  assign celloutsig_0_30z = celloutsig_0_3z[9] ^ celloutsig_0_6z;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_0z[19], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_1_10z = celloutsig_1_2z[5:2] / { 1'h1, celloutsig_1_2z[7:5] };
  assign celloutsig_1_18z = { celloutsig_1_8z[7:3], celloutsig_1_7z[5], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_16z } / { 1'h1, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_12z = { in_data[47:44], celloutsig_0_1z } / { 1'h1, celloutsig_0_3z[13:10] };
  assign celloutsig_0_0z = in_data[46:25] / { 1'h1, in_data[20:0] };
  assign celloutsig_0_45z = { celloutsig_0_35z[2:1], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_31z } / { 1'h1, celloutsig_0_12z };
  assign celloutsig_0_7z = in_data[43:35] / { 1'h1, in_data[86:79] };
  assign celloutsig_0_19z = { celloutsig_0_7z[4:2], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z } / { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_14z } / { 1'h1, in_data[15:14], celloutsig_0_14z[4:1], in_data[0] };
  assign celloutsig_0_44z = { celloutsig_0_16z, _00_, celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_32z } < { celloutsig_0_0z[15:6], celloutsig_0_41z, celloutsig_0_4z, _00_, celloutsig_0_12z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } < celloutsig_1_8z[7:5];
  assign celloutsig_1_14z = { celloutsig_1_2z[11:3], celloutsig_1_1z, celloutsig_1_2z[15:1], 1'h0 } < { celloutsig_1_10z[2], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_8z = celloutsig_0_3z[12:3] < { celloutsig_0_7z[7:0], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } < { celloutsig_0_3z[15:14], celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_7z[4:1] < celloutsig_0_0z[16:13];
  assign celloutsig_0_28z = { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_21z } < { celloutsig_0_9z[6:3], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_23z };
  assign celloutsig_0_3z = in_data[86:67] * { celloutsig_0_0z[21:4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[159:156], celloutsig_1_1z, celloutsig_1_1z } * celloutsig_1_2z[14:9];
  assign celloutsig_0_9z = celloutsig_0_3z[13:7] * celloutsig_0_7z[7:1];
  assign celloutsig_0_14z = { in_data[28:25], celloutsig_0_10z } * { celloutsig_0_9z[5:4], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_0z[16:13], celloutsig_0_11z, celloutsig_0_10z } ^ { in_data[12:8], celloutsig_0_28z };
  assign celloutsig_1_7z = celloutsig_1_2z[15:10] ^ celloutsig_1_2z[13:8];
  assign celloutsig_1_8z = in_data[148:140] ^ { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_2z[14:10], celloutsig_1_10z } ^ { celloutsig_1_8z[8:3], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign { celloutsig_1_2z[2:1], celloutsig_1_2z[15:3] } = { celloutsig_1_1z, celloutsig_1_0z, in_data[115:103] } ^ { in_data[97], celloutsig_1_1z, in_data[110:98] };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[142:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
