<stg><name>Loop_VITIS_LOOP_45_1_proc1</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln45 = br void %new.header

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
new.header:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
new.header:1 %gmem_a_addr = getelementptr i8 %gmem_a, i64 %A_read

]]></Node>
<StgValue><ssdm name="gmem_a_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.header:2 %br_ln45 = br i1 %first_iter_0, void %for.inc, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="34" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="35" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="36" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i1_load = load i3 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:14 %i = add i3 %i1_load, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:15 %icmp_ln45 = icmp_eq  i3 %i1_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:16 %store_ln45 = store i3 %i, i3 %i1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:17 %br_ln45 = br i1 %icmp_ln45, void %new.header, void %VITIS_LOOP_55_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="42" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_a_addr, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:1 %br_ln45 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="44" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc:4 %gmem_a_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="45" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %gmem_a_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="46" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:6 %gmem_a_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="47" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:7 %gmem_a_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="48" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:8 %gmem_a_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="49" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:9 %gmem_a_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="50" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:10 %gmem_a_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="51" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:11 %gmem_a_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_a_addr

]]></Node>
<StgValue><ssdm name="gmem_a_addr_read_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="52" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="53" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="54" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:3 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="55" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc:12 %row_a = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_a_addr_read_7, i8 %gmem_a_addr_read_6, i8 %gmem_a_addr_read_5, i8 %gmem_a_addr_read_4, i8 %gmem_a_addr_read_3, i8 %gmem_a_addr_read_2, i8 %gmem_a_addr_read_1, i8 %gmem_a_addr_read

]]></Node>
<StgValue><ssdm name="row_a"/></StgValue>
</operation>

<operation id="56" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %write_ln50 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %a_stream, i64 %row_a

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="57" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
VITIS_LOOP_55_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="gmem_a" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem_a"/></StgValue>
</port>
<port id="102" name="A" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A"/></StgValue>
</port>
<port id="103" name="a_stream" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="a_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="StgValue_104" to="i1" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="a_stream" to="specinterface_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="110" from="empty_9" to="specinterface_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="115" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="118" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="119" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="120" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="122" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="125" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="114" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="22">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="23">
</dataflow>
<dataflow id="132" from="gmem_a" to="specinterface_ln0" fromId="101" toId="23">
</dataflow>
<dataflow id="134" from="empty_14" to="specinterface_ln0" fromId="133" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="137" from="empty_12" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="141" from="empty_1" to="specinterface_ln0" fromId="140" toId="23">
</dataflow>
<dataflow id="143" from="empty_15" to="specinterface_ln0" fromId="142" toId="23">
</dataflow>
<dataflow id="144" from="empty_12" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="23">
</dataflow>
<dataflow id="148" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="23">
</dataflow>
<dataflow id="149" from="StgValue_145" to="specinterface_ln0" fromId="145" toId="23">
</dataflow>
<dataflow id="150" from="empty_12" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="151" from="empty_12" to="specinterface_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="23">
</dataflow>
<dataflow id="153" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="23">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i64" to="A_read" fromId="155" toId="24">
</dataflow>
<dataflow id="157" from="A" to="A_read" fromId="102" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln0" fromId="158" toId="25">
</dataflow>
<dataflow id="160" from="i1" to="store_ln0" fromId="21" toId="25">
</dataflow>
<dataflow id="162" from="StgValue_161" to="first_iter_0" fromId="161" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="163" from="br_ln45" to="first_iter_0" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="StgValue_164" to="first_iter_0" fromId="164" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln45" to="first_iter_0" fromId="41" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="167" from="gmem_a" to="gmem_a_addr" fromId="101" toId="28">
</dataflow>
<dataflow id="168" from="A_read" to="gmem_a_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="169" from="first_iter_0" to="br_ln45" fromId="27" toId="29">
</dataflow>
<dataflow id="171" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="30">
</dataflow>
<dataflow id="172" from="gmem_a_addr" to="empty" fromId="28" toId="30">
</dataflow>
<dataflow id="174" from="StgValue_173" to="empty" fromId="173" toId="30">
</dataflow>
<dataflow id="175" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="31">
</dataflow>
<dataflow id="176" from="gmem_a_addr" to="empty" fromId="28" toId="31">
</dataflow>
<dataflow id="177" from="StgValue_173" to="empty" fromId="173" toId="31">
</dataflow>
<dataflow id="178" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="32">
</dataflow>
<dataflow id="179" from="gmem_a_addr" to="empty" fromId="28" toId="32">
</dataflow>
<dataflow id="180" from="StgValue_173" to="empty" fromId="173" toId="32">
</dataflow>
<dataflow id="181" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="33">
</dataflow>
<dataflow id="182" from="gmem_a_addr" to="empty" fromId="28" toId="33">
</dataflow>
<dataflow id="183" from="StgValue_173" to="empty" fromId="173" toId="33">
</dataflow>
<dataflow id="184" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="34">
</dataflow>
<dataflow id="185" from="gmem_a_addr" to="empty" fromId="28" toId="34">
</dataflow>
<dataflow id="186" from="StgValue_173" to="empty" fromId="173" toId="34">
</dataflow>
<dataflow id="187" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="35">
</dataflow>
<dataflow id="188" from="gmem_a_addr" to="empty" fromId="28" toId="35">
</dataflow>
<dataflow id="189" from="StgValue_173" to="empty" fromId="173" toId="35">
</dataflow>
<dataflow id="190" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="36">
</dataflow>
<dataflow id="191" from="gmem_a_addr" to="empty" fromId="28" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_173" to="empty" fromId="173" toId="36">
</dataflow>
<dataflow id="193" from="i1" to="i1_load" fromId="21" toId="37">
</dataflow>
<dataflow id="194" from="i1_load" to="i" fromId="37" toId="38">
</dataflow>
<dataflow id="196" from="StgValue_195" to="i" fromId="195" toId="38">
</dataflow>
<dataflow id="197" from="i1_load" to="icmp_ln45" fromId="37" toId="39">
</dataflow>
<dataflow id="199" from="StgValue_198" to="icmp_ln45" fromId="198" toId="39">
</dataflow>
<dataflow id="200" from="i" to="store_ln45" fromId="38" toId="40">
</dataflow>
<dataflow id="201" from="i1" to="store_ln45" fromId="21" toId="40">
</dataflow>
<dataflow id="202" from="icmp_ln45" to="br_ln45" fromId="39" toId="41">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="170" toId="42">
</dataflow>
<dataflow id="204" from="gmem_a_addr" to="empty" fromId="28" toId="42">
</dataflow>
<dataflow id="205" from="StgValue_173" to="empty" fromId="173" toId="42">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read" fromId="206" toId="44">
</dataflow>
<dataflow id="208" from="gmem_a_addr" to="gmem_a_addr_read" fromId="28" toId="44">
</dataflow>
<dataflow id="209" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_1" fromId="206" toId="45">
</dataflow>
<dataflow id="210" from="gmem_a_addr" to="gmem_a_addr_read_1" fromId="28" toId="45">
</dataflow>
<dataflow id="211" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_2" fromId="206" toId="46">
</dataflow>
<dataflow id="212" from="gmem_a_addr" to="gmem_a_addr_read_2" fromId="28" toId="46">
</dataflow>
<dataflow id="213" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_3" fromId="206" toId="47">
</dataflow>
<dataflow id="214" from="gmem_a_addr" to="gmem_a_addr_read_3" fromId="28" toId="47">
</dataflow>
<dataflow id="215" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_4" fromId="206" toId="48">
</dataflow>
<dataflow id="216" from="gmem_a_addr" to="gmem_a_addr_read_4" fromId="28" toId="48">
</dataflow>
<dataflow id="217" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_5" fromId="206" toId="49">
</dataflow>
<dataflow id="218" from="gmem_a_addr" to="gmem_a_addr_read_5" fromId="28" toId="49">
</dataflow>
<dataflow id="219" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_6" fromId="206" toId="50">
</dataflow>
<dataflow id="220" from="gmem_a_addr" to="gmem_a_addr_read_6" fromId="28" toId="50">
</dataflow>
<dataflow id="221" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_a_addr_read_7" fromId="206" toId="51">
</dataflow>
<dataflow id="222" from="gmem_a_addr" to="gmem_a_addr_read_7" fromId="28" toId="51">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="223" toId="52">
</dataflow>
<dataflow id="225" from="StgValue_127" to="specpipeline_ln48" fromId="127" toId="52">
</dataflow>
<dataflow id="226" from="StgValue_111" to="specpipeline_ln48" fromId="111" toId="52">
</dataflow>
<dataflow id="227" from="StgValue_111" to="specpipeline_ln48" fromId="111" toId="52">
</dataflow>
<dataflow id="228" from="StgValue_111" to="specpipeline_ln48" fromId="111" toId="52">
</dataflow>
<dataflow id="229" from="empty_12" to="specpipeline_ln48" fromId="114" toId="52">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln48" fromId="230" toId="53">
</dataflow>
<dataflow id="233" from="StgValue_232" to="speclooptripcount_ln48" fromId="232" toId="53">
</dataflow>
<dataflow id="234" from="StgValue_232" to="speclooptripcount_ln48" fromId="232" toId="53">
</dataflow>
<dataflow id="235" from="StgValue_232" to="speclooptripcount_ln48" fromId="232" toId="53">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopName" to="specloopname_ln45" fromId="236" toId="54">
</dataflow>
<dataflow id="239" from="empty_4" to="specloopname_ln45" fromId="238" toId="54">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8" to="row_a" fromId="240" toId="55">
</dataflow>
<dataflow id="242" from="gmem_a_addr_read_7" to="row_a" fromId="51" toId="55">
</dataflow>
<dataflow id="243" from="gmem_a_addr_read_6" to="row_a" fromId="50" toId="55">
</dataflow>
<dataflow id="244" from="gmem_a_addr_read_5" to="row_a" fromId="49" toId="55">
</dataflow>
<dataflow id="245" from="gmem_a_addr_read_4" to="row_a" fromId="48" toId="55">
</dataflow>
<dataflow id="246" from="gmem_a_addr_read_3" to="row_a" fromId="47" toId="55">
</dataflow>
<dataflow id="247" from="gmem_a_addr_read_2" to="row_a" fromId="46" toId="55">
</dataflow>
<dataflow id="248" from="gmem_a_addr_read_1" to="row_a" fromId="45" toId="55">
</dataflow>
<dataflow id="249" from="gmem_a_addr_read" to="row_a" fromId="44" toId="55">
</dataflow>
<dataflow id="251" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln50" fromId="250" toId="56">
</dataflow>
<dataflow id="252" from="a_stream" to="write_ln50" fromId="103" toId="56">
</dataflow>
<dataflow id="253" from="row_a" to="write_ln50" fromId="55" toId="56">
</dataflow>
<dataflow id="254" from="first_iter_0" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="255" from="first_iter_0" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="256" from="first_iter_0" to="StgValue_5" fromId="27" toId="5">
</dataflow>
<dataflow id="257" from="first_iter_0" to="StgValue_6" fromId="27" toId="6">
</dataflow>
<dataflow id="258" from="first_iter_0" to="StgValue_7" fromId="27" toId="7">
</dataflow>
<dataflow id="259" from="first_iter_0" to="StgValue_8" fromId="27" toId="8">
</dataflow>
<dataflow id="260" from="first_iter_0" to="StgValue_9" fromId="27" toId="9">
</dataflow>
<dataflow id="261" from="first_iter_0" to="StgValue_10" fromId="27" toId="10">
</dataflow>
<dataflow id="262" from="icmp_ln45" to="StgValue_19" fromId="39" toId="19">
</dataflow>
<dataflow id="263" from="icmp_ln45" to="StgValue_9" fromId="39" toId="9">
</dataflow>
<dataflow id="264" from="icmp_ln45" to="StgValue_10" fromId="39" toId="10">
</dataflow>
<dataflow id="265" from="icmp_ln45" to="StgValue_11" fromId="39" toId="11">
</dataflow>
<dataflow id="266" from="icmp_ln45" to="StgValue_12" fromId="39" toId="12">
</dataflow>
<dataflow id="267" from="icmp_ln45" to="StgValue_13" fromId="39" toId="13">
</dataflow>
<dataflow id="268" from="icmp_ln45" to="StgValue_14" fromId="39" toId="14">
</dataflow>
<dataflow id="269" from="icmp_ln45" to="StgValue_15" fromId="39" toId="15">
</dataflow>
<dataflow id="270" from="icmp_ln45" to="StgValue_16" fromId="39" toId="16">
</dataflow>
<dataflow id="271" from="icmp_ln45" to="StgValue_17" fromId="39" toId="17">
</dataflow>
<dataflow id="272" from="icmp_ln45" to="StgValue_18" fromId="39" toId="18">
</dataflow>
</dataflows>


</stg>
