<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:11:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 100 has been inferred" BundleName="a" VarName="a" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" Length="100" Direction="read" AccessID="a4seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="top.cpp:12:12" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:11:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 100 has been inferred" BundleName="b" VarName="b" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" Length="100" Direction="read" AccessID="b5seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="top.cpp:12:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="top.cpp:11:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="sum" VarName="sum" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" Length="100" Direction="write" AccessID="sum6seq" OrigID="for.inc.store.11" OrigAccess-DebugLoc="top.cpp:12:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:11:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="a" VarName="a" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" OrigID="a4seq" OrigAccess-DebugLoc="top.cpp:11:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:11:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="b" VarName="b" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" OrigID="b5seq" OrigAccess-DebugLoc="top.cpp:11:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="top.cpp:11:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="sum" VarName="sum" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" ParentFunc="top_kernel(int*, int*, int*)" OrigID="sum6seq" OrigAccess-DebugLoc="top.cpp:11:19" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:11:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_11_1' has been inferred on bundle 'a'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="a" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" Length="100" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:11:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_11_1' has been inferred on bundle 'b'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="b" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" Length="100" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="top.cpp:11:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 100 and bit width 32 in loop 'VITIS_LOOP_11_1' has been inferred on bundle 'sum'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="sum" LoopLoc="top.cpp:11:19" LoopName="VITIS_LOOP_11_1" Length="100" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

