

================================================================
== Synthesis Summary Report of 'run_single_head'
================================================================
+ General Information: 
    * Date:           Tue Nov 25 22:47:30 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        run_single_head
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+-----------+-----+
    |      Modules      | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |   |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT    | URAM|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+-----------+-----+
    |+ run_single_head  |     -|  3.48|        0|  0.000|         -|        1|     -|        no|     -|   -|  -|  232 (~0%)|    -|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 1        |
| ctx_i     | ap_ovld | in        | 77       |
| ctx_o     | ap_ovld | out       | 77       |
| head_idx  | ap_none | in        | 32       |
| layer_idx | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| ctx       | inout     | HeadCtx& |
| head_idx  | in        | int      |
| layer_idx | in        | int      |
| return    | out       | bool     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+--------------+---------+
| Argument  | HW Interface | HW Type |
+-----------+--------------+---------+
| ctx       | ctx_i        | port    |
| ctx       | ctx_o        | port    |
| ctx       | ctx_o_ap_vld | port    |
| head_idx  | head_idx     | port    |
| layer_idx | layer_idx    | port    |
| return    | ap_return    | port    |
+-----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-------------+--------+----------+---------+
| Name                    | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-------------------------+-----+--------+-------------+--------+----------+---------+
| + run_single_head       | 0   |        |             |        |          |         |
|   icmp_ln27_fu_296_p2   |     |        | icmp_ln27   | setne  | auto     | 0       |
|   select_ln27_fu_306_p3 |     |        | select_ln27 | select | auto_sel | 0       |
|   icmp_ln80_fu_529_p2   |     |        | icmp_ln80   | seteq  | auto     | 0       |
|   xor_ln80_fu_535_p2    |     |        | xor_ln80    | xor    | auto     | 0       |
+-------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| Type   | Options | Location                                                                                                            |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| INLINE | off     | ../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:21 in run_single_head |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+


