{"vcs1":{"timestamp_begin":1694991856.659875848, "rt":0.56, "ut":0.29, "st":0.19}}
{"vcselab":{"timestamp_begin":1694991857.286699546, "rt":0.81, "ut":0.59, "st":0.17}}
{"link":{"timestamp_begin":1694991858.140144896, "rt":0.28, "ut":0.10, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694991856.062468703}
{"VCS_COMP_START_TIME": 1694991856.062468703}
{"VCS_COMP_END_TIME": 1694991859.227389448}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
