# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../9_2_interfaccia_seriale.srcs/sources_1/new/nodoB_util.vhd" \
"../../../../9_2_interfaccia_seriale.srcs/sources_1/new/nodoB_cu.vhd" \
"../../../../9_2_interfaccia_seriale.srcs/sim_3/new/nodoB_CU_tb.vhd" \

# Do not sort compile order
nosort
