/* Copyright (c) 2013-2014, Hisilicon Tech. Co., Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
* GNU General Public License for more details.
*
*/
#ifndef _HISI_OVERLAY_UTILS_PLATFORM_H_
#define _HISI_OVERLAY_UTILS_PLATFORM_H_

#define CONFIG_DSS_LP_USED
#define CONFIG_BACKLIGHT_10000

//GPIO
#define GPIO_LCD_POWER_1V2  (54)     //GPIO_6_6
#define GPIO_LCD_STANDBY    (67)     //GPIO_8_3
#define GPIO_LCD_RESETN     (65)     //GPIO_8_1
#define GPIO_LCD_GATING     (60)     //GPIO_7_4
#define GPIO_LCD_PCLK_GATING (58)    //GPIO_7_2
#define GPIO_LCD_REFCLK_GATING (59)  //GPIO_7_3
#define GPIO_LCD_SPICS         (168) //GPIO_21_0
#define GPIO_LCD_DRV_EN        (73)  //GPIO_9_1

#define GPIO_PG_SEL_A (40)    //GPIO_5_0
#define GPIO_TX_RX_A (42)    //GPIO_5_2
#define GPIO_PG_SEL_B (44)    //GPIO_5_4
#define GPIO_TX_RX_B (46)    //GPIO_5_6

//400 KB
#define MMBUF_SIZE_MAX	(400 * 1024)
#define HISI_DSS_CMDLIST_MAX	(14)
#define HISI_DSS_CMDLIST_IDXS_MAX (0x3FFF)   //14 cmdlist, 14bit, 11111111111111=0x3FFF
#define HISI_DSS_DPP_MAX_SUPPORT_BIT (0x7ff) //10 dpp module, 10bit, contrast to enmu dpp_module_idx
#define HISIFB_DSS_PLATFORM_TYPE  (FB_ACCEL_HI365x | FB_ACCEL_PLATFORM_TYPE_ASIC)

/* for DFS */
/* 1480 * 144bits */
#define DFS_TIME	(100)
#define DBUF0_DEPTH	(1408)

/* scl */
#define SCF_LINE_BUF	(2560)

#define DSS_MIF_SMMU_SMRX_IDX_STEP (16)

//PERI REG
#define CRG_PERI_DIS3_DEFAULT_VAL     (0x0002F000)

//SYSCTRL
#define SCPWREN 	(0x0D0)
#define SCPEREN1    (0x040)
#define SCPERDIS1   (0x044)
#define SCPERCLKEN1 (0x048)
#define SCPERRSTDIS1	(0x090)
#define SCISODIS	    (0x0C4)

//DSS global
#define DSS_GLB_MODULE_CLK_SEL_DEFAULT_VAL  (0xF0000008)


//LDI0 clk sel
#define DSS_LDI_CLK_SEL_DEFAULT_VAL    (0x00000004)

//DBuf mem ctrl
#define DSS_DBUF_MEM_CTRL_DEFAULT_VAL  (0x00000008)

//SMMU
#define DSS_SMMU_RLD_EN0_DEFAULT_VAL    (0xfffefffe)
#define DSS_SMMU_RLD_EN1_DEFAULT_VAL    (0xfffefffe)
#define DSS_SMMU_OUTSTANDING_VAL		(0xf)

//MIF
#define DSS_MIF_CTRL2_INVAL_SEL3_STRIDE_MASK		(0xc)

//AFBCE
#define DSS_AFBCE_ENC_OS_CFG_DEFAULT_VAL			(0x7)

#define TUI_SEC_RCH			(DSS_RCHN_V0)

#define DSS_CHN_MAX_DEFINE (DSS_CHN_MAX)

/*******************************************************************************
**
*/
#define CRGPERI_PLL0_CLK_RATE	(1440000000UL)
#define CRGPERI_PLL2_CLK_RATE	(1290000000UL)
#define CRGPERI_PLL3_CLK_RATE	(1600000000UL)

#define DEFAULT_DSS_CORE_CLK_RATE	(480000000UL)
#define DEFAULT_PCLK_DSS_RATE	(120000000UL)
#define DEFAULT_PCLK_PCTRL_RATE	(120000000UL)

#endif
