module xor_(input a, input b, output c);
				
logic w1, w2, w3, w4;

not_N1(a, w1);
not_N2(b, w2);

and_A1(b, w1, w3);
and_A2(a, w2, w4);

or_O1(w3, w4, c);

				
endmodule