<stg><name>neural_network_Pipeline_VITIS_LOOP_70_4</name>


<trans_list>

<trans id="746" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln74_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_42

]]></Node>
<StgValue><ssdm name="sext_ln74_42_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln74_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_41

]]></Node>
<StgValue><ssdm name="sext_ln74_41_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln74_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_40

]]></Node>
<StgValue><ssdm name="sext_ln74_40_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln74_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_39

]]></Node>
<StgValue><ssdm name="sext_ln74_39_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln74_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_38

]]></Node>
<StgValue><ssdm name="sext_ln74_38_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln74_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_37

]]></Node>
<StgValue><ssdm name="sext_ln74_37_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln74_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_36

]]></Node>
<StgValue><ssdm name="sext_ln74_36_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln74_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_35

]]></Node>
<StgValue><ssdm name="sext_ln74_35_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln74_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_34

]]></Node>
<StgValue><ssdm name="sext_ln74_34_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln74_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_33

]]></Node>
<StgValue><ssdm name="sext_ln74_33_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln74_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_32

]]></Node>
<StgValue><ssdm name="sext_ln74_32_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln74_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_31

]]></Node>
<StgValue><ssdm name="sext_ln74_31_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln74_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_30

]]></Node>
<StgValue><ssdm name="sext_ln74_30_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln74_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_29

]]></Node>
<StgValue><ssdm name="sext_ln74_29_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln74_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_28

]]></Node>
<StgValue><ssdm name="sext_ln74_28_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln74_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_27

]]></Node>
<StgValue><ssdm name="sext_ln74_27_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %sext_ln74_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_26

]]></Node>
<StgValue><ssdm name="sext_ln74_26_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %sext_ln74_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_25

]]></Node>
<StgValue><ssdm name="sext_ln74_25_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %sext_ln74_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_24

]]></Node>
<StgValue><ssdm name="sext_ln74_24_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %sext_ln74_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_23

]]></Node>
<StgValue><ssdm name="sext_ln74_23_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %sext_ln74_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_22

]]></Node>
<StgValue><ssdm name="sext_ln74_22_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %sext_ln74_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_21

]]></Node>
<StgValue><ssdm name="sext_ln74_21_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %sext_ln74_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_20

]]></Node>
<StgValue><ssdm name="sext_ln74_20_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %sext_ln74_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_19

]]></Node>
<StgValue><ssdm name="sext_ln74_19_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %sext_ln74_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_18

]]></Node>
<StgValue><ssdm name="sext_ln74_18_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %sext_ln74_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_17

]]></Node>
<StgValue><ssdm name="sext_ln74_17_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %sext_ln74_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_16

]]></Node>
<StgValue><ssdm name="sext_ln74_16_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %sext_ln74_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_15

]]></Node>
<StgValue><ssdm name="sext_ln74_15_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %sext_ln74_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_14

]]></Node>
<StgValue><ssdm name="sext_ln74_14_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %sext_ln74_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_13

]]></Node>
<StgValue><ssdm name="sext_ln74_13_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %sext_ln74_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_12

]]></Node>
<StgValue><ssdm name="sext_ln74_12_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %sext_ln74_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_11

]]></Node>
<StgValue><ssdm name="sext_ln74_11_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %sext_ln74_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_10

]]></Node>
<StgValue><ssdm name="sext_ln74_10_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %sext_ln74_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_9

]]></Node>
<StgValue><ssdm name="sext_ln74_9_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %sext_ln74_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_8

]]></Node>
<StgValue><ssdm name="sext_ln74_8_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:36 %sext_ln74_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_7

]]></Node>
<StgValue><ssdm name="sext_ln74_7_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:37 %sext_ln74_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_6

]]></Node>
<StgValue><ssdm name="sext_ln74_6_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:38 %sext_ln74_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_5

]]></Node>
<StgValue><ssdm name="sext_ln74_5_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %sext_ln74_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_4

]]></Node>
<StgValue><ssdm name="sext_ln74_4_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:40 %sext_ln74_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_3

]]></Node>
<StgValue><ssdm name="sext_ln74_3_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:41 %sext_ln74_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_2

]]></Node>
<StgValue><ssdm name="sext_ln74_2_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:42 %sext_ln74_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74_1

]]></Node>
<StgValue><ssdm name="sext_ln74_1_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:43 %sext_ln74_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln74

]]></Node>
<StgValue><ssdm name="sext_ln74_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:44 %trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:45 %sext_ln74_42_cast = sext i16 %sext_ln74_42_read

]]></Node>
<StgValue><ssdm name="sext_ln74_42_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:46 %sext_ln74_41_cast = sext i16 %sext_ln74_41_read

]]></Node>
<StgValue><ssdm name="sext_ln74_41_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:47 %sext_ln74_40_cast = sext i16 %sext_ln74_40_read

]]></Node>
<StgValue><ssdm name="sext_ln74_40_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:48 %sext_ln74_39_cast = sext i16 %sext_ln74_39_read

]]></Node>
<StgValue><ssdm name="sext_ln74_39_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:49 %sext_ln74_38_cast = sext i16 %sext_ln74_38_read

]]></Node>
<StgValue><ssdm name="sext_ln74_38_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:50 %sext_ln74_37_cast = sext i16 %sext_ln74_37_read

]]></Node>
<StgValue><ssdm name="sext_ln74_37_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:51 %sext_ln74_36_cast = sext i16 %sext_ln74_36_read

]]></Node>
<StgValue><ssdm name="sext_ln74_36_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:52 %sext_ln74_35_cast = sext i16 %sext_ln74_35_read

]]></Node>
<StgValue><ssdm name="sext_ln74_35_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:53 %sext_ln74_34_cast = sext i16 %sext_ln74_34_read

]]></Node>
<StgValue><ssdm name="sext_ln74_34_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:54 %sext_ln74_33_cast = sext i16 %sext_ln74_33_read

]]></Node>
<StgValue><ssdm name="sext_ln74_33_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:55 %sext_ln74_32_cast = sext i16 %sext_ln74_32_read

]]></Node>
<StgValue><ssdm name="sext_ln74_32_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:56 %sext_ln74_31_cast = sext i16 %sext_ln74_31_read

]]></Node>
<StgValue><ssdm name="sext_ln74_31_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:57 %sext_ln74_30_cast = sext i16 %sext_ln74_30_read

]]></Node>
<StgValue><ssdm name="sext_ln74_30_cast"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:58 %sext_ln74_29_cast = sext i16 %sext_ln74_29_read

]]></Node>
<StgValue><ssdm name="sext_ln74_29_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:59 %sext_ln74_28_cast = sext i16 %sext_ln74_28_read

]]></Node>
<StgValue><ssdm name="sext_ln74_28_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:60 %sext_ln74_27_cast = sext i16 %sext_ln74_27_read

]]></Node>
<StgValue><ssdm name="sext_ln74_27_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:61 %sext_ln74_26_cast = sext i16 %sext_ln74_26_read

]]></Node>
<StgValue><ssdm name="sext_ln74_26_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:62 %sext_ln74_25_cast = sext i16 %sext_ln74_25_read

]]></Node>
<StgValue><ssdm name="sext_ln74_25_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:63 %sext_ln74_24_cast = sext i16 %sext_ln74_24_read

]]></Node>
<StgValue><ssdm name="sext_ln74_24_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:64 %sext_ln74_23_cast = sext i16 %sext_ln74_23_read

]]></Node>
<StgValue><ssdm name="sext_ln74_23_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:65 %sext_ln74_22_cast = sext i16 %sext_ln74_22_read

]]></Node>
<StgValue><ssdm name="sext_ln74_22_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:66 %sext_ln74_21_cast = sext i16 %sext_ln74_21_read

]]></Node>
<StgValue><ssdm name="sext_ln74_21_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:67 %sext_ln74_20_cast = sext i16 %sext_ln74_20_read

]]></Node>
<StgValue><ssdm name="sext_ln74_20_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:68 %sext_ln74_19_cast = sext i16 %sext_ln74_19_read

]]></Node>
<StgValue><ssdm name="sext_ln74_19_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:69 %sext_ln74_18_cast = sext i16 %sext_ln74_18_read

]]></Node>
<StgValue><ssdm name="sext_ln74_18_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:70 %sext_ln74_17_cast = sext i16 %sext_ln74_17_read

]]></Node>
<StgValue><ssdm name="sext_ln74_17_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:71 %sext_ln74_16_cast = sext i16 %sext_ln74_16_read

]]></Node>
<StgValue><ssdm name="sext_ln74_16_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:72 %sext_ln74_15_cast = sext i16 %sext_ln74_15_read

]]></Node>
<StgValue><ssdm name="sext_ln74_15_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:73 %sext_ln74_14_cast = sext i16 %sext_ln74_14_read

]]></Node>
<StgValue><ssdm name="sext_ln74_14_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:74 %sext_ln74_13_cast = sext i16 %sext_ln74_13_read

]]></Node>
<StgValue><ssdm name="sext_ln74_13_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:75 %sext_ln74_12_cast = sext i16 %sext_ln74_12_read

]]></Node>
<StgValue><ssdm name="sext_ln74_12_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:76 %sext_ln74_11_cast = sext i16 %sext_ln74_11_read

]]></Node>
<StgValue><ssdm name="sext_ln74_11_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:77 %sext_ln74_10_cast = sext i16 %sext_ln74_10_read

]]></Node>
<StgValue><ssdm name="sext_ln74_10_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:78 %sext_ln74_9_cast = sext i16 %sext_ln74_9_read

]]></Node>
<StgValue><ssdm name="sext_ln74_9_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:79 %sext_ln74_8_cast = sext i16 %sext_ln74_8_read

]]></Node>
<StgValue><ssdm name="sext_ln74_8_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:80 %sext_ln74_7_cast = sext i16 %sext_ln74_7_read

]]></Node>
<StgValue><ssdm name="sext_ln74_7_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:81 %sext_ln74_6_cast = sext i16 %sext_ln74_6_read

]]></Node>
<StgValue><ssdm name="sext_ln74_6_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:82 %sext_ln74_5_cast = sext i16 %sext_ln74_5_read

]]></Node>
<StgValue><ssdm name="sext_ln74_5_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:83 %sext_ln74_4_cast = sext i16 %sext_ln74_4_read

]]></Node>
<StgValue><ssdm name="sext_ln74_4_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:84 %sext_ln74_3_cast = sext i16 %sext_ln74_3_read

]]></Node>
<StgValue><ssdm name="sext_ln74_3_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:85 %sext_ln74_2_cast = sext i16 %sext_ln74_2_read

]]></Node>
<StgValue><ssdm name="sext_ln74_2_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:86 %sext_ln74_1_cast = sext i16 %sext_ln74_1_read

]]></Node>
<StgValue><ssdm name="sext_ln74_1_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:87 %sext_ln74_cast = sext i16 %sext_ln74_read

]]></Node>
<StgValue><ssdm name="sext_ln74_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:89 %br_ln0 = br void %for.cond56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.cond56:0 %i = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
for.cond56:1 %zext_ln70_2 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond56:2 %icmp_ln70 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond56:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond56:4 %add_ln70_1 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond56:5 %br_ln70 = br i1 %icmp_ln70, void %for.body68, void %for.inc89.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="3">
<![CDATA[
for.body68:1 %trunc_ln70 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:8 %layer1_weight_tile_addr = getelementptr i15 %layer1_weight_tile, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="2">
<![CDATA[
for.body68:9 %layer1_weight_tile_load = load i2 %layer1_weight_tile_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:12 %layer1_weight_tile_1_addr = getelementptr i15 %layer1_weight_tile_1, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_1_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="2">
<![CDATA[
for.body68:13 %layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_1_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:19 %layer1_weight_tile_2_addr = getelementptr i15 %layer1_weight_tile_2, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_2_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="2">
<![CDATA[
for.body68:20 %layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_2_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body68:320 %switch_ln77 = switch i2 %trunc_ln70, void %arrayidx85.case.3, i2 0, void %arrayidx85.case.0, i2 1, void %arrayidx85.case.1, i2 2, void %arrayidx85.case.2

]]></Node>
<StgValue><ssdm name="switch_ln77"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx85.exit:0 %store_ln70 = store i3 %add_ln70_1, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.exit:1 %br_ln70 = br void %for.cond56

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="2">
<![CDATA[
for.body68:9 %layer1_weight_tile_load = load i2 %layer1_weight_tile_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="2">
<![CDATA[
for.body68:13 %layer1_weight_tile_1_load = load i2 %layer1_weight_tile_1_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_1_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="15">
<![CDATA[
for.body68:14 %sext_ln74_44 = sext i15 %layer1_weight_tile_1_load

]]></Node>
<StgValue><ssdm name="sext_ln74_44"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:15 %mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="2">
<![CDATA[
for.body68:20 %layer1_weight_tile_2_load = load i2 %layer1_weight_tile_2_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="15">
<![CDATA[
for.body68:10 %sext_ln74_43 = sext i15 %layer1_weight_tile_load

]]></Node>
<StgValue><ssdm name="sext_ln74_43"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:11 %mul_ln74 = mul i24 %sext_ln74_43, i24 %sext_ln74_cast

]]></Node>
<StgValue><ssdm name="mul_ln74"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:15 %mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:16 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="15">
<![CDATA[
for.body68:21 %sext_ln74_45 = sext i15 %layer1_weight_tile_2_load

]]></Node>
<StgValue><ssdm name="sext_ln74_45"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:22 %mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:26 %layer1_weight_tile_3_addr = getelementptr i15 %layer1_weight_tile_3, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_3_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="2">
<![CDATA[
for.body68:27 %layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_3_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:33 %layer1_weight_tile_4_addr = getelementptr i15 %layer1_weight_tile_4, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_4_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="2">
<![CDATA[
for.body68:34 %layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_4_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="171" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:15 %mul_ln74_1 = mul i24 %sext_ln74_44, i24 %sext_ln74_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:17 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:18 %add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:22 %mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="2">
<![CDATA[
for.body68:27 %layer1_weight_tile_3_load = load i2 %layer1_weight_tile_3_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_3_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="15">
<![CDATA[
for.body68:28 %sext_ln74_46 = sext i15 %layer1_weight_tile_3_load

]]></Node>
<StgValue><ssdm name="sext_ln74_46"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:29 %mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="2">
<![CDATA[
for.body68:34 %layer1_weight_tile_4_load = load i2 %layer1_weight_tile_4_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_4_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="179" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:18 %add_ln74 = add i24 %shl_ln, i24 %mul_ln74_1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:22 %mul_ln74_2 = mul i24 %sext_ln74_45, i24 %sext_ln74_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:23 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:24 %shl_ln74_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:25 %add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:29 %mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="15">
<![CDATA[
for.body68:35 %sext_ln74_47 = sext i15 %layer1_weight_tile_4_load

]]></Node>
<StgValue><ssdm name="sext_ln74_47"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:36 %mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_4"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:40 %layer1_weight_tile_5_addr = getelementptr i15 %layer1_weight_tile_5, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_5_addr"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="2">
<![CDATA[
for.body68:41 %layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_5_load"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:47 %layer1_weight_tile_6_addr = getelementptr i15 %layer1_weight_tile_6, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_6_addr"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="2">
<![CDATA[
for.body68:48 %layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_6_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="191" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:25 %add_ln74_1 = add i24 %shl_ln74_1, i24 %mul_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:29 %mul_ln74_3 = mul i24 %sext_ln74_46, i24 %sext_ln74_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_3"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:30 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:31 %shl_ln74_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_2"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:32 %add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:36 %mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_4"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="2">
<![CDATA[
for.body68:41 %layer1_weight_tile_5_load = load i2 %layer1_weight_tile_5_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_5_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="15">
<![CDATA[
for.body68:42 %sext_ln74_48 = sext i15 %layer1_weight_tile_5_load

]]></Node>
<StgValue><ssdm name="sext_ln74_48"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:43 %mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_5"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="2">
<![CDATA[
for.body68:48 %layer1_weight_tile_6_load = load i2 %layer1_weight_tile_6_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="201" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:32 %add_ln74_2 = add i24 %shl_ln74_2, i24 %mul_ln74_3

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:36 %mul_ln74_4 = mul i24 %sext_ln74_47, i24 %sext_ln74_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_4"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:37 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:38 %shl_ln74_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_3"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:39 %add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:43 %mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_5"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="15">
<![CDATA[
for.body68:49 %sext_ln74_49 = sext i15 %layer1_weight_tile_6_load

]]></Node>
<StgValue><ssdm name="sext_ln74_49"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:50 %mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_6"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:54 %layer1_weight_tile_7_addr = getelementptr i15 %layer1_weight_tile_7, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_7_addr"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="2">
<![CDATA[
for.body68:55 %layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_7_load"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:61 %layer1_weight_tile_8_addr = getelementptr i15 %layer1_weight_tile_8, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_8_addr"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="2">
<![CDATA[
for.body68:62 %layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_8_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="213" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:39 %add_ln74_3 = add i24 %shl_ln74_3, i24 %mul_ln74_4

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:43 %mul_ln74_5 = mul i24 %sext_ln74_48, i24 %sext_ln74_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_5"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:44 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:45 %shl_ln74_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_4"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:46 %add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:50 %mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_6"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="2">
<![CDATA[
for.body68:55 %layer1_weight_tile_7_load = load i2 %layer1_weight_tile_7_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_7_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="15">
<![CDATA[
for.body68:56 %sext_ln74_50 = sext i15 %layer1_weight_tile_7_load

]]></Node>
<StgValue><ssdm name="sext_ln74_50"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:57 %mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_7"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="2">
<![CDATA[
for.body68:62 %layer1_weight_tile_8_load = load i2 %layer1_weight_tile_8_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_8_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="223" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:46 %add_ln74_4 = add i24 %shl_ln74_4, i24 %mul_ln74_5

]]></Node>
<StgValue><ssdm name="add_ln74_4"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:50 %mul_ln74_6 = mul i24 %sext_ln74_49, i24 %sext_ln74_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_6"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:51 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:52 %shl_ln74_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_5"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:53 %add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:57 %mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_7"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="15">
<![CDATA[
for.body68:63 %sext_ln74_51 = sext i15 %layer1_weight_tile_8_load

]]></Node>
<StgValue><ssdm name="sext_ln74_51"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:64 %mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_8"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:68 %layer1_weight_tile_9_addr = getelementptr i15 %layer1_weight_tile_9, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_9_addr"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="2">
<![CDATA[
for.body68:69 %layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_9_load"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:75 %layer1_weight_tile_10_addr = getelementptr i15 %layer1_weight_tile_10, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_10_addr"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="2">
<![CDATA[
for.body68:76 %layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_10_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="235" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:53 %add_ln74_5 = add i24 %shl_ln74_5, i24 %mul_ln74_6

]]></Node>
<StgValue><ssdm name="add_ln74_5"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:57 %mul_ln74_7 = mul i24 %sext_ln74_50, i24 %sext_ln74_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_7"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:58 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:59 %shl_ln74_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_6"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:60 %add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7

]]></Node>
<StgValue><ssdm name="add_ln74_6"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:64 %mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_8"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="2">
<![CDATA[
for.body68:69 %layer1_weight_tile_9_load = load i2 %layer1_weight_tile_9_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_9_load"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="15">
<![CDATA[
for.body68:70 %sext_ln74_52 = sext i15 %layer1_weight_tile_9_load

]]></Node>
<StgValue><ssdm name="sext_ln74_52"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:71 %mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_9"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="15" op_0_bw="2">
<![CDATA[
for.body68:76 %layer1_weight_tile_10_load = load i2 %layer1_weight_tile_10_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_10_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="245" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:60 %add_ln74_6 = add i24 %shl_ln74_6, i24 %mul_ln74_7

]]></Node>
<StgValue><ssdm name="add_ln74_6"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:64 %mul_ln74_8 = mul i24 %sext_ln74_51, i24 %sext_ln74_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_8"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:65 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:66 %shl_ln74_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_7"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:67 %add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8

]]></Node>
<StgValue><ssdm name="add_ln74_7"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:71 %mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_9"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="15">
<![CDATA[
for.body68:77 %sext_ln74_53 = sext i15 %layer1_weight_tile_10_load

]]></Node>
<StgValue><ssdm name="sext_ln74_53"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:78 %mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_10"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:82 %layer1_weight_tile_11_addr = getelementptr i15 %layer1_weight_tile_11, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_11_addr"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="2">
<![CDATA[
for.body68:83 %layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_11_load"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:89 %layer1_weight_tile_12_addr = getelementptr i15 %layer1_weight_tile_12, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_12_addr"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="2">
<![CDATA[
for.body68:90 %layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_12_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="257" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:67 %add_ln74_7 = add i24 %shl_ln74_7, i24 %mul_ln74_8

]]></Node>
<StgValue><ssdm name="add_ln74_7"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:71 %mul_ln74_9 = mul i24 %sext_ln74_52, i24 %sext_ln74_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_9"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:72 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:73 %shl_ln74_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_8"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:74 %add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:78 %mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_10"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="2">
<![CDATA[
for.body68:83 %layer1_weight_tile_11_load = load i2 %layer1_weight_tile_11_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_11_load"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="15">
<![CDATA[
for.body68:84 %sext_ln74_54 = sext i15 %layer1_weight_tile_11_load

]]></Node>
<StgValue><ssdm name="sext_ln74_54"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:85 %mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_11"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="2">
<![CDATA[
for.body68:90 %layer1_weight_tile_12_load = load i2 %layer1_weight_tile_12_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_12_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="267" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:74 %add_ln74_8 = add i24 %shl_ln74_8, i24 %mul_ln74_9

]]></Node>
<StgValue><ssdm name="add_ln74_8"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:78 %mul_ln74_10 = mul i24 %sext_ln74_53, i24 %sext_ln74_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_10"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:79 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_8, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:80 %shl_ln74_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_9"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:81 %add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10

]]></Node>
<StgValue><ssdm name="add_ln74_9"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:85 %mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_11"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="15">
<![CDATA[
for.body68:91 %sext_ln74_55 = sext i15 %layer1_weight_tile_12_load

]]></Node>
<StgValue><ssdm name="sext_ln74_55"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:92 %mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_12"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:96 %layer1_weight_tile_13_addr = getelementptr i15 %layer1_weight_tile_13, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_13_addr"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="2">
<![CDATA[
for.body68:97 %layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_13_load"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:103 %layer1_weight_tile_14_addr = getelementptr i15 %layer1_weight_tile_14, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_14_addr"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="2">
<![CDATA[
for.body68:104 %layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_14_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="279" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:81 %add_ln74_9 = add i24 %shl_ln74_9, i24 %mul_ln74_10

]]></Node>
<StgValue><ssdm name="add_ln74_9"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:85 %mul_ln74_11 = mul i24 %sext_ln74_54, i24 %sext_ln74_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_11"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:86 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:87 %shl_ln74_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_s"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:88 %add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11

]]></Node>
<StgValue><ssdm name="add_ln74_10"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:92 %mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_12"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="2">
<![CDATA[
for.body68:97 %layer1_weight_tile_13_load = load i2 %layer1_weight_tile_13_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_13_load"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="24" op_0_bw="15">
<![CDATA[
for.body68:98 %sext_ln74_56 = sext i15 %layer1_weight_tile_13_load

]]></Node>
<StgValue><ssdm name="sext_ln74_56"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:99 %mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_13"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="2">
<![CDATA[
for.body68:104 %layer1_weight_tile_14_load = load i2 %layer1_weight_tile_14_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_14_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="289" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:88 %add_ln74_10 = add i24 %shl_ln74_s, i24 %mul_ln74_11

]]></Node>
<StgValue><ssdm name="add_ln74_10"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:92 %mul_ln74_12 = mul i24 %sext_ln74_55, i24 %sext_ln74_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_12"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:93 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_10, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:94 %shl_ln74_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_10"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:95 %add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12

]]></Node>
<StgValue><ssdm name="add_ln74_11"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:99 %mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_13"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="15">
<![CDATA[
for.body68:105 %sext_ln74_57 = sext i15 %layer1_weight_tile_14_load

]]></Node>
<StgValue><ssdm name="sext_ln74_57"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:106 %mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_14"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:110 %layer1_weight_tile_15_addr = getelementptr i15 %layer1_weight_tile_15, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_15_addr"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="2">
<![CDATA[
for.body68:111 %layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_15_load"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:117 %layer1_weight_tile_16_addr = getelementptr i15 %layer1_weight_tile_16, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_16_addr"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="2">
<![CDATA[
for.body68:118 %layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_16_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="301" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:95 %add_ln74_11 = add i24 %shl_ln74_10, i24 %mul_ln74_12

]]></Node>
<StgValue><ssdm name="add_ln74_11"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:99 %mul_ln74_13 = mul i24 %sext_ln74_56, i24 %sext_ln74_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_13"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:100 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:101 %shl_ln74_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_11"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:102 %add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13

]]></Node>
<StgValue><ssdm name="add_ln74_12"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:106 %mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_14"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="2">
<![CDATA[
for.body68:111 %layer1_weight_tile_15_load = load i2 %layer1_weight_tile_15_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_15_load"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="15">
<![CDATA[
for.body68:112 %sext_ln74_58 = sext i15 %layer1_weight_tile_15_load

]]></Node>
<StgValue><ssdm name="sext_ln74_58"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:113 %mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_15"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="2">
<![CDATA[
for.body68:118 %layer1_weight_tile_16_load = load i2 %layer1_weight_tile_16_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_16_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="311" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:102 %add_ln74_12 = add i24 %shl_ln74_11, i24 %mul_ln74_13

]]></Node>
<StgValue><ssdm name="add_ln74_12"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:106 %mul_ln74_14 = mul i24 %sext_ln74_57, i24 %sext_ln74_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_14"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:107 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_12, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:108 %shl_ln74_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_12"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:109 %add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14

]]></Node>
<StgValue><ssdm name="add_ln74_13"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:113 %mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_15"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="15">
<![CDATA[
for.body68:119 %sext_ln74_59 = sext i15 %layer1_weight_tile_16_load

]]></Node>
<StgValue><ssdm name="sext_ln74_59"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:120 %mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_16"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:124 %layer1_weight_tile_17_addr = getelementptr i15 %layer1_weight_tile_17, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_17_addr"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="2">
<![CDATA[
for.body68:125 %layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_17_load"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:131 %layer1_weight_tile_18_addr = getelementptr i15 %layer1_weight_tile_18, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_18_addr"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="2">
<![CDATA[
for.body68:132 %layer1_weight_tile_18_load = load i2 %layer1_weight_tile_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_18_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="323" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:109 %add_ln74_13 = add i24 %shl_ln74_12, i24 %mul_ln74_14

]]></Node>
<StgValue><ssdm name="add_ln74_13"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:113 %mul_ln74_15 = mul i24 %sext_ln74_58, i24 %sext_ln74_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_15"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:114 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:115 %shl_ln74_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_13"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:116 %add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15

]]></Node>
<StgValue><ssdm name="add_ln74_14"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:120 %mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_16"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="2">
<![CDATA[
for.body68:125 %layer1_weight_tile_17_load = load i2 %layer1_weight_tile_17_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_17_load"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="15">
<![CDATA[
for.body68:126 %sext_ln74_60 = sext i15 %layer1_weight_tile_17_load

]]></Node>
<StgValue><ssdm name="sext_ln74_60"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:127 %mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_17"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="15" op_0_bw="2">
<![CDATA[
for.body68:132 %layer1_weight_tile_18_load = load i2 %layer1_weight_tile_18_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_18_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="333" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:116 %add_ln74_14 = add i24 %shl_ln74_13, i24 %mul_ln74_15

]]></Node>
<StgValue><ssdm name="add_ln74_14"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:120 %mul_ln74_16 = mul i24 %sext_ln74_59, i24 %sext_ln74_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_16"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:121 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_14, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:122 %shl_ln74_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_14"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:123 %add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16

]]></Node>
<StgValue><ssdm name="add_ln74_15"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:127 %mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_17"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="15">
<![CDATA[
for.body68:133 %sext_ln74_61 = sext i15 %layer1_weight_tile_18_load

]]></Node>
<StgValue><ssdm name="sext_ln74_61"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:134 %mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_18"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:138 %layer1_weight_tile_19_addr = getelementptr i15 %layer1_weight_tile_19, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_19_addr"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="2">
<![CDATA[
for.body68:139 %layer1_weight_tile_19_load = load i2 %layer1_weight_tile_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_19_load"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:145 %layer1_weight_tile_20_addr = getelementptr i15 %layer1_weight_tile_20, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_20_addr"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="2">
<![CDATA[
for.body68:146 %layer1_weight_tile_20_load = load i2 %layer1_weight_tile_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_20_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="345" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:123 %add_ln74_15 = add i24 %shl_ln74_14, i24 %mul_ln74_16

]]></Node>
<StgValue><ssdm name="add_ln74_15"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:127 %mul_ln74_17 = mul i24 %sext_ln74_60, i24 %sext_ln74_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_17"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:128 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:129 %shl_ln74_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_15"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:130 %add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17

]]></Node>
<StgValue><ssdm name="add_ln74_16"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:134 %mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_18"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="2">
<![CDATA[
for.body68:139 %layer1_weight_tile_19_load = load i2 %layer1_weight_tile_19_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_19_load"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="15">
<![CDATA[
for.body68:140 %sext_ln74_62 = sext i15 %layer1_weight_tile_19_load

]]></Node>
<StgValue><ssdm name="sext_ln74_62"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:141 %mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_19"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="2">
<![CDATA[
for.body68:146 %layer1_weight_tile_20_load = load i2 %layer1_weight_tile_20_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_20_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="355" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:130 %add_ln74_16 = add i24 %shl_ln74_15, i24 %mul_ln74_17

]]></Node>
<StgValue><ssdm name="add_ln74_16"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:134 %mul_ln74_18 = mul i24 %sext_ln74_61, i24 %sext_ln74_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_18"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:135 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_16, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:136 %shl_ln74_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_16"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:137 %add_ln74_17 = add i24 %shl_ln74_16, i24 %mul_ln74_18

]]></Node>
<StgValue><ssdm name="add_ln74_17"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:141 %mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_19"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="15">
<![CDATA[
for.body68:147 %sext_ln74_63 = sext i15 %layer1_weight_tile_20_load

]]></Node>
<StgValue><ssdm name="sext_ln74_63"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:148 %mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_20"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:152 %layer1_weight_tile_21_addr = getelementptr i15 %layer1_weight_tile_21, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_21_addr"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="2">
<![CDATA[
for.body68:153 %layer1_weight_tile_21_load = load i2 %layer1_weight_tile_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_21_load"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:159 %layer1_weight_tile_22_addr = getelementptr i15 %layer1_weight_tile_22, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_22_addr"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="2">
<![CDATA[
for.body68:160 %layer1_weight_tile_22_load = load i2 %layer1_weight_tile_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_22_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="367" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:137 %add_ln74_17 = add i24 %shl_ln74_16, i24 %mul_ln74_18

]]></Node>
<StgValue><ssdm name="add_ln74_17"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:141 %mul_ln74_19 = mul i24 %sext_ln74_62, i24 %sext_ln74_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_19"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:142 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:143 %shl_ln74_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_17"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:144 %add_ln74_18 = add i24 %shl_ln74_17, i24 %mul_ln74_19

]]></Node>
<StgValue><ssdm name="add_ln74_18"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:148 %mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_20"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="2">
<![CDATA[
for.body68:153 %layer1_weight_tile_21_load = load i2 %layer1_weight_tile_21_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_21_load"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="15">
<![CDATA[
for.body68:154 %sext_ln74_64 = sext i15 %layer1_weight_tile_21_load

]]></Node>
<StgValue><ssdm name="sext_ln74_64"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:155 %mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_21"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="2">
<![CDATA[
for.body68:160 %layer1_weight_tile_22_load = load i2 %layer1_weight_tile_22_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_22_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="377" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:144 %add_ln74_18 = add i24 %shl_ln74_17, i24 %mul_ln74_19

]]></Node>
<StgValue><ssdm name="add_ln74_18"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:148 %mul_ln74_20 = mul i24 %sext_ln74_63, i24 %sext_ln74_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_20"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:149 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_18, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:150 %shl_ln74_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_18"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:151 %add_ln74_19 = add i24 %shl_ln74_18, i24 %mul_ln74_20

]]></Node>
<StgValue><ssdm name="add_ln74_19"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:155 %mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_21"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="15">
<![CDATA[
for.body68:161 %sext_ln74_65 = sext i15 %layer1_weight_tile_22_load

]]></Node>
<StgValue><ssdm name="sext_ln74_65"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:162 %mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_22"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:166 %layer1_weight_tile_23_addr = getelementptr i15 %layer1_weight_tile_23, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_23_addr"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="2">
<![CDATA[
for.body68:167 %layer1_weight_tile_23_load = load i2 %layer1_weight_tile_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_23_load"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:173 %layer1_weight_tile_24_addr = getelementptr i15 %layer1_weight_tile_24, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_24_addr"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="2">
<![CDATA[
for.body68:174 %layer1_weight_tile_24_load = load i2 %layer1_weight_tile_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_24_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="389" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:151 %add_ln74_19 = add i24 %shl_ln74_18, i24 %mul_ln74_20

]]></Node>
<StgValue><ssdm name="add_ln74_19"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:155 %mul_ln74_21 = mul i24 %sext_ln74_64, i24 %sext_ln74_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_21"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:156 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:157 %shl_ln74_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_19"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:158 %add_ln74_20 = add i24 %shl_ln74_19, i24 %mul_ln74_21

]]></Node>
<StgValue><ssdm name="add_ln74_20"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:162 %mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_22"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="2">
<![CDATA[
for.body68:167 %layer1_weight_tile_23_load = load i2 %layer1_weight_tile_23_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_23_load"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="15">
<![CDATA[
for.body68:168 %sext_ln74_66 = sext i15 %layer1_weight_tile_23_load

]]></Node>
<StgValue><ssdm name="sext_ln74_66"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:169 %mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_23"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="2">
<![CDATA[
for.body68:174 %layer1_weight_tile_24_load = load i2 %layer1_weight_tile_24_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_24_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="399" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:158 %add_ln74_20 = add i24 %shl_ln74_19, i24 %mul_ln74_21

]]></Node>
<StgValue><ssdm name="add_ln74_20"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:162 %mul_ln74_22 = mul i24 %sext_ln74_65, i24 %sext_ln74_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_22"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:163 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_20, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:164 %shl_ln74_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_20"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:165 %add_ln74_21 = add i24 %shl_ln74_20, i24 %mul_ln74_22

]]></Node>
<StgValue><ssdm name="add_ln74_21"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:169 %mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_23"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="15">
<![CDATA[
for.body68:175 %sext_ln74_67 = sext i15 %layer1_weight_tile_24_load

]]></Node>
<StgValue><ssdm name="sext_ln74_67"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:176 %mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_24"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:180 %layer1_weight_tile_25_addr = getelementptr i15 %layer1_weight_tile_25, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_25_addr"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="2">
<![CDATA[
for.body68:181 %layer1_weight_tile_25_load = load i2 %layer1_weight_tile_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_25_load"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:187 %layer1_weight_tile_26_addr = getelementptr i15 %layer1_weight_tile_26, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_26_addr"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="2">
<![CDATA[
for.body68:188 %layer1_weight_tile_26_load = load i2 %layer1_weight_tile_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_26_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="411" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:165 %add_ln74_21 = add i24 %shl_ln74_20, i24 %mul_ln74_22

]]></Node>
<StgValue><ssdm name="add_ln74_21"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:169 %mul_ln74_23 = mul i24 %sext_ln74_66, i24 %sext_ln74_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_23"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:170 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:171 %shl_ln74_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_21"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:172 %add_ln74_22 = add i24 %shl_ln74_21, i24 %mul_ln74_23

]]></Node>
<StgValue><ssdm name="add_ln74_22"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:176 %mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_24"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="15" op_0_bw="2">
<![CDATA[
for.body68:181 %layer1_weight_tile_25_load = load i2 %layer1_weight_tile_25_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_25_load"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="15">
<![CDATA[
for.body68:182 %sext_ln74_68 = sext i15 %layer1_weight_tile_25_load

]]></Node>
<StgValue><ssdm name="sext_ln74_68"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:183 %mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_25"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="2">
<![CDATA[
for.body68:188 %layer1_weight_tile_26_load = load i2 %layer1_weight_tile_26_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_26_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="421" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:172 %add_ln74_22 = add i24 %shl_ln74_21, i24 %mul_ln74_23

]]></Node>
<StgValue><ssdm name="add_ln74_22"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:176 %mul_ln74_24 = mul i24 %sext_ln74_67, i24 %sext_ln74_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_24"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:177 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_22, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:178 %shl_ln74_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_22"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:179 %add_ln74_23 = add i24 %shl_ln74_22, i24 %mul_ln74_24

]]></Node>
<StgValue><ssdm name="add_ln74_23"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:183 %mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_25"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="15">
<![CDATA[
for.body68:189 %sext_ln74_69 = sext i15 %layer1_weight_tile_26_load

]]></Node>
<StgValue><ssdm name="sext_ln74_69"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:190 %mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_26"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:194 %layer1_weight_tile_27_addr = getelementptr i15 %layer1_weight_tile_27, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_27_addr"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="2">
<![CDATA[
for.body68:195 %layer1_weight_tile_27_load = load i2 %layer1_weight_tile_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_27_load"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:201 %layer1_weight_tile_28_addr = getelementptr i15 %layer1_weight_tile_28, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_28_addr"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="2">
<![CDATA[
for.body68:202 %layer1_weight_tile_28_load = load i2 %layer1_weight_tile_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_28_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="433" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:179 %add_ln74_23 = add i24 %shl_ln74_22, i24 %mul_ln74_24

]]></Node>
<StgValue><ssdm name="add_ln74_23"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:183 %mul_ln74_25 = mul i24 %sext_ln74_68, i24 %sext_ln74_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_25"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:184 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:185 %shl_ln74_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_23"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:186 %add_ln74_24 = add i24 %shl_ln74_23, i24 %mul_ln74_25

]]></Node>
<StgValue><ssdm name="add_ln74_24"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:190 %mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_26"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="2">
<![CDATA[
for.body68:195 %layer1_weight_tile_27_load = load i2 %layer1_weight_tile_27_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_27_load"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="15">
<![CDATA[
for.body68:196 %sext_ln74_70 = sext i15 %layer1_weight_tile_27_load

]]></Node>
<StgValue><ssdm name="sext_ln74_70"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:197 %mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_27"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="2">
<![CDATA[
for.body68:202 %layer1_weight_tile_28_load = load i2 %layer1_weight_tile_28_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_28_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="443" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:186 %add_ln74_24 = add i24 %shl_ln74_23, i24 %mul_ln74_25

]]></Node>
<StgValue><ssdm name="add_ln74_24"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:190 %mul_ln74_26 = mul i24 %sext_ln74_69, i24 %sext_ln74_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_26"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:191 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_24, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:192 %shl_ln74_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_24"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:193 %add_ln74_25 = add i24 %shl_ln74_24, i24 %mul_ln74_26

]]></Node>
<StgValue><ssdm name="add_ln74_25"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:197 %mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_27"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="15">
<![CDATA[
for.body68:203 %sext_ln74_71 = sext i15 %layer1_weight_tile_28_load

]]></Node>
<StgValue><ssdm name="sext_ln74_71"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:204 %mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_28"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:208 %layer1_weight_tile_29_addr = getelementptr i15 %layer1_weight_tile_29, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_29_addr"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="2">
<![CDATA[
for.body68:209 %layer1_weight_tile_29_load = load i2 %layer1_weight_tile_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_29_load"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:215 %layer1_weight_tile_30_addr = getelementptr i15 %layer1_weight_tile_30, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_30_addr"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="2">
<![CDATA[
for.body68:216 %layer1_weight_tile_30_load = load i2 %layer1_weight_tile_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_30_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="455" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:193 %add_ln74_25 = add i24 %shl_ln74_24, i24 %mul_ln74_26

]]></Node>
<StgValue><ssdm name="add_ln74_25"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:197 %mul_ln74_27 = mul i24 %sext_ln74_70, i24 %sext_ln74_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_27"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:198 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:199 %shl_ln74_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_25"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:200 %add_ln74_26 = add i24 %shl_ln74_25, i24 %mul_ln74_27

]]></Node>
<StgValue><ssdm name="add_ln74_26"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:204 %mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_28"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="2">
<![CDATA[
for.body68:209 %layer1_weight_tile_29_load = load i2 %layer1_weight_tile_29_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_29_load"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="15">
<![CDATA[
for.body68:210 %sext_ln74_72 = sext i15 %layer1_weight_tile_29_load

]]></Node>
<StgValue><ssdm name="sext_ln74_72"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:211 %mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_29"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="2">
<![CDATA[
for.body68:216 %layer1_weight_tile_30_load = load i2 %layer1_weight_tile_30_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_30_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="465" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:200 %add_ln74_26 = add i24 %shl_ln74_25, i24 %mul_ln74_27

]]></Node>
<StgValue><ssdm name="add_ln74_26"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:204 %mul_ln74_28 = mul i24 %sext_ln74_71, i24 %sext_ln74_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_28"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:205 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_26, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:206 %shl_ln74_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_26"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:207 %add_ln74_27 = add i24 %shl_ln74_26, i24 %mul_ln74_28

]]></Node>
<StgValue><ssdm name="add_ln74_27"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:211 %mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_29"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="15">
<![CDATA[
for.body68:217 %sext_ln74_73 = sext i15 %layer1_weight_tile_30_load

]]></Node>
<StgValue><ssdm name="sext_ln74_73"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:218 %mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_30"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:222 %layer1_weight_tile_31_addr = getelementptr i15 %layer1_weight_tile_31, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_31_addr"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="2">
<![CDATA[
for.body68:223 %layer1_weight_tile_31_load = load i2 %layer1_weight_tile_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_31_load"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:229 %layer1_weight_tile_32_addr = getelementptr i15 %layer1_weight_tile_32, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_32_addr"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="2">
<![CDATA[
for.body68:230 %layer1_weight_tile_32_load = load i2 %layer1_weight_tile_32_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_32_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="477" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:207 %add_ln74_27 = add i24 %shl_ln74_26, i24 %mul_ln74_28

]]></Node>
<StgValue><ssdm name="add_ln74_27"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:211 %mul_ln74_29 = mul i24 %sext_ln74_72, i24 %sext_ln74_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_29"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:212 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:213 %shl_ln74_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_27"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:214 %add_ln74_28 = add i24 %shl_ln74_27, i24 %mul_ln74_29

]]></Node>
<StgValue><ssdm name="add_ln74_28"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:218 %mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_30"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="15" op_0_bw="2">
<![CDATA[
for.body68:223 %layer1_weight_tile_31_load = load i2 %layer1_weight_tile_31_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_31_load"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="15">
<![CDATA[
for.body68:224 %sext_ln74_74 = sext i15 %layer1_weight_tile_31_load

]]></Node>
<StgValue><ssdm name="sext_ln74_74"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:225 %mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_31"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="2">
<![CDATA[
for.body68:230 %layer1_weight_tile_32_load = load i2 %layer1_weight_tile_32_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_32_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="487" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:214 %add_ln74_28 = add i24 %shl_ln74_27, i24 %mul_ln74_29

]]></Node>
<StgValue><ssdm name="add_ln74_28"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:218 %mul_ln74_30 = mul i24 %sext_ln74_73, i24 %sext_ln74_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_30"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:219 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_28, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:220 %shl_ln74_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_28"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:221 %add_ln74_29 = add i24 %shl_ln74_28, i24 %mul_ln74_30

]]></Node>
<StgValue><ssdm name="add_ln74_29"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:225 %mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_31"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="15">
<![CDATA[
for.body68:231 %sext_ln74_75 = sext i15 %layer1_weight_tile_32_load

]]></Node>
<StgValue><ssdm name="sext_ln74_75"/></StgValue>
</operation>

<operation id="494" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:232 %mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_32"/></StgValue>
</operation>

<operation id="495" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:236 %layer1_weight_tile_33_addr = getelementptr i15 %layer1_weight_tile_33, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_33_addr"/></StgValue>
</operation>

<operation id="496" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="2">
<![CDATA[
for.body68:237 %layer1_weight_tile_33_load = load i2 %layer1_weight_tile_33_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_33_load"/></StgValue>
</operation>

<operation id="497" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:243 %layer1_weight_tile_34_addr = getelementptr i15 %layer1_weight_tile_34, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_34_addr"/></StgValue>
</operation>

<operation id="498" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="2">
<![CDATA[
for.body68:244 %layer1_weight_tile_34_load = load i2 %layer1_weight_tile_34_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_34_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="499" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:221 %add_ln74_29 = add i24 %shl_ln74_28, i24 %mul_ln74_30

]]></Node>
<StgValue><ssdm name="add_ln74_29"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:225 %mul_ln74_31 = mul i24 %sext_ln74_74, i24 %sext_ln74_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_31"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:226 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:227 %shl_ln74_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_29"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:228 %add_ln74_30 = add i24 %shl_ln74_29, i24 %mul_ln74_31

]]></Node>
<StgValue><ssdm name="add_ln74_30"/></StgValue>
</operation>

<operation id="504" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:232 %mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_32"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="2">
<![CDATA[
for.body68:237 %layer1_weight_tile_33_load = load i2 %layer1_weight_tile_33_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_33_load"/></StgValue>
</operation>

<operation id="506" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="15">
<![CDATA[
for.body68:238 %sext_ln74_76 = sext i15 %layer1_weight_tile_33_load

]]></Node>
<StgValue><ssdm name="sext_ln74_76"/></StgValue>
</operation>

<operation id="507" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:239 %mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_33"/></StgValue>
</operation>

<operation id="508" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="2">
<![CDATA[
for.body68:244 %layer1_weight_tile_34_load = load i2 %layer1_weight_tile_34_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_34_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="509" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:228 %add_ln74_30 = add i24 %shl_ln74_29, i24 %mul_ln74_31

]]></Node>
<StgValue><ssdm name="add_ln74_30"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:232 %mul_ln74_32 = mul i24 %sext_ln74_75, i24 %sext_ln74_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_32"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:233 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_30, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:234 %shl_ln74_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_30"/></StgValue>
</operation>

<operation id="513" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:235 %add_ln74_31 = add i24 %shl_ln74_30, i24 %mul_ln74_32

]]></Node>
<StgValue><ssdm name="add_ln74_31"/></StgValue>
</operation>

<operation id="514" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:239 %mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_33"/></StgValue>
</operation>

<operation id="515" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="15">
<![CDATA[
for.body68:245 %sext_ln74_77 = sext i15 %layer1_weight_tile_34_load

]]></Node>
<StgValue><ssdm name="sext_ln74_77"/></StgValue>
</operation>

<operation id="516" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:246 %mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_34"/></StgValue>
</operation>

<operation id="517" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:250 %layer1_weight_tile_35_addr = getelementptr i15 %layer1_weight_tile_35, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_35_addr"/></StgValue>
</operation>

<operation id="518" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="2">
<![CDATA[
for.body68:251 %layer1_weight_tile_35_load = load i2 %layer1_weight_tile_35_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_35_load"/></StgValue>
</operation>

<operation id="519" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:257 %layer1_weight_tile_36_addr = getelementptr i15 %layer1_weight_tile_36, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_36_addr"/></StgValue>
</operation>

<operation id="520" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="2">
<![CDATA[
for.body68:258 %layer1_weight_tile_36_load = load i2 %layer1_weight_tile_36_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_36_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="521" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:235 %add_ln74_31 = add i24 %shl_ln74_30, i24 %mul_ln74_32

]]></Node>
<StgValue><ssdm name="add_ln74_31"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:239 %mul_ln74_33 = mul i24 %sext_ln74_76, i24 %sext_ln74_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_33"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:240 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:241 %shl_ln74_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_31"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:242 %add_ln74_32 = add i24 %shl_ln74_31, i24 %mul_ln74_33

]]></Node>
<StgValue><ssdm name="add_ln74_32"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:246 %mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_34"/></StgValue>
</operation>

<operation id="527" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="2">
<![CDATA[
for.body68:251 %layer1_weight_tile_35_load = load i2 %layer1_weight_tile_35_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_35_load"/></StgValue>
</operation>

<operation id="528" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="15">
<![CDATA[
for.body68:252 %sext_ln74_78 = sext i15 %layer1_weight_tile_35_load

]]></Node>
<StgValue><ssdm name="sext_ln74_78"/></StgValue>
</operation>

<operation id="529" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:253 %mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_35"/></StgValue>
</operation>

<operation id="530" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="2">
<![CDATA[
for.body68:258 %layer1_weight_tile_36_load = load i2 %layer1_weight_tile_36_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_36_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="531" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:242 %add_ln74_32 = add i24 %shl_ln74_31, i24 %mul_ln74_33

]]></Node>
<StgValue><ssdm name="add_ln74_32"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:246 %mul_ln74_34 = mul i24 %sext_ln74_77, i24 %sext_ln74_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_34"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:247 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_32, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:248 %shl_ln74_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_32"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:249 %add_ln74_33 = add i24 %shl_ln74_32, i24 %mul_ln74_34

]]></Node>
<StgValue><ssdm name="add_ln74_33"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:253 %mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_35"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="15">
<![CDATA[
for.body68:259 %sext_ln74_79 = sext i15 %layer1_weight_tile_36_load

]]></Node>
<StgValue><ssdm name="sext_ln74_79"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:260 %mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_36"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:264 %layer1_weight_tile_37_addr = getelementptr i15 %layer1_weight_tile_37, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_37_addr"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="2">
<![CDATA[
for.body68:265 %layer1_weight_tile_37_load = load i2 %layer1_weight_tile_37_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_37_load"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:271 %layer1_weight_tile_38_addr = getelementptr i15 %layer1_weight_tile_38, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_38_addr"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="2">
<![CDATA[
for.body68:272 %layer1_weight_tile_38_load = load i2 %layer1_weight_tile_38_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_38_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="543" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:249 %add_ln74_33 = add i24 %shl_ln74_32, i24 %mul_ln74_34

]]></Node>
<StgValue><ssdm name="add_ln74_33"/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:253 %mul_ln74_35 = mul i24 %sext_ln74_78, i24 %sext_ln74_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_35"/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:254 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:255 %shl_ln74_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_33"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:256 %add_ln74_34 = add i24 %shl_ln74_33, i24 %mul_ln74_35

]]></Node>
<StgValue><ssdm name="add_ln74_34"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:260 %mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_36"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="2">
<![CDATA[
for.body68:265 %layer1_weight_tile_37_load = load i2 %layer1_weight_tile_37_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_37_load"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="15">
<![CDATA[
for.body68:266 %sext_ln74_80 = sext i15 %layer1_weight_tile_37_load

]]></Node>
<StgValue><ssdm name="sext_ln74_80"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:267 %mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_37"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="2">
<![CDATA[
for.body68:272 %layer1_weight_tile_38_load = load i2 %layer1_weight_tile_38_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_38_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="553" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:256 %add_ln74_34 = add i24 %shl_ln74_33, i24 %mul_ln74_35

]]></Node>
<StgValue><ssdm name="add_ln74_34"/></StgValue>
</operation>

<operation id="554" st_id="39" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:260 %mul_ln74_36 = mul i24 %sext_ln74_79, i24 %sext_ln74_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_36"/></StgValue>
</operation>

<operation id="555" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:261 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_34, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="556" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:262 %shl_ln74_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_34"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:263 %add_ln74_35 = add i24 %shl_ln74_34, i24 %mul_ln74_36

]]></Node>
<StgValue><ssdm name="add_ln74_35"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:267 %mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_37"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="15">
<![CDATA[
for.body68:273 %sext_ln74_81 = sext i15 %layer1_weight_tile_38_load

]]></Node>
<StgValue><ssdm name="sext_ln74_81"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:274 %mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_38"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:278 %layer1_weight_tile_39_addr = getelementptr i15 %layer1_weight_tile_39, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_39_addr"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="2">
<![CDATA[
for.body68:279 %layer1_weight_tile_39_load = load i2 %layer1_weight_tile_39_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_39_load"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:285 %layer1_weight_tile_40_addr = getelementptr i15 %layer1_weight_tile_40, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_40_addr"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="15" op_0_bw="2">
<![CDATA[
for.body68:286 %layer1_weight_tile_40_load = load i2 %layer1_weight_tile_40_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_40_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="565" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:263 %add_ln74_35 = add i24 %shl_ln74_34, i24 %mul_ln74_36

]]></Node>
<StgValue><ssdm name="add_ln74_35"/></StgValue>
</operation>

<operation id="566" st_id="40" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:267 %mul_ln74_37 = mul i24 %sext_ln74_80, i24 %sext_ln74_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_37"/></StgValue>
</operation>

<operation id="567" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:268 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="568" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:269 %shl_ln74_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_35"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:270 %add_ln74_36 = add i24 %shl_ln74_35, i24 %mul_ln74_37

]]></Node>
<StgValue><ssdm name="add_ln74_36"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:274 %mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_38"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="2">
<![CDATA[
for.body68:279 %layer1_weight_tile_39_load = load i2 %layer1_weight_tile_39_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_39_load"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="15">
<![CDATA[
for.body68:280 %sext_ln74_82 = sext i15 %layer1_weight_tile_39_load

]]></Node>
<StgValue><ssdm name="sext_ln74_82"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:281 %mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_39"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="15" op_0_bw="2">
<![CDATA[
for.body68:286 %layer1_weight_tile_40_load = load i2 %layer1_weight_tile_40_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_40_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="575" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:270 %add_ln74_36 = add i24 %shl_ln74_35, i24 %mul_ln74_37

]]></Node>
<StgValue><ssdm name="add_ln74_36"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:274 %mul_ln74_38 = mul i24 %sext_ln74_81, i24 %sext_ln74_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_38"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:275 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_36, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:276 %shl_ln74_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_36"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:277 %add_ln74_37 = add i24 %shl_ln74_36, i24 %mul_ln74_38

]]></Node>
<StgValue><ssdm name="add_ln74_37"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:281 %mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_39"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="15">
<![CDATA[
for.body68:287 %sext_ln74_83 = sext i15 %layer1_weight_tile_40_load

]]></Node>
<StgValue><ssdm name="sext_ln74_83"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:288 %mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_40"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:292 %layer1_weight_tile_41_addr = getelementptr i15 %layer1_weight_tile_41, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_41_addr"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="2">
<![CDATA[
for.body68:293 %layer1_weight_tile_41_load = load i2 %layer1_weight_tile_41_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_41_load"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="2" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:299 %layer1_weight_tile_42_addr = getelementptr i15 %layer1_weight_tile_42, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_42_addr"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="2">
<![CDATA[
for.body68:300 %layer1_weight_tile_42_load = load i2 %layer1_weight_tile_42_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_42_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="587" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:277 %add_ln74_37 = add i24 %shl_ln74_36, i24 %mul_ln74_38

]]></Node>
<StgValue><ssdm name="add_ln74_37"/></StgValue>
</operation>

<operation id="588" st_id="42" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:281 %mul_ln74_39 = mul i24 %sext_ln74_82, i24 %sext_ln74_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_39"/></StgValue>
</operation>

<operation id="589" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:282 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:283 %shl_ln74_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_37"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:284 %add_ln74_38 = add i24 %shl_ln74_37, i24 %mul_ln74_39

]]></Node>
<StgValue><ssdm name="add_ln74_38"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:288 %mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_40"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="15" op_0_bw="2">
<![CDATA[
for.body68:293 %layer1_weight_tile_41_load = load i2 %layer1_weight_tile_41_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_41_load"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="15">
<![CDATA[
for.body68:294 %sext_ln74_84 = sext i15 %layer1_weight_tile_41_load

]]></Node>
<StgValue><ssdm name="sext_ln74_84"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:295 %mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_41"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="2">
<![CDATA[
for.body68:300 %layer1_weight_tile_42_load = load i2 %layer1_weight_tile_42_addr

]]></Node>
<StgValue><ssdm name="layer1_weight_tile_42_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="597" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:284 %add_ln74_38 = add i24 %shl_ln74_37, i24 %mul_ln74_39

]]></Node>
<StgValue><ssdm name="add_ln74_38"/></StgValue>
</operation>

<operation id="598" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:288 %mul_ln74_40 = mul i24 %sext_ln74_83, i24 %sext_ln74_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_40"/></StgValue>
</operation>

<operation id="599" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:289 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_38, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="600" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:290 %shl_ln74_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_38"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:291 %add_ln74_39 = add i24 %shl_ln74_38, i24 %mul_ln74_40

]]></Node>
<StgValue><ssdm name="add_ln74_39"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:295 %mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_41"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="15">
<![CDATA[
for.body68:301 %sext_ln74_85 = sext i15 %layer1_weight_tile_42_load

]]></Node>
<StgValue><ssdm name="sext_ln74_85"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:302 %mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_42"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="605" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:291 %add_ln74_39 = add i24 %shl_ln74_38, i24 %mul_ln74_40

]]></Node>
<StgValue><ssdm name="add_ln74_39"/></StgValue>
</operation>

<operation id="606" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:295 %mul_ln74_41 = mul i24 %sext_ln74_84, i24 %sext_ln74_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_41"/></StgValue>
</operation>

<operation id="607" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:296 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_39, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="608" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:297 %shl_ln74_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_39"/></StgValue>
</operation>

<operation id="609" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:298 %add_ln74_40 = add i24 %shl_ln74_39, i24 %mul_ln74_41

]]></Node>
<StgValue><ssdm name="add_ln74_40"/></StgValue>
</operation>

<operation id="610" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:302 %mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_42"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="611" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="3">
<![CDATA[
for.body68:0 %zext_ln70_3 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="612" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body68:2 %add_ln70 = add i6 %zext_ln70_3, i6 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="613" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="6">
<![CDATA[
for.body68:3 %zext_ln70 = zext i6 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="614" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:4 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln70, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="615" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:298 %add_ln74_40 = add i24 %shl_ln74_39, i24 %mul_ln74_41

]]></Node>
<StgValue><ssdm name="add_ln74_40"/></StgValue>
</operation>

<operation id="616" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:302 %mul_ln74_42 = mul i24 %sext_ln74_85, i24 %sext_ln74_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln74_42"/></StgValue>
</operation>

<operation id="617" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:303 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_40, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="618" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.body68:304 %shl_ln74_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln74_40"/></StgValue>
</operation>

<operation id="619" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:305 %add_ln74_41 = add i24 %shl_ln74_40, i24 %mul_ln74_42

]]></Node>
<StgValue><ssdm name="add_ln74_41"/></StgValue>
</operation>

<operation id="620" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:307 %layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="layer1_bias_addr"/></StgValue>
</operation>

<operation id="621" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="6">
<![CDATA[
for.body68:308 %layer1_bias_load = load i6 %layer1_bias_addr

]]></Node>
<StgValue><ssdm name="layer1_bias_load"/></StgValue>
</operation>

<operation id="647" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0">
<![CDATA[
for.inc89.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="622" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body68:305 %add_ln74_41 = add i24 %shl_ln74_40, i24 %mul_ln74_42

]]></Node>
<StgValue><ssdm name="add_ln74_41"/></StgValue>
</operation>

<operation id="623" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:306 %sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln74_41, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="624" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="6">
<![CDATA[
for.body68:308 %layer1_bias_load = load i6 %layer1_bias_addr

]]></Node>
<StgValue><ssdm name="layer1_bias_load"/></StgValue>
</operation>

<operation id="625" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="11">
<![CDATA[
for.body68:309 %sext_ln76 = sext i11 %layer1_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="626" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="15" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body68:310 %trunc_ln2 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln74_41, i32 8, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="627" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="15" op_0_bw="11">
<![CDATA[
for.body68:311 %sext_ln76_1 = sext i11 %layer1_bias_load

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="628" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body68:312 %sum_2 = add i16 %sext_ln76, i16 %sum

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="629" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body68:313 %add_ln72 = add i15 %sext_ln76_1, i15 %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="630" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body68:314 %icmp_ln14 = icmp_sgt  i16 %sum_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="631" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="4">
<![CDATA[
for.body68:5 %zext_ln70_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="632" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body68:6 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="633" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body68:7 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="634" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
for.body68:315 %select_ln14 = select i1 %icmp_ln14, i15 %add_ln72, i15 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="635" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:316 %layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="layer1_output_addr"/></StgValue>
</operation>

<operation id="636" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:317 %layer1_output_1_addr = getelementptr i15 %layer1_output_1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="layer1_output_1_addr"/></StgValue>
</operation>

<operation id="637" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:318 %layer1_output_2_addr = getelementptr i15 %layer1_output_2, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="layer1_output_2_addr"/></StgValue>
</operation>

<operation id="638" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body68:319 %layer1_output_3_addr = getelementptr i15 %layer1_output_3, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="layer1_output_3_addr"/></StgValue>
</operation>

<operation id="639" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
arrayidx85.case.2:0 %store_ln77 = store i15 %select_ln14, i4 %layer1_output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="640" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.case.2:1 %br_ln77 = br void %arrayidx85.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
arrayidx85.case.1:0 %store_ln77 = store i15 %select_ln14, i4 %layer1_output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.case.1:1 %br_ln77 = br void %arrayidx85.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
arrayidx85.case.0:0 %store_ln77 = store i15 %select_ln14, i4 %layer1_output_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.case.0:1 %br_ln77 = br void %arrayidx85.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="15" op_1_bw="4">
<![CDATA[
arrayidx85.case.3:0 %store_ln77 = store i15 %select_ln14, i4 %layer1_output_3_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="646" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln70" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
arrayidx85.case.3:1 %br_ln77 = br void %arrayidx85.exit

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
