// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_1_address1,
        C_1_ce1,
        C_1_we1,
        C_1_d1,
        C_1_19_address0,
        C_1_19_ce0,
        C_1_19_we0,
        C_1_19_d0,
        C_1_19_address1,
        C_1_19_ce1,
        C_1_19_we1,
        C_1_19_d1,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_2_address1,
        C_2_ce1,
        C_2_we1,
        C_2_d1,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_3_address1,
        C_3_ce1,
        C_3_we1,
        C_3_d1,
        scale_reload,
        scale_8_reload,
        scale_16_reload,
        scale_24_reload,
        scale_32_reload,
        scale_40_reload,
        scale_48_reload,
        scale_56_reload,
        scale_1_reload,
        scale_9_reload,
        scale_17_reload,
        scale_25_reload,
        scale_33_reload,
        scale_41_reload,
        scale_49_reload,
        scale_57_reload,
        scale_2_reload,
        scale_10_reload,
        scale_18_reload,
        scale_26_reload,
        scale_34_reload,
        scale_42_reload,
        scale_50_reload,
        scale_58_reload,
        scale_3_reload,
        scale_11_reload,
        scale_19_reload,
        scale_27_reload,
        scale_35_reload,
        scale_43_reload,
        scale_51_reload,
        scale_59_reload,
        scale_4_reload,
        scale_12_reload,
        scale_20_reload,
        scale_28_reload,
        scale_36_reload,
        scale_44_reload,
        scale_52_reload,
        scale_60_reload,
        scale_5_reload,
        scale_13_reload,
        scale_21_reload,
        scale_29_reload,
        scale_37_reload,
        scale_45_reload,
        scale_53_reload,
        scale_61_reload,
        scale_6_reload,
        scale_14_reload,
        scale_22_reload,
        scale_30_reload,
        scale_38_reload,
        scale_46_reload,
        scale_54_reload,
        scale_62_reload,
        scale_7_reload,
        scale_15_reload,
        scale_23_reload,
        scale_31_reload,
        scale_39_reload,
        scale_47_reload,
        scale_55_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [11:0] C_1_address1;
output   C_1_ce1;
output   C_1_we1;
output  [23:0] C_1_d1;
output  [11:0] C_1_19_address0;
output   C_1_19_ce0;
output   C_1_19_we0;
output  [23:0] C_1_19_d0;
output  [11:0] C_1_19_address1;
output   C_1_19_ce1;
output   C_1_19_we1;
output  [23:0] C_1_19_d1;
output  [11:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [11:0] C_2_address1;
output   C_2_ce1;
output   C_2_we1;
output  [23:0] C_2_d1;
output  [11:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [11:0] C_3_address1;
output   C_3_ce1;
output   C_3_we1;
output  [23:0] C_3_d1;
input  [23:0] scale_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln79_fu_920_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] trunc_ln80_fu_976_p1;
reg   [7:0] trunc_ln80_reg_3168;
reg   [7:0] trunc_ln80_reg_3168_pp0_iter1_reg;
reg   [3:0] lshr_ln1_reg_3174;
reg   [3:0] lshr_ln1_reg_3174_pp0_iter1_reg;
wire   [2:0] lshr_ln80_1_fu_990_p4;
reg   [2:0] lshr_ln80_1_reg_3179;
reg   [2:0] lshr_ln80_1_reg_3179_pp0_iter1_reg;
wire   [23:0] tmp_2_fu_1020_p19;
reg  signed [23:0] tmp_2_reg_3224;
wire   [23:0] tmp_10_fu_1060_p19;
reg  signed [23:0] tmp_10_reg_3229;
wire   [23:0] tmp_18_fu_1100_p19;
reg  signed [23:0] tmp_18_reg_3234;
wire   [23:0] tmp_26_fu_1140_p19;
reg  signed [23:0] tmp_26_reg_3239;
wire   [23:0] tmp_35_fu_1180_p19;
reg  signed [23:0] tmp_35_reg_3244;
wire   [23:0] tmp_43_fu_1220_p19;
reg  signed [23:0] tmp_43_reg_3249;
wire   [23:0] tmp_51_fu_1260_p19;
reg  signed [23:0] tmp_51_reg_3254;
wire   [23:0] tmp_59_fu_1300_p19;
reg  signed [23:0] tmp_59_reg_3259;
wire   [23:0] select_ln85_3_fu_1572_p3;
reg   [23:0] select_ln85_3_reg_3264;
wire   [23:0] select_ln85_7_fu_1791_p3;
reg   [23:0] select_ln85_7_reg_3269;
wire   [23:0] select_ln85_11_fu_2010_p3;
reg   [23:0] select_ln85_11_reg_3274;
wire   [23:0] select_ln85_15_fu_2229_p3;
reg   [23:0] select_ln85_15_reg_3279;
wire   [23:0] select_ln85_19_fu_2448_p3;
reg   [23:0] select_ln85_19_reg_3284;
wire   [23:0] select_ln85_23_fu_2667_p3;
reg   [23:0] select_ln85_23_reg_3289;
wire   [23:0] select_ln85_27_fu_2886_p3;
reg   [23:0] select_ln85_27_reg_3294;
wire   [23:0] select_ln85_31_fu_3105_p3;
reg   [23:0] select_ln85_31_reg_3299;
wire   [63:0] zext_ln85_9_fu_1008_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln85_8_fu_3119_p1;
wire   [63:0] zext_ln85_10_fu_3135_p1;
reg   [6:0] jj_fu_270;
wire   [6:0] add_ln80_fu_1340_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jj_load;
reg   [8:0] i_fu_274;
wire   [8:0] select_ln79_fu_968_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten_fu_278;
wire   [11:0] add_ln79_1_fu_926_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    C_1_we1_local;
reg    C_1_ce1_local;
reg    C_1_we0_local;
reg    C_1_ce0_local;
reg    C_1_19_we1_local;
reg    C_1_19_ce1_local;
reg    C_1_19_we0_local;
reg    C_1_19_ce0_local;
reg    C_2_we1_local;
reg    C_2_ce1_local;
reg    C_2_we0_local;
reg    C_2_ce0_local;
reg    C_3_we1_local;
reg    C_3_ce1_local;
reg    C_3_we0_local;
reg    C_3_ce0_local;
wire   [0:0] tmp_fu_948_p3;
wire   [5:0] trunc_ln79_fu_938_p1;
wire   [5:0] select_ln80_fu_956_p3;
wire   [8:0] add_ln79_fu_942_p2;
wire   [10:0] tmp_1_fu_1000_p3;
wire   [23:0] tmp_2_fu_1020_p17;
wire   [23:0] tmp_10_fu_1060_p17;
wire   [23:0] tmp_18_fu_1100_p17;
wire   [23:0] tmp_26_fu_1140_p17;
wire   [23:0] tmp_35_fu_1180_p17;
wire   [23:0] tmp_43_fu_1220_p17;
wire   [23:0] tmp_51_fu_1260_p17;
wire   [23:0] tmp_59_fu_1300_p17;
wire   [6:0] zext_ln79_fu_964_p1;
wire   [47:0] mul_ln85_fu_870_p2;
wire   [0:0] tmp_4_fu_1388_p3;
wire   [23:0] trunc_ln6_fu_1378_p4;
wire   [23:0] zext_ln85_fu_1404_p1;
wire   [23:0] add_ln85_fu_1408_p2;
wire   [0:0] tmp_6_fu_1414_p3;
wire   [0:0] tmp_5_fu_1396_p3;
wire   [0:0] xor_ln85_fu_1422_p2;
wire   [8:0] tmp_8_fu_1442_p3;
wire   [9:0] tmp_9_fu_1456_p3;
wire   [0:0] and_ln85_fu_1428_p2;
wire   [0:0] icmp_ln85_1_fu_1464_p2;
wire   [0:0] icmp_ln85_2_fu_1470_p2;
wire   [0:0] tmp_7_fu_1434_p3;
wire   [0:0] icmp_ln85_fu_1450_p2;
wire   [0:0] xor_ln85_1_fu_1484_p2;
wire   [0:0] and_ln85_1_fu_1490_p2;
wire   [0:0] select_ln85_fu_1476_p3;
wire   [0:0] xor_ln85_2_fu_1510_p2;
wire   [0:0] tmp_3_fu_1370_p3;
wire   [0:0] or_ln85_fu_1516_p2;
wire   [0:0] xor_ln85_3_fu_1522_p2;
wire   [0:0] select_ln85_1_fu_1496_p3;
wire   [0:0] and_ln85_2_fu_1504_p2;
wire   [0:0] and_ln85_4_fu_1534_p2;
wire   [0:0] or_ln85_8_fu_1540_p2;
wire   [0:0] xor_ln85_4_fu_1546_p2;
wire   [0:0] and_ln85_3_fu_1528_p2;
wire   [0:0] and_ln85_5_fu_1552_p2;
wire   [0:0] or_ln85_1_fu_1566_p2;
wire   [23:0] select_ln85_2_fu_1558_p3;
wire   [47:0] mul_ln85_1_fu_874_p2;
wire   [0:0] tmp_12_fu_1607_p3;
wire   [23:0] trunc_ln85_1_fu_1597_p4;
wire   [23:0] zext_ln85_1_fu_1623_p1;
wire   [23:0] add_ln85_1_fu_1627_p2;
wire   [0:0] tmp_14_fu_1633_p3;
wire   [0:0] tmp_13_fu_1615_p3;
wire   [0:0] xor_ln85_5_fu_1641_p2;
wire   [8:0] tmp_16_fu_1661_p3;
wire   [9:0] tmp_17_fu_1675_p3;
wire   [0:0] and_ln85_6_fu_1647_p2;
wire   [0:0] icmp_ln85_4_fu_1683_p2;
wire   [0:0] icmp_ln85_5_fu_1689_p2;
wire   [0:0] tmp_15_fu_1653_p3;
wire   [0:0] icmp_ln85_3_fu_1669_p2;
wire   [0:0] xor_ln85_6_fu_1703_p2;
wire   [0:0] and_ln85_7_fu_1709_p2;
wire   [0:0] select_ln85_4_fu_1695_p3;
wire   [0:0] xor_ln85_7_fu_1729_p2;
wire   [0:0] tmp_11_fu_1589_p3;
wire   [0:0] or_ln85_2_fu_1735_p2;
wire   [0:0] xor_ln85_8_fu_1741_p2;
wire   [0:0] select_ln85_5_fu_1715_p3;
wire   [0:0] and_ln85_8_fu_1723_p2;
wire   [0:0] and_ln85_10_fu_1753_p2;
wire   [0:0] or_ln85_17_fu_1759_p2;
wire   [0:0] xor_ln85_9_fu_1765_p2;
wire   [0:0] and_ln85_9_fu_1747_p2;
wire   [0:0] and_ln85_11_fu_1771_p2;
wire   [0:0] or_ln85_3_fu_1785_p2;
wire   [23:0] select_ln85_6_fu_1777_p3;
wire   [47:0] mul_ln85_2_fu_878_p2;
wire   [0:0] tmp_20_fu_1826_p3;
wire   [23:0] trunc_ln85_2_fu_1816_p4;
wire   [23:0] zext_ln85_2_fu_1842_p1;
wire   [23:0] add_ln85_2_fu_1846_p2;
wire   [0:0] tmp_22_fu_1852_p3;
wire   [0:0] tmp_21_fu_1834_p3;
wire   [0:0] xor_ln85_10_fu_1860_p2;
wire   [8:0] tmp_24_fu_1880_p3;
wire   [9:0] tmp_25_fu_1894_p3;
wire   [0:0] and_ln85_12_fu_1866_p2;
wire   [0:0] icmp_ln85_7_fu_1902_p2;
wire   [0:0] icmp_ln85_8_fu_1908_p2;
wire   [0:0] tmp_23_fu_1872_p3;
wire   [0:0] icmp_ln85_6_fu_1888_p2;
wire   [0:0] xor_ln85_11_fu_1922_p2;
wire   [0:0] and_ln85_13_fu_1928_p2;
wire   [0:0] select_ln85_8_fu_1914_p3;
wire   [0:0] xor_ln85_12_fu_1948_p2;
wire   [0:0] tmp_19_fu_1808_p3;
wire   [0:0] or_ln85_4_fu_1954_p2;
wire   [0:0] xor_ln85_13_fu_1960_p2;
wire   [0:0] select_ln85_9_fu_1934_p3;
wire   [0:0] and_ln85_14_fu_1942_p2;
wire   [0:0] and_ln85_16_fu_1972_p2;
wire   [0:0] or_ln85_18_fu_1978_p2;
wire   [0:0] xor_ln85_14_fu_1984_p2;
wire   [0:0] and_ln85_15_fu_1966_p2;
wire   [0:0] and_ln85_17_fu_1990_p2;
wire   [0:0] or_ln85_5_fu_2004_p2;
wire   [23:0] select_ln85_10_fu_1996_p3;
wire   [47:0] mul_ln85_3_fu_882_p2;
wire   [0:0] tmp_28_fu_2045_p3;
wire   [23:0] trunc_ln85_3_fu_2035_p4;
wire   [23:0] zext_ln85_3_fu_2061_p1;
wire   [23:0] add_ln85_3_fu_2065_p2;
wire   [0:0] tmp_30_fu_2071_p3;
wire   [0:0] tmp_29_fu_2053_p3;
wire   [0:0] xor_ln85_15_fu_2079_p2;
wire   [8:0] tmp_32_fu_2099_p3;
wire   [9:0] tmp_33_fu_2113_p3;
wire   [0:0] and_ln85_18_fu_2085_p2;
wire   [0:0] icmp_ln85_10_fu_2121_p2;
wire   [0:0] icmp_ln85_11_fu_2127_p2;
wire   [0:0] tmp_31_fu_2091_p3;
wire   [0:0] icmp_ln85_9_fu_2107_p2;
wire   [0:0] xor_ln85_16_fu_2141_p2;
wire   [0:0] and_ln85_19_fu_2147_p2;
wire   [0:0] select_ln85_12_fu_2133_p3;
wire   [0:0] xor_ln85_17_fu_2167_p2;
wire   [0:0] tmp_27_fu_2027_p3;
wire   [0:0] or_ln85_6_fu_2173_p2;
wire   [0:0] xor_ln85_18_fu_2179_p2;
wire   [0:0] select_ln85_13_fu_2153_p3;
wire   [0:0] and_ln85_20_fu_2161_p2;
wire   [0:0] and_ln85_22_fu_2191_p2;
wire   [0:0] or_ln85_19_fu_2197_p2;
wire   [0:0] xor_ln85_19_fu_2203_p2;
wire   [0:0] and_ln85_21_fu_2185_p2;
wire   [0:0] and_ln85_23_fu_2209_p2;
wire   [0:0] or_ln85_7_fu_2223_p2;
wire   [23:0] select_ln85_14_fu_2215_p3;
wire   [47:0] mul_ln85_4_fu_886_p2;
wire   [0:0] tmp_37_fu_2264_p3;
wire   [23:0] trunc_ln85_4_fu_2254_p4;
wire   [23:0] zext_ln85_4_fu_2280_p1;
wire   [23:0] add_ln85_4_fu_2284_p2;
wire   [0:0] tmp_39_fu_2290_p3;
wire   [0:0] tmp_38_fu_2272_p3;
wire   [0:0] xor_ln85_20_fu_2298_p2;
wire   [8:0] tmp_41_fu_2318_p3;
wire   [9:0] tmp_42_fu_2332_p3;
wire   [0:0] and_ln85_24_fu_2304_p2;
wire   [0:0] icmp_ln85_13_fu_2340_p2;
wire   [0:0] icmp_ln85_14_fu_2346_p2;
wire   [0:0] tmp_40_fu_2310_p3;
wire   [0:0] icmp_ln85_12_fu_2326_p2;
wire   [0:0] xor_ln85_21_fu_2360_p2;
wire   [0:0] and_ln85_25_fu_2366_p2;
wire   [0:0] select_ln85_16_fu_2352_p3;
wire   [0:0] xor_ln85_22_fu_2386_p2;
wire   [0:0] tmp_36_fu_2246_p3;
wire   [0:0] or_ln85_9_fu_2392_p2;
wire   [0:0] xor_ln85_23_fu_2398_p2;
wire   [0:0] select_ln85_17_fu_2372_p3;
wire   [0:0] and_ln85_26_fu_2380_p2;
wire   [0:0] and_ln85_28_fu_2410_p2;
wire   [0:0] or_ln85_20_fu_2416_p2;
wire   [0:0] xor_ln85_24_fu_2422_p2;
wire   [0:0] and_ln85_27_fu_2404_p2;
wire   [0:0] and_ln85_29_fu_2428_p2;
wire   [0:0] or_ln85_10_fu_2442_p2;
wire   [23:0] select_ln85_18_fu_2434_p3;
wire   [47:0] mul_ln85_5_fu_890_p2;
wire   [0:0] tmp_45_fu_2483_p3;
wire   [23:0] trunc_ln85_5_fu_2473_p4;
wire   [23:0] zext_ln85_5_fu_2499_p1;
wire   [23:0] add_ln85_5_fu_2503_p2;
wire   [0:0] tmp_47_fu_2509_p3;
wire   [0:0] tmp_46_fu_2491_p3;
wire   [0:0] xor_ln85_25_fu_2517_p2;
wire   [8:0] tmp_49_fu_2537_p3;
wire   [9:0] tmp_50_fu_2551_p3;
wire   [0:0] and_ln85_30_fu_2523_p2;
wire   [0:0] icmp_ln85_16_fu_2559_p2;
wire   [0:0] icmp_ln85_17_fu_2565_p2;
wire   [0:0] tmp_48_fu_2529_p3;
wire   [0:0] icmp_ln85_15_fu_2545_p2;
wire   [0:0] xor_ln85_26_fu_2579_p2;
wire   [0:0] and_ln85_31_fu_2585_p2;
wire   [0:0] select_ln85_20_fu_2571_p3;
wire   [0:0] xor_ln85_27_fu_2605_p2;
wire   [0:0] tmp_44_fu_2465_p3;
wire   [0:0] or_ln85_11_fu_2611_p2;
wire   [0:0] xor_ln85_28_fu_2617_p2;
wire   [0:0] select_ln85_21_fu_2591_p3;
wire   [0:0] and_ln85_32_fu_2599_p2;
wire   [0:0] and_ln85_34_fu_2629_p2;
wire   [0:0] or_ln85_21_fu_2635_p2;
wire   [0:0] xor_ln85_29_fu_2641_p2;
wire   [0:0] and_ln85_33_fu_2623_p2;
wire   [0:0] and_ln85_35_fu_2647_p2;
wire   [0:0] or_ln85_12_fu_2661_p2;
wire   [23:0] select_ln85_22_fu_2653_p3;
wire   [47:0] mul_ln85_6_fu_894_p2;
wire   [0:0] tmp_53_fu_2702_p3;
wire   [23:0] trunc_ln85_6_fu_2692_p4;
wire   [23:0] zext_ln85_6_fu_2718_p1;
wire   [23:0] add_ln85_6_fu_2722_p2;
wire   [0:0] tmp_55_fu_2728_p3;
wire   [0:0] tmp_54_fu_2710_p3;
wire   [0:0] xor_ln85_30_fu_2736_p2;
wire   [8:0] tmp_57_fu_2756_p3;
wire   [9:0] tmp_58_fu_2770_p3;
wire   [0:0] and_ln85_36_fu_2742_p2;
wire   [0:0] icmp_ln85_19_fu_2778_p2;
wire   [0:0] icmp_ln85_20_fu_2784_p2;
wire   [0:0] tmp_56_fu_2748_p3;
wire   [0:0] icmp_ln85_18_fu_2764_p2;
wire   [0:0] xor_ln85_31_fu_2798_p2;
wire   [0:0] and_ln85_37_fu_2804_p2;
wire   [0:0] select_ln85_24_fu_2790_p3;
wire   [0:0] xor_ln85_32_fu_2824_p2;
wire   [0:0] tmp_52_fu_2684_p3;
wire   [0:0] or_ln85_13_fu_2830_p2;
wire   [0:0] xor_ln85_33_fu_2836_p2;
wire   [0:0] select_ln85_25_fu_2810_p3;
wire   [0:0] and_ln85_38_fu_2818_p2;
wire   [0:0] and_ln85_40_fu_2848_p2;
wire   [0:0] or_ln85_22_fu_2854_p2;
wire   [0:0] xor_ln85_34_fu_2860_p2;
wire   [0:0] and_ln85_39_fu_2842_p2;
wire   [0:0] and_ln85_41_fu_2866_p2;
wire   [0:0] or_ln85_14_fu_2880_p2;
wire   [23:0] select_ln85_26_fu_2872_p3;
wire   [47:0] mul_ln85_7_fu_898_p2;
wire   [0:0] tmp_61_fu_2921_p3;
wire   [23:0] trunc_ln85_7_fu_2911_p4;
wire   [23:0] zext_ln85_7_fu_2937_p1;
wire   [23:0] add_ln85_7_fu_2941_p2;
wire   [0:0] tmp_63_fu_2947_p3;
wire   [0:0] tmp_62_fu_2929_p3;
wire   [0:0] xor_ln85_35_fu_2955_p2;
wire   [8:0] tmp_65_fu_2975_p3;
wire   [9:0] tmp_66_fu_2989_p3;
wire   [0:0] and_ln85_42_fu_2961_p2;
wire   [0:0] icmp_ln85_22_fu_2997_p2;
wire   [0:0] icmp_ln85_23_fu_3003_p2;
wire   [0:0] tmp_64_fu_2967_p3;
wire   [0:0] icmp_ln85_21_fu_2983_p2;
wire   [0:0] xor_ln85_36_fu_3017_p2;
wire   [0:0] and_ln85_43_fu_3023_p2;
wire   [0:0] select_ln85_28_fu_3009_p3;
wire   [0:0] xor_ln85_37_fu_3043_p2;
wire   [0:0] tmp_60_fu_2903_p3;
wire   [0:0] or_ln85_15_fu_3049_p2;
wire   [0:0] xor_ln85_38_fu_3055_p2;
wire   [0:0] select_ln85_29_fu_3029_p3;
wire   [0:0] and_ln85_44_fu_3037_p2;
wire   [0:0] and_ln85_46_fu_3067_p2;
wire   [0:0] or_ln85_23_fu_3073_p2;
wire   [0:0] xor_ln85_39_fu_3079_p2;
wire   [0:0] and_ln85_45_fu_3061_p2;
wire   [0:0] and_ln85_47_fu_3085_p2;
wire   [0:0] or_ln85_16_fu_3099_p2;
wire   [23:0] select_ln85_30_fu_3091_p3;
wire   [11:0] tmp_s_fu_3113_p3;
wire   [11:0] tmp_34_fu_3127_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_2_fu_1020_p1;
wire   [5:0] tmp_2_fu_1020_p3;
wire   [5:0] tmp_2_fu_1020_p5;
wire   [5:0] tmp_2_fu_1020_p7;
wire  signed [5:0] tmp_2_fu_1020_p9;
wire  signed [5:0] tmp_2_fu_1020_p11;
wire  signed [5:0] tmp_2_fu_1020_p13;
wire  signed [5:0] tmp_2_fu_1020_p15;
wire   [5:0] tmp_10_fu_1060_p1;
wire   [5:0] tmp_10_fu_1060_p3;
wire   [5:0] tmp_10_fu_1060_p5;
wire   [5:0] tmp_10_fu_1060_p7;
wire  signed [5:0] tmp_10_fu_1060_p9;
wire  signed [5:0] tmp_10_fu_1060_p11;
wire  signed [5:0] tmp_10_fu_1060_p13;
wire  signed [5:0] tmp_10_fu_1060_p15;
wire   [5:0] tmp_18_fu_1100_p1;
wire   [5:0] tmp_18_fu_1100_p3;
wire   [5:0] tmp_18_fu_1100_p5;
wire   [5:0] tmp_18_fu_1100_p7;
wire  signed [5:0] tmp_18_fu_1100_p9;
wire  signed [5:0] tmp_18_fu_1100_p11;
wire  signed [5:0] tmp_18_fu_1100_p13;
wire  signed [5:0] tmp_18_fu_1100_p15;
wire   [5:0] tmp_26_fu_1140_p1;
wire   [5:0] tmp_26_fu_1140_p3;
wire   [5:0] tmp_26_fu_1140_p5;
wire   [5:0] tmp_26_fu_1140_p7;
wire  signed [5:0] tmp_26_fu_1140_p9;
wire  signed [5:0] tmp_26_fu_1140_p11;
wire  signed [5:0] tmp_26_fu_1140_p13;
wire  signed [5:0] tmp_26_fu_1140_p15;
wire   [5:0] tmp_35_fu_1180_p1;
wire   [5:0] tmp_35_fu_1180_p3;
wire   [5:0] tmp_35_fu_1180_p5;
wire   [5:0] tmp_35_fu_1180_p7;
wire  signed [5:0] tmp_35_fu_1180_p9;
wire  signed [5:0] tmp_35_fu_1180_p11;
wire  signed [5:0] tmp_35_fu_1180_p13;
wire  signed [5:0] tmp_35_fu_1180_p15;
wire   [5:0] tmp_43_fu_1220_p1;
wire   [5:0] tmp_43_fu_1220_p3;
wire   [5:0] tmp_43_fu_1220_p5;
wire   [5:0] tmp_43_fu_1220_p7;
wire  signed [5:0] tmp_43_fu_1220_p9;
wire  signed [5:0] tmp_43_fu_1220_p11;
wire  signed [5:0] tmp_43_fu_1220_p13;
wire  signed [5:0] tmp_43_fu_1220_p15;
wire   [5:0] tmp_51_fu_1260_p1;
wire   [5:0] tmp_51_fu_1260_p3;
wire   [5:0] tmp_51_fu_1260_p5;
wire   [5:0] tmp_51_fu_1260_p7;
wire  signed [5:0] tmp_51_fu_1260_p9;
wire  signed [5:0] tmp_51_fu_1260_p11;
wire  signed [5:0] tmp_51_fu_1260_p13;
wire  signed [5:0] tmp_51_fu_1260_p15;
wire   [5:0] tmp_59_fu_1300_p1;
wire   [5:0] tmp_59_fu_1300_p3;
wire   [5:0] tmp_59_fu_1300_p5;
wire   [5:0] tmp_59_fu_1300_p7;
wire  signed [5:0] tmp_59_fu_1300_p9;
wire  signed [5:0] tmp_59_fu_1300_p11;
wire  signed [5:0] tmp_59_fu_1300_p13;
wire  signed [5:0] tmp_59_fu_1300_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 jj_fu_270 = 7'd0;
#0 i_fu_274 = 9'd0;
#0 indvar_flatten_fu_278 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U242(
    .din0(tmp_2_reg_3224),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0),
    .dout(mul_ln85_fu_870_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U243(
    .din0(tmp_10_reg_3229),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0),
    .dout(mul_ln85_1_fu_874_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U244(
    .din0(tmp_18_reg_3234),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0),
    .dout(mul_ln85_2_fu_878_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U245(
    .din0(tmp_26_reg_3239),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0),
    .dout(mul_ln85_3_fu_882_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U246(
    .din0(tmp_35_reg_3244),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .dout(mul_ln85_4_fu_886_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U247(
    .din0(tmp_43_reg_3249),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .dout(mul_ln85_5_fu_890_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U248(
    .din0(tmp_51_reg_3254),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .dout(mul_ln85_6_fu_894_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U249(
    .din0(tmp_59_reg_3259),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0),
    .dout(mul_ln85_7_fu_898_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U250(
    .din0(scale_reload),
    .din1(scale_8_reload),
    .din2(scale_16_reload),
    .din3(scale_24_reload),
    .din4(scale_32_reload),
    .din5(scale_40_reload),
    .din6(scale_48_reload),
    .din7(scale_56_reload),
    .def(tmp_2_fu_1020_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_2_fu_1020_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U251(
    .din0(scale_1_reload),
    .din1(scale_9_reload),
    .din2(scale_17_reload),
    .din3(scale_25_reload),
    .din4(scale_33_reload),
    .din5(scale_41_reload),
    .din6(scale_49_reload),
    .din7(scale_57_reload),
    .def(tmp_10_fu_1060_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_10_fu_1060_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U252(
    .din0(scale_2_reload),
    .din1(scale_10_reload),
    .din2(scale_18_reload),
    .din3(scale_26_reload),
    .din4(scale_34_reload),
    .din5(scale_42_reload),
    .din6(scale_50_reload),
    .din7(scale_58_reload),
    .def(tmp_18_fu_1100_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_18_fu_1100_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U253(
    .din0(scale_3_reload),
    .din1(scale_11_reload),
    .din2(scale_19_reload),
    .din3(scale_27_reload),
    .din4(scale_35_reload),
    .din5(scale_43_reload),
    .din6(scale_51_reload),
    .din7(scale_59_reload),
    .def(tmp_26_fu_1140_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_26_fu_1140_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U254(
    .din0(scale_4_reload),
    .din1(scale_12_reload),
    .din2(scale_20_reload),
    .din3(scale_28_reload),
    .din4(scale_36_reload),
    .din5(scale_44_reload),
    .din6(scale_52_reload),
    .din7(scale_60_reload),
    .def(tmp_35_fu_1180_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_35_fu_1180_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U255(
    .din0(scale_5_reload),
    .din1(scale_13_reload),
    .din2(scale_21_reload),
    .din3(scale_29_reload),
    .din4(scale_37_reload),
    .din5(scale_45_reload),
    .din6(scale_53_reload),
    .din7(scale_61_reload),
    .def(tmp_43_fu_1220_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_43_fu_1220_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U256(
    .din0(scale_6_reload),
    .din1(scale_14_reload),
    .din2(scale_22_reload),
    .din3(scale_30_reload),
    .din4(scale_38_reload),
    .din5(scale_46_reload),
    .din6(scale_54_reload),
    .din7(scale_62_reload),
    .def(tmp_51_fu_1260_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_51_fu_1260_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h8 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h10 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h18 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h20 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h28 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h30 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h38 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_17_6_24_1_1_U257(
    .din0(scale_7_reload),
    .din1(scale_15_reload),
    .din2(scale_23_reload),
    .din3(scale_31_reload),
    .din4(scale_39_reload),
    .din5(scale_47_reload),
    .din6(scale_55_reload),
    .din7(scale_63_reload),
    .def(tmp_59_fu_1300_p17),
    .sel(select_ln80_fu_956_p3),
    .dout(tmp_59_fu_1300_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln79_fu_920_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_274 <= select_ln79_fu_968_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_274 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln79_fu_920_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_278 <= add_ln79_1_fu_926_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_278 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln79_fu_920_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            jj_fu_270 <= add_ln80_fu_1340_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            jj_fu_270 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        lshr_ln1_reg_3174 <= {{select_ln80_fu_956_p3[5:2]}};
        lshr_ln1_reg_3174_pp0_iter1_reg <= lshr_ln1_reg_3174;
        lshr_ln80_1_reg_3179 <= {{select_ln80_fu_956_p3[5:3]}};
        lshr_ln80_1_reg_3179_pp0_iter1_reg <= lshr_ln80_1_reg_3179;
        select_ln85_11_reg_3274 <= select_ln85_11_fu_2010_p3;
        select_ln85_15_reg_3279 <= select_ln85_15_fu_2229_p3;
        select_ln85_19_reg_3284 <= select_ln85_19_fu_2448_p3;
        select_ln85_23_reg_3289 <= select_ln85_23_fu_2667_p3;
        select_ln85_27_reg_3294 <= select_ln85_27_fu_2886_p3;
        select_ln85_31_reg_3299 <= select_ln85_31_fu_3105_p3;
        select_ln85_3_reg_3264 <= select_ln85_3_fu_1572_p3;
        select_ln85_7_reg_3269 <= select_ln85_7_fu_1791_p3;
        tmp_10_reg_3229 <= tmp_10_fu_1060_p19;
        tmp_18_reg_3234 <= tmp_18_fu_1100_p19;
        tmp_26_reg_3239 <= tmp_26_fu_1140_p19;
        tmp_2_reg_3224 <= tmp_2_fu_1020_p19;
        tmp_35_reg_3244 <= tmp_35_fu_1180_p19;
        tmp_43_reg_3249 <= tmp_43_fu_1220_p19;
        tmp_51_reg_3254 <= tmp_51_fu_1260_p19;
        tmp_59_reg_3259 <= tmp_59_fu_1300_p19;
        trunc_ln80_reg_3168 <= trunc_ln80_fu_976_p1;
        trunc_ln80_reg_3168_pp0_iter1_reg <= trunc_ln80_reg_3168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_19_ce0_local = 1'b1;
    end else begin
        C_1_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_19_ce1_local = 1'b1;
    end else begin
        C_1_19_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_19_we0_local = 1'b1;
    end else begin
        C_1_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_19_we1_local = 1'b1;
    end else begin
        C_1_19_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_ce1_local = 1'b1;
    end else begin
        C_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we0_local = 1'b1;
    end else begin
        C_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_1_we1_local = 1'b1;
    end else begin
        C_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_ce1_local = 1'b1;
    end else begin
        C_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we0_local = 1'b1;
    end else begin
        C_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_2_we1_local = 1'b1;
    end else begin
        C_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_ce1_local = 1'b1;
    end else begin
        C_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we0_local = 1'b1;
    end else begin
        C_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_3_we1_local = 1'b1;
    end else begin
        C_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln79_fu_920_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_274;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_278;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_jj_load = 7'd0;
    end else begin
        ap_sig_allocacmp_jj_load = jj_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_1_19_address0 = zext_ln85_10_fu_3135_p1;

assign C_1_19_address1 = zext_ln85_8_fu_3119_p1;

assign C_1_19_ce0 = C_1_19_ce0_local;

assign C_1_19_ce1 = C_1_19_ce1_local;

assign C_1_19_d0 = select_ln85_23_reg_3289;

assign C_1_19_d1 = select_ln85_7_reg_3269;

assign C_1_19_we0 = C_1_19_we0_local;

assign C_1_19_we1 = C_1_19_we1_local;

assign C_1_address0 = zext_ln85_10_fu_3135_p1;

assign C_1_address1 = zext_ln85_8_fu_3119_p1;

assign C_1_ce0 = C_1_ce0_local;

assign C_1_ce1 = C_1_ce1_local;

assign C_1_d0 = select_ln85_19_reg_3284;

assign C_1_d1 = select_ln85_3_reg_3264;

assign C_1_we0 = C_1_we0_local;

assign C_1_we1 = C_1_we1_local;

assign C_2_address0 = zext_ln85_10_fu_3135_p1;

assign C_2_address1 = zext_ln85_8_fu_3119_p1;

assign C_2_ce0 = C_2_ce0_local;

assign C_2_ce1 = C_2_ce1_local;

assign C_2_d0 = select_ln85_27_reg_3294;

assign C_2_d1 = select_ln85_11_reg_3274;

assign C_2_we0 = C_2_we0_local;

assign C_2_we1 = C_2_we1_local;

assign C_3_address0 = zext_ln85_10_fu_3135_p1;

assign C_3_address1 = zext_ln85_8_fu_3119_p1;

assign C_3_ce0 = C_3_ce0_local;

assign C_3_ce1 = C_3_ce1_local;

assign C_3_d0 = select_ln85_31_reg_3299;

assign C_3_d1 = select_ln85_15_reg_3279;

assign C_3_we0 = C_3_we0_local;

assign C_3_we1 = C_3_we1_local;

assign add_ln79_1_fu_926_p2 = (ap_sig_allocacmp_indvar_flatten_load + 12'd1);

assign add_ln79_fu_942_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln80_fu_1340_p2 = (zext_ln79_fu_964_p1 + 7'd8);

assign add_ln85_1_fu_1627_p2 = (trunc_ln85_1_fu_1597_p4 + zext_ln85_1_fu_1623_p1);

assign add_ln85_2_fu_1846_p2 = (trunc_ln85_2_fu_1816_p4 + zext_ln85_2_fu_1842_p1);

assign add_ln85_3_fu_2065_p2 = (trunc_ln85_3_fu_2035_p4 + zext_ln85_3_fu_2061_p1);

assign add_ln85_4_fu_2284_p2 = (trunc_ln85_4_fu_2254_p4 + zext_ln85_4_fu_2280_p1);

assign add_ln85_5_fu_2503_p2 = (trunc_ln85_5_fu_2473_p4 + zext_ln85_5_fu_2499_p1);

assign add_ln85_6_fu_2722_p2 = (trunc_ln85_6_fu_2692_p4 + zext_ln85_6_fu_2718_p1);

assign add_ln85_7_fu_2941_p2 = (trunc_ln85_7_fu_2911_p4 + zext_ln85_7_fu_2937_p1);

assign add_ln85_fu_1408_p2 = (trunc_ln6_fu_1378_p4 + zext_ln85_fu_1404_p1);

assign and_ln85_10_fu_1753_p2 = (tmp_14_fu_1633_p3 & select_ln85_5_fu_1715_p3);

assign and_ln85_11_fu_1771_p2 = (xor_ln85_9_fu_1765_p2 & tmp_11_fu_1589_p3);

assign and_ln85_12_fu_1866_p2 = (xor_ln85_10_fu_1860_p2 & tmp_21_fu_1834_p3);

assign and_ln85_13_fu_1928_p2 = (xor_ln85_11_fu_1922_p2 & icmp_ln85_6_fu_1888_p2);

assign and_ln85_14_fu_1942_p2 = (icmp_ln85_7_fu_1902_p2 & and_ln85_12_fu_1866_p2);

assign and_ln85_15_fu_1966_p2 = (xor_ln85_13_fu_1960_p2 & or_ln85_4_fu_1954_p2);

assign and_ln85_16_fu_1972_p2 = (tmp_22_fu_1852_p3 & select_ln85_9_fu_1934_p3);

assign and_ln85_17_fu_1990_p2 = (xor_ln85_14_fu_1984_p2 & tmp_19_fu_1808_p3);

assign and_ln85_18_fu_2085_p2 = (xor_ln85_15_fu_2079_p2 & tmp_29_fu_2053_p3);

assign and_ln85_19_fu_2147_p2 = (xor_ln85_16_fu_2141_p2 & icmp_ln85_9_fu_2107_p2);

assign and_ln85_1_fu_1490_p2 = (xor_ln85_1_fu_1484_p2 & icmp_ln85_fu_1450_p2);

assign and_ln85_20_fu_2161_p2 = (icmp_ln85_10_fu_2121_p2 & and_ln85_18_fu_2085_p2);

assign and_ln85_21_fu_2185_p2 = (xor_ln85_18_fu_2179_p2 & or_ln85_6_fu_2173_p2);

assign and_ln85_22_fu_2191_p2 = (tmp_30_fu_2071_p3 & select_ln85_13_fu_2153_p3);

assign and_ln85_23_fu_2209_p2 = (xor_ln85_19_fu_2203_p2 & tmp_27_fu_2027_p3);

assign and_ln85_24_fu_2304_p2 = (xor_ln85_20_fu_2298_p2 & tmp_38_fu_2272_p3);

assign and_ln85_25_fu_2366_p2 = (xor_ln85_21_fu_2360_p2 & icmp_ln85_12_fu_2326_p2);

assign and_ln85_26_fu_2380_p2 = (icmp_ln85_13_fu_2340_p2 & and_ln85_24_fu_2304_p2);

assign and_ln85_27_fu_2404_p2 = (xor_ln85_23_fu_2398_p2 & or_ln85_9_fu_2392_p2);

assign and_ln85_28_fu_2410_p2 = (tmp_39_fu_2290_p3 & select_ln85_17_fu_2372_p3);

assign and_ln85_29_fu_2428_p2 = (xor_ln85_24_fu_2422_p2 & tmp_36_fu_2246_p3);

assign and_ln85_2_fu_1504_p2 = (icmp_ln85_1_fu_1464_p2 & and_ln85_fu_1428_p2);

assign and_ln85_30_fu_2523_p2 = (xor_ln85_25_fu_2517_p2 & tmp_46_fu_2491_p3);

assign and_ln85_31_fu_2585_p2 = (xor_ln85_26_fu_2579_p2 & icmp_ln85_15_fu_2545_p2);

assign and_ln85_32_fu_2599_p2 = (icmp_ln85_16_fu_2559_p2 & and_ln85_30_fu_2523_p2);

assign and_ln85_33_fu_2623_p2 = (xor_ln85_28_fu_2617_p2 & or_ln85_11_fu_2611_p2);

assign and_ln85_34_fu_2629_p2 = (tmp_47_fu_2509_p3 & select_ln85_21_fu_2591_p3);

assign and_ln85_35_fu_2647_p2 = (xor_ln85_29_fu_2641_p2 & tmp_44_fu_2465_p3);

assign and_ln85_36_fu_2742_p2 = (xor_ln85_30_fu_2736_p2 & tmp_54_fu_2710_p3);

assign and_ln85_37_fu_2804_p2 = (xor_ln85_31_fu_2798_p2 & icmp_ln85_18_fu_2764_p2);

assign and_ln85_38_fu_2818_p2 = (icmp_ln85_19_fu_2778_p2 & and_ln85_36_fu_2742_p2);

assign and_ln85_39_fu_2842_p2 = (xor_ln85_33_fu_2836_p2 & or_ln85_13_fu_2830_p2);

assign and_ln85_3_fu_1528_p2 = (xor_ln85_3_fu_1522_p2 & or_ln85_fu_1516_p2);

assign and_ln85_40_fu_2848_p2 = (tmp_55_fu_2728_p3 & select_ln85_25_fu_2810_p3);

assign and_ln85_41_fu_2866_p2 = (xor_ln85_34_fu_2860_p2 & tmp_52_fu_2684_p3);

assign and_ln85_42_fu_2961_p2 = (xor_ln85_35_fu_2955_p2 & tmp_62_fu_2929_p3);

assign and_ln85_43_fu_3023_p2 = (xor_ln85_36_fu_3017_p2 & icmp_ln85_21_fu_2983_p2);

assign and_ln85_44_fu_3037_p2 = (icmp_ln85_22_fu_2997_p2 & and_ln85_42_fu_2961_p2);

assign and_ln85_45_fu_3061_p2 = (xor_ln85_38_fu_3055_p2 & or_ln85_15_fu_3049_p2);

assign and_ln85_46_fu_3067_p2 = (tmp_63_fu_2947_p3 & select_ln85_29_fu_3029_p3);

assign and_ln85_47_fu_3085_p2 = (xor_ln85_39_fu_3079_p2 & tmp_60_fu_2903_p3);

assign and_ln85_4_fu_1534_p2 = (tmp_6_fu_1414_p3 & select_ln85_1_fu_1496_p3);

assign and_ln85_5_fu_1552_p2 = (xor_ln85_4_fu_1546_p2 & tmp_3_fu_1370_p3);

assign and_ln85_6_fu_1647_p2 = (xor_ln85_5_fu_1641_p2 & tmp_13_fu_1615_p3);

assign and_ln85_7_fu_1709_p2 = (xor_ln85_6_fu_1703_p2 & icmp_ln85_3_fu_1669_p2);

assign and_ln85_8_fu_1723_p2 = (icmp_ln85_4_fu_1683_p2 & and_ln85_6_fu_1647_p2);

assign and_ln85_9_fu_1747_p2 = (xor_ln85_8_fu_1741_p2 & or_ln85_2_fu_1735_p2);

assign and_ln85_fu_1428_p2 = (xor_ln85_fu_1422_p2 & tmp_5_fu_1396_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln79_fu_920_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln85_10_fu_2121_p2 = ((tmp_33_fu_2113_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_11_fu_2127_p2 = ((tmp_33_fu_2113_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_12_fu_2326_p2 = ((tmp_41_fu_2318_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_13_fu_2340_p2 = ((tmp_42_fu_2332_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_14_fu_2346_p2 = ((tmp_42_fu_2332_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_15_fu_2545_p2 = ((tmp_49_fu_2537_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_16_fu_2559_p2 = ((tmp_50_fu_2551_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_17_fu_2565_p2 = ((tmp_50_fu_2551_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_18_fu_2764_p2 = ((tmp_57_fu_2756_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_19_fu_2778_p2 = ((tmp_58_fu_2770_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_1464_p2 = ((tmp_9_fu_1456_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_20_fu_2784_p2 = ((tmp_58_fu_2770_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_21_fu_2983_p2 = ((tmp_65_fu_2975_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_22_fu_2997_p2 = ((tmp_66_fu_2989_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_23_fu_3003_p2 = ((tmp_66_fu_2989_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_2_fu_1470_p2 = ((tmp_9_fu_1456_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_3_fu_1669_p2 = ((tmp_16_fu_1661_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_4_fu_1683_p2 = ((tmp_17_fu_1675_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_5_fu_1689_p2 = ((tmp_17_fu_1675_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_6_fu_1888_p2 = ((tmp_24_fu_1880_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_7_fu_1902_p2 = ((tmp_25_fu_1894_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln85_8_fu_1908_p2 = ((tmp_25_fu_1894_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_9_fu_2107_p2 = ((tmp_32_fu_2099_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_1450_p2 = ((tmp_8_fu_1442_p3 == 9'd511) ? 1'b1 : 1'b0);

assign lshr_ln80_1_fu_990_p4 = {{select_ln80_fu_956_p3[5:3]}};

assign or_ln85_10_fu_2442_p2 = (and_ln85_29_fu_2428_p2 | and_ln85_27_fu_2404_p2);

assign or_ln85_11_fu_2611_p2 = (xor_ln85_27_fu_2605_p2 | tmp_47_fu_2509_p3);

assign or_ln85_12_fu_2661_p2 = (and_ln85_35_fu_2647_p2 | and_ln85_33_fu_2623_p2);

assign or_ln85_13_fu_2830_p2 = (xor_ln85_32_fu_2824_p2 | tmp_55_fu_2728_p3);

assign or_ln85_14_fu_2880_p2 = (and_ln85_41_fu_2866_p2 | and_ln85_39_fu_2842_p2);

assign or_ln85_15_fu_3049_p2 = (xor_ln85_37_fu_3043_p2 | tmp_63_fu_2947_p3);

assign or_ln85_16_fu_3099_p2 = (and_ln85_47_fu_3085_p2 | and_ln85_45_fu_3061_p2);

assign or_ln85_17_fu_1759_p2 = (and_ln85_8_fu_1723_p2 | and_ln85_10_fu_1753_p2);

assign or_ln85_18_fu_1978_p2 = (and_ln85_16_fu_1972_p2 | and_ln85_14_fu_1942_p2);

assign or_ln85_19_fu_2197_p2 = (and_ln85_22_fu_2191_p2 | and_ln85_20_fu_2161_p2);

assign or_ln85_1_fu_1566_p2 = (and_ln85_5_fu_1552_p2 | and_ln85_3_fu_1528_p2);

assign or_ln85_20_fu_2416_p2 = (and_ln85_28_fu_2410_p2 | and_ln85_26_fu_2380_p2);

assign or_ln85_21_fu_2635_p2 = (and_ln85_34_fu_2629_p2 | and_ln85_32_fu_2599_p2);

assign or_ln85_22_fu_2854_p2 = (and_ln85_40_fu_2848_p2 | and_ln85_38_fu_2818_p2);

assign or_ln85_23_fu_3073_p2 = (and_ln85_46_fu_3067_p2 | and_ln85_44_fu_3037_p2);

assign or_ln85_2_fu_1735_p2 = (xor_ln85_7_fu_1729_p2 | tmp_14_fu_1633_p3);

assign or_ln85_3_fu_1785_p2 = (and_ln85_9_fu_1747_p2 | and_ln85_11_fu_1771_p2);

assign or_ln85_4_fu_1954_p2 = (xor_ln85_12_fu_1948_p2 | tmp_22_fu_1852_p3);

assign or_ln85_5_fu_2004_p2 = (and_ln85_17_fu_1990_p2 | and_ln85_15_fu_1966_p2);

assign or_ln85_6_fu_2173_p2 = (xor_ln85_17_fu_2167_p2 | tmp_30_fu_2071_p3);

assign or_ln85_7_fu_2223_p2 = (and_ln85_23_fu_2209_p2 | and_ln85_21_fu_2185_p2);

assign or_ln85_8_fu_1540_p2 = (and_ln85_4_fu_1534_p2 | and_ln85_2_fu_1504_p2);

assign or_ln85_9_fu_2392_p2 = (xor_ln85_22_fu_2386_p2 | tmp_39_fu_2290_p3);

assign or_ln85_fu_1516_p2 = (xor_ln85_2_fu_1510_p2 | tmp_6_fu_1414_p3);

assign select_ln79_fu_968_p3 = ((tmp_fu_948_p3[0:0] == 1'b1) ? add_ln79_fu_942_p2 : ap_sig_allocacmp_i_load);

assign select_ln80_fu_956_p3 = ((tmp_fu_948_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln79_fu_938_p1);

assign select_ln85_10_fu_1996_p3 = ((and_ln85_15_fu_1966_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_11_fu_2010_p3 = ((or_ln85_5_fu_2004_p2[0:0] == 1'b1) ? select_ln85_10_fu_1996_p3 : add_ln85_2_fu_1846_p2);

assign select_ln85_12_fu_2133_p3 = ((and_ln85_18_fu_2085_p2[0:0] == 1'b1) ? icmp_ln85_10_fu_2121_p2 : icmp_ln85_11_fu_2127_p2);

assign select_ln85_13_fu_2153_p3 = ((and_ln85_18_fu_2085_p2[0:0] == 1'b1) ? and_ln85_19_fu_2147_p2 : icmp_ln85_10_fu_2121_p2);

assign select_ln85_14_fu_2215_p3 = ((and_ln85_21_fu_2185_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_15_fu_2229_p3 = ((or_ln85_7_fu_2223_p2[0:0] == 1'b1) ? select_ln85_14_fu_2215_p3 : add_ln85_3_fu_2065_p2);

assign select_ln85_16_fu_2352_p3 = ((and_ln85_24_fu_2304_p2[0:0] == 1'b1) ? icmp_ln85_13_fu_2340_p2 : icmp_ln85_14_fu_2346_p2);

assign select_ln85_17_fu_2372_p3 = ((and_ln85_24_fu_2304_p2[0:0] == 1'b1) ? and_ln85_25_fu_2366_p2 : icmp_ln85_13_fu_2340_p2);

assign select_ln85_18_fu_2434_p3 = ((and_ln85_27_fu_2404_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_19_fu_2448_p3 = ((or_ln85_10_fu_2442_p2[0:0] == 1'b1) ? select_ln85_18_fu_2434_p3 : add_ln85_4_fu_2284_p2);

assign select_ln85_1_fu_1496_p3 = ((and_ln85_fu_1428_p2[0:0] == 1'b1) ? and_ln85_1_fu_1490_p2 : icmp_ln85_1_fu_1464_p2);

assign select_ln85_20_fu_2571_p3 = ((and_ln85_30_fu_2523_p2[0:0] == 1'b1) ? icmp_ln85_16_fu_2559_p2 : icmp_ln85_17_fu_2565_p2);

assign select_ln85_21_fu_2591_p3 = ((and_ln85_30_fu_2523_p2[0:0] == 1'b1) ? and_ln85_31_fu_2585_p2 : icmp_ln85_16_fu_2559_p2);

assign select_ln85_22_fu_2653_p3 = ((and_ln85_33_fu_2623_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_23_fu_2667_p3 = ((or_ln85_12_fu_2661_p2[0:0] == 1'b1) ? select_ln85_22_fu_2653_p3 : add_ln85_5_fu_2503_p2);

assign select_ln85_24_fu_2790_p3 = ((and_ln85_36_fu_2742_p2[0:0] == 1'b1) ? icmp_ln85_19_fu_2778_p2 : icmp_ln85_20_fu_2784_p2);

assign select_ln85_25_fu_2810_p3 = ((and_ln85_36_fu_2742_p2[0:0] == 1'b1) ? and_ln85_37_fu_2804_p2 : icmp_ln85_19_fu_2778_p2);

assign select_ln85_26_fu_2872_p3 = ((and_ln85_39_fu_2842_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_27_fu_2886_p3 = ((or_ln85_14_fu_2880_p2[0:0] == 1'b1) ? select_ln85_26_fu_2872_p3 : add_ln85_6_fu_2722_p2);

assign select_ln85_28_fu_3009_p3 = ((and_ln85_42_fu_2961_p2[0:0] == 1'b1) ? icmp_ln85_22_fu_2997_p2 : icmp_ln85_23_fu_3003_p2);

assign select_ln85_29_fu_3029_p3 = ((and_ln85_42_fu_2961_p2[0:0] == 1'b1) ? and_ln85_43_fu_3023_p2 : icmp_ln85_22_fu_2997_p2);

assign select_ln85_2_fu_1558_p3 = ((and_ln85_3_fu_1528_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_30_fu_3091_p3 = ((and_ln85_45_fu_3061_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_31_fu_3105_p3 = ((or_ln85_16_fu_3099_p2[0:0] == 1'b1) ? select_ln85_30_fu_3091_p3 : add_ln85_7_fu_2941_p2);

assign select_ln85_3_fu_1572_p3 = ((or_ln85_1_fu_1566_p2[0:0] == 1'b1) ? select_ln85_2_fu_1558_p3 : add_ln85_fu_1408_p2);

assign select_ln85_4_fu_1695_p3 = ((and_ln85_6_fu_1647_p2[0:0] == 1'b1) ? icmp_ln85_4_fu_1683_p2 : icmp_ln85_5_fu_1689_p2);

assign select_ln85_5_fu_1715_p3 = ((and_ln85_6_fu_1647_p2[0:0] == 1'b1) ? and_ln85_7_fu_1709_p2 : icmp_ln85_4_fu_1683_p2);

assign select_ln85_6_fu_1777_p3 = ((and_ln85_9_fu_1747_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln85_7_fu_1791_p3 = ((or_ln85_3_fu_1785_p2[0:0] == 1'b1) ? select_ln85_6_fu_1777_p3 : add_ln85_1_fu_1627_p2);

assign select_ln85_8_fu_1914_p3 = ((and_ln85_12_fu_1866_p2[0:0] == 1'b1) ? icmp_ln85_7_fu_1902_p2 : icmp_ln85_8_fu_1908_p2);

assign select_ln85_9_fu_1934_p3 = ((and_ln85_12_fu_1866_p2[0:0] == 1'b1) ? and_ln85_13_fu_1928_p2 : icmp_ln85_7_fu_1902_p2);

assign select_ln85_fu_1476_p3 = ((and_ln85_fu_1428_p2[0:0] == 1'b1) ? icmp_ln85_1_fu_1464_p2 : icmp_ln85_2_fu_1470_p2);

assign tmp_10_fu_1060_p17 = 'bx;

assign tmp_11_fu_1589_p3 = mul_ln85_1_fu_874_p2[32'd47];

assign tmp_12_fu_1607_p3 = mul_ln85_1_fu_874_p2[32'd13];

assign tmp_13_fu_1615_p3 = mul_ln85_1_fu_874_p2[32'd37];

assign tmp_14_fu_1633_p3 = add_ln85_1_fu_1627_p2[32'd23];

assign tmp_15_fu_1653_p3 = mul_ln85_1_fu_874_p2[32'd38];

assign tmp_16_fu_1661_p3 = {{mul_ln85_1_fu_874_p2[47:39]}};

assign tmp_17_fu_1675_p3 = {{mul_ln85_1_fu_874_p2[47:38]}};

assign tmp_18_fu_1100_p17 = 'bx;

assign tmp_19_fu_1808_p3 = mul_ln85_2_fu_878_p2[32'd47];

assign tmp_1_fu_1000_p3 = {{trunc_ln80_fu_976_p1}, {lshr_ln80_1_fu_990_p4}};

assign tmp_20_fu_1826_p3 = mul_ln85_2_fu_878_p2[32'd13];

assign tmp_21_fu_1834_p3 = mul_ln85_2_fu_878_p2[32'd37];

assign tmp_22_fu_1852_p3 = add_ln85_2_fu_1846_p2[32'd23];

assign tmp_23_fu_1872_p3 = mul_ln85_2_fu_878_p2[32'd38];

assign tmp_24_fu_1880_p3 = {{mul_ln85_2_fu_878_p2[47:39]}};

assign tmp_25_fu_1894_p3 = {{mul_ln85_2_fu_878_p2[47:38]}};

assign tmp_26_fu_1140_p17 = 'bx;

assign tmp_27_fu_2027_p3 = mul_ln85_3_fu_882_p2[32'd47];

assign tmp_28_fu_2045_p3 = mul_ln85_3_fu_882_p2[32'd13];

assign tmp_29_fu_2053_p3 = mul_ln85_3_fu_882_p2[32'd37];

assign tmp_2_fu_1020_p17 = 'bx;

assign tmp_30_fu_2071_p3 = add_ln85_3_fu_2065_p2[32'd23];

assign tmp_31_fu_2091_p3 = mul_ln85_3_fu_882_p2[32'd38];

assign tmp_32_fu_2099_p3 = {{mul_ln85_3_fu_882_p2[47:39]}};

assign tmp_33_fu_2113_p3 = {{mul_ln85_3_fu_882_p2[47:38]}};

assign tmp_34_fu_3127_p4 = {{{trunc_ln80_reg_3168_pp0_iter1_reg}, {lshr_ln80_1_reg_3179_pp0_iter1_reg}}, {1'd1}};

assign tmp_35_fu_1180_p17 = 'bx;

assign tmp_36_fu_2246_p3 = mul_ln85_4_fu_886_p2[32'd47];

assign tmp_37_fu_2264_p3 = mul_ln85_4_fu_886_p2[32'd13];

assign tmp_38_fu_2272_p3 = mul_ln85_4_fu_886_p2[32'd37];

assign tmp_39_fu_2290_p3 = add_ln85_4_fu_2284_p2[32'd23];

assign tmp_3_fu_1370_p3 = mul_ln85_fu_870_p2[32'd47];

assign tmp_40_fu_2310_p3 = mul_ln85_4_fu_886_p2[32'd38];

assign tmp_41_fu_2318_p3 = {{mul_ln85_4_fu_886_p2[47:39]}};

assign tmp_42_fu_2332_p3 = {{mul_ln85_4_fu_886_p2[47:38]}};

assign tmp_43_fu_1220_p17 = 'bx;

assign tmp_44_fu_2465_p3 = mul_ln85_5_fu_890_p2[32'd47];

assign tmp_45_fu_2483_p3 = mul_ln85_5_fu_890_p2[32'd13];

assign tmp_46_fu_2491_p3 = mul_ln85_5_fu_890_p2[32'd37];

assign tmp_47_fu_2509_p3 = add_ln85_5_fu_2503_p2[32'd23];

assign tmp_48_fu_2529_p3 = mul_ln85_5_fu_890_p2[32'd38];

assign tmp_49_fu_2537_p3 = {{mul_ln85_5_fu_890_p2[47:39]}};

assign tmp_4_fu_1388_p3 = mul_ln85_fu_870_p2[32'd13];

assign tmp_50_fu_2551_p3 = {{mul_ln85_5_fu_890_p2[47:38]}};

assign tmp_51_fu_1260_p17 = 'bx;

assign tmp_52_fu_2684_p3 = mul_ln85_6_fu_894_p2[32'd47];

assign tmp_53_fu_2702_p3 = mul_ln85_6_fu_894_p2[32'd13];

assign tmp_54_fu_2710_p3 = mul_ln85_6_fu_894_p2[32'd37];

assign tmp_55_fu_2728_p3 = add_ln85_6_fu_2722_p2[32'd23];

assign tmp_56_fu_2748_p3 = mul_ln85_6_fu_894_p2[32'd38];

assign tmp_57_fu_2756_p3 = {{mul_ln85_6_fu_894_p2[47:39]}};

assign tmp_58_fu_2770_p3 = {{mul_ln85_6_fu_894_p2[47:38]}};

assign tmp_59_fu_1300_p17 = 'bx;

assign tmp_5_fu_1396_p3 = mul_ln85_fu_870_p2[32'd37];

assign tmp_60_fu_2903_p3 = mul_ln85_7_fu_898_p2[32'd47];

assign tmp_61_fu_2921_p3 = mul_ln85_7_fu_898_p2[32'd13];

assign tmp_62_fu_2929_p3 = mul_ln85_7_fu_898_p2[32'd37];

assign tmp_63_fu_2947_p3 = add_ln85_7_fu_2941_p2[32'd23];

assign tmp_64_fu_2967_p3 = mul_ln85_7_fu_898_p2[32'd38];

assign tmp_65_fu_2975_p3 = {{mul_ln85_7_fu_898_p2[47:39]}};

assign tmp_66_fu_2989_p3 = {{mul_ln85_7_fu_898_p2[47:38]}};

assign tmp_6_fu_1414_p3 = add_ln85_fu_1408_p2[32'd23];

assign tmp_7_fu_1434_p3 = mul_ln85_fu_870_p2[32'd38];

assign tmp_8_fu_1442_p3 = {{mul_ln85_fu_870_p2[47:39]}};

assign tmp_9_fu_1456_p3 = {{mul_ln85_fu_870_p2[47:38]}};

assign tmp_fu_948_p3 = ap_sig_allocacmp_jj_load[32'd6];

assign tmp_s_fu_3113_p3 = {{trunc_ln80_reg_3168_pp0_iter1_reg}, {lshr_ln1_reg_3174_pp0_iter1_reg}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln85_9_fu_1008_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln6_fu_1378_p4 = {{mul_ln85_fu_870_p2[37:14]}};

assign trunc_ln79_fu_938_p1 = ap_sig_allocacmp_jj_load[5:0];

assign trunc_ln80_fu_976_p1 = select_ln79_fu_968_p3[7:0];

assign trunc_ln85_1_fu_1597_p4 = {{mul_ln85_1_fu_874_p2[37:14]}};

assign trunc_ln85_2_fu_1816_p4 = {{mul_ln85_2_fu_878_p2[37:14]}};

assign trunc_ln85_3_fu_2035_p4 = {{mul_ln85_3_fu_882_p2[37:14]}};

assign trunc_ln85_4_fu_2254_p4 = {{mul_ln85_4_fu_886_p2[37:14]}};

assign trunc_ln85_5_fu_2473_p4 = {{mul_ln85_5_fu_890_p2[37:14]}};

assign trunc_ln85_6_fu_2692_p4 = {{mul_ln85_6_fu_894_p2[37:14]}};

assign trunc_ln85_7_fu_2911_p4 = {{mul_ln85_7_fu_898_p2[37:14]}};

assign xor_ln85_10_fu_1860_p2 = (tmp_22_fu_1852_p3 ^ 1'd1);

assign xor_ln85_11_fu_1922_p2 = (tmp_23_fu_1872_p3 ^ 1'd1);

assign xor_ln85_12_fu_1948_p2 = (select_ln85_8_fu_1914_p3 ^ 1'd1);

assign xor_ln85_13_fu_1960_p2 = (tmp_19_fu_1808_p3 ^ 1'd1);

assign xor_ln85_14_fu_1984_p2 = (or_ln85_18_fu_1978_p2 ^ 1'd1);

assign xor_ln85_15_fu_2079_p2 = (tmp_30_fu_2071_p3 ^ 1'd1);

assign xor_ln85_16_fu_2141_p2 = (tmp_31_fu_2091_p3 ^ 1'd1);

assign xor_ln85_17_fu_2167_p2 = (select_ln85_12_fu_2133_p3 ^ 1'd1);

assign xor_ln85_18_fu_2179_p2 = (tmp_27_fu_2027_p3 ^ 1'd1);

assign xor_ln85_19_fu_2203_p2 = (or_ln85_19_fu_2197_p2 ^ 1'd1);

assign xor_ln85_1_fu_1484_p2 = (tmp_7_fu_1434_p3 ^ 1'd1);

assign xor_ln85_20_fu_2298_p2 = (tmp_39_fu_2290_p3 ^ 1'd1);

assign xor_ln85_21_fu_2360_p2 = (tmp_40_fu_2310_p3 ^ 1'd1);

assign xor_ln85_22_fu_2386_p2 = (select_ln85_16_fu_2352_p3 ^ 1'd1);

assign xor_ln85_23_fu_2398_p2 = (tmp_36_fu_2246_p3 ^ 1'd1);

assign xor_ln85_24_fu_2422_p2 = (or_ln85_20_fu_2416_p2 ^ 1'd1);

assign xor_ln85_25_fu_2517_p2 = (tmp_47_fu_2509_p3 ^ 1'd1);

assign xor_ln85_26_fu_2579_p2 = (tmp_48_fu_2529_p3 ^ 1'd1);

assign xor_ln85_27_fu_2605_p2 = (select_ln85_20_fu_2571_p3 ^ 1'd1);

assign xor_ln85_28_fu_2617_p2 = (tmp_44_fu_2465_p3 ^ 1'd1);

assign xor_ln85_29_fu_2641_p2 = (or_ln85_21_fu_2635_p2 ^ 1'd1);

assign xor_ln85_2_fu_1510_p2 = (select_ln85_fu_1476_p3 ^ 1'd1);

assign xor_ln85_30_fu_2736_p2 = (tmp_55_fu_2728_p3 ^ 1'd1);

assign xor_ln85_31_fu_2798_p2 = (tmp_56_fu_2748_p3 ^ 1'd1);

assign xor_ln85_32_fu_2824_p2 = (select_ln85_24_fu_2790_p3 ^ 1'd1);

assign xor_ln85_33_fu_2836_p2 = (tmp_52_fu_2684_p3 ^ 1'd1);

assign xor_ln85_34_fu_2860_p2 = (or_ln85_22_fu_2854_p2 ^ 1'd1);

assign xor_ln85_35_fu_2955_p2 = (tmp_63_fu_2947_p3 ^ 1'd1);

assign xor_ln85_36_fu_3017_p2 = (tmp_64_fu_2967_p3 ^ 1'd1);

assign xor_ln85_37_fu_3043_p2 = (select_ln85_28_fu_3009_p3 ^ 1'd1);

assign xor_ln85_38_fu_3055_p2 = (tmp_60_fu_2903_p3 ^ 1'd1);

assign xor_ln85_39_fu_3079_p2 = (or_ln85_23_fu_3073_p2 ^ 1'd1);

assign xor_ln85_3_fu_1522_p2 = (tmp_3_fu_1370_p3 ^ 1'd1);

assign xor_ln85_4_fu_1546_p2 = (or_ln85_8_fu_1540_p2 ^ 1'd1);

assign xor_ln85_5_fu_1641_p2 = (tmp_14_fu_1633_p3 ^ 1'd1);

assign xor_ln85_6_fu_1703_p2 = (tmp_15_fu_1653_p3 ^ 1'd1);

assign xor_ln85_7_fu_1729_p2 = (select_ln85_4_fu_1695_p3 ^ 1'd1);

assign xor_ln85_8_fu_1741_p2 = (tmp_11_fu_1589_p3 ^ 1'd1);

assign xor_ln85_9_fu_1765_p2 = (or_ln85_17_fu_1759_p2 ^ 1'd1);

assign xor_ln85_fu_1422_p2 = (tmp_6_fu_1414_p3 ^ 1'd1);

assign zext_ln79_fu_964_p1 = select_ln80_fu_956_p3;

assign zext_ln85_10_fu_3135_p1 = tmp_34_fu_3127_p4;

assign zext_ln85_1_fu_1623_p1 = tmp_12_fu_1607_p3;

assign zext_ln85_2_fu_1842_p1 = tmp_20_fu_1826_p3;

assign zext_ln85_3_fu_2061_p1 = tmp_28_fu_2045_p3;

assign zext_ln85_4_fu_2280_p1 = tmp_37_fu_2264_p3;

assign zext_ln85_5_fu_2499_p1 = tmp_45_fu_2483_p3;

assign zext_ln85_6_fu_2718_p1 = tmp_53_fu_2702_p3;

assign zext_ln85_7_fu_2937_p1 = tmp_61_fu_2921_p3;

assign zext_ln85_8_fu_3119_p1 = tmp_s_fu_3113_p3;

assign zext_ln85_9_fu_1008_p1 = tmp_1_fu_1000_p3;

assign zext_ln85_fu_1404_p1 = tmp_4_fu_1388_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10
