`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_4(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111111011000001111111001111110000000000011111111111111110101001010000000010000110100000000010011011000000000111110000000000110010110111111111111100101;
		2'd1: data <= 153'b000000000011011000000001110111000100000000110000110111111111000001001111111100000100111111110111101011111111111110111001111110101011110100000000000001011;
		2'd2: data <= 153'b111111101101000100000000111011111000000010000001111000000000001000001111110000111001011111111110100111000000100101001011111111001001000100000000100101000;
		2'd3: data <= 153'b000000000101000001111111100101111000000000111111001111111111010001101111110011001000000000000010101110000000001111011000000000010010101111111111110010100;
		endcase
		end
	end
	assign dout = data;
endmodule
