

================================================================
== Vitis HLS Report for 'OutputBuffer_Pipeline_VITIS_LOOP_329_1'
================================================================
* Date:           Wed Nov  2 23:06:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_329_1  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln329_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %trunc_ln329_1"   --->   Operation 8 'read' 'trunc_ln329_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln329_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln329"   --->   Operation 9 'read' 'sext_ln329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln329_cast = sext i60 %sext_ln329_read"   --->   Operation 10 'sext' 'sext_ln329_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 0, i29 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%overall_addr = load i29 %i"   --->   Operation 14 'load' 'overall_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln329 = icmp_eq  i29 %overall_addr, i29 %trunc_ln329_1_read" [FC_Layer.cpp:329]   --->   Operation 15 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.13ns)   --->   "%add_ln335 = add i29 %overall_addr, i29 1" [FC_Layer.cpp:335]   --->   Operation 16 'add' 'add_ln335' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %.split2, void %._crit_edge.loopexit.exitStub" [FC_Layer.cpp:329]   --->   Operation 17 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i29 %overall_addr"   --->   Operation 18 'trunc' 'trunc_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln640, i4 0"   --->   Operation 19 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i29 %overall_addr"   --->   Operation 20 'trunc' 'trunc_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_65_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln640_1, i2 0"   --->   Operation 21 'bitconcatenate' 'tmp_65_cast' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln640 = add i10 %tmp_cast, i10 %tmp_65_cast"   --->   Operation 22 'add' 'add_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i10 %add_ln640"   --->   Operation 23 'zext' 'zext_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_buf_addr = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640"   --->   Operation 24 'getelementptr' 'output_buf_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln640 = or i10 %add_ln640, i10 1"   --->   Operation 25 'or' 'or_ln640' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln640_1 = zext i10 %or_ln640"   --->   Operation 26 'zext' 'zext_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_buf_addr_1 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_1"   --->   Operation 27 'getelementptr' 'output_buf_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr"   --->   Operation 28 'load' 'output_buf_load' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%output_buf_load_1 = load i10 %output_buf_addr_1"   --->   Operation 29 'load' 'output_buf_load_1' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln335 = store i29 %add_ln335, i29 %i" [FC_Layer.cpp:335]   --->   Operation 30 'store' 'store_ln335' <Predicate = (!icmp_ln329)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln640_1 = or i10 %add_ln640, i10 2"   --->   Operation 31 'or' 'or_ln640_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln640_2 = zext i10 %or_ln640_1"   --->   Operation 32 'zext' 'zext_ln640_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_buf_addr_2 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_2"   --->   Operation 33 'getelementptr' 'output_buf_addr_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln640_2 = or i10 %add_ln640, i10 3"   --->   Operation 34 'or' 'or_ln640_2' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln640_3 = zext i10 %or_ln640_2"   --->   Operation 35 'zext' 'zext_ln640_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%output_buf_addr_3 = getelementptr i32 %output_buf, i64 0, i64 %zext_ln640_3"   --->   Operation 36 'getelementptr' 'output_buf_addr_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%output_buf_load = load i10 %output_buf_addr"   --->   Operation 37 'load' 'output_buf_load' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%output_buf_load_1 = load i10 %output_buf_addr_1"   --->   Operation 38 'load' 'output_buf_load_1' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 39 [2/2] (1.29ns)   --->   "%output_buf_load_2 = load i10 %output_buf_addr_2"   --->   Operation 39 'load' 'output_buf_load_2' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%output_buf_load_3 = load i10 %output_buf_addr_3"   --->   Operation 40 'load' 'output_buf_load_3' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ifc1_addr = getelementptr i128 %ifc1, i64 %sext_ln329_cast" [FC_Layer.cpp:329]   --->   Operation 41 'getelementptr' 'ifc1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (1.29ns)   --->   "%output_buf_load_2 = load i10 %output_buf_addr_2"   --->   Operation 43 'load' 'output_buf_load_2' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 44 [1/2] (1.29ns)   --->   "%output_buf_load_3 = load i10 %output_buf_addr_3"   --->   Operation 44 'load' 'output_buf_load_3' <Predicate = (!icmp_ln329)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [FC_Layer.cpp:319]   --->   Operation 45 'specloopname' 'specloopname_ln319' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_55_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %output_buf_load_3, i32 %output_buf_load_2, i32 %output_buf_load_1, i32 %output_buf_load"   --->   Operation 46 'bitconcatenate' 'p_Result_55_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (7.30ns)   --->   "%write_ln335 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %ifc1_addr, i128 %p_Result_55_3, i16 65535" [FC_Layer.cpp:335]   --->   Operation 47 'write' 'write_ln335' <Predicate = (!icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln329)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.23ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('overall_addr') on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln640') [24]  (0.933 ns)
	'getelementptr' operation ('output_buf_addr') [26]  (0 ns)
	'load' operation ('output_buf_load') on array 'output_buf' [37]  (1.3 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('output_buf_load') on array 'output_buf' [37]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('output_buf_load_2') on array 'output_buf' [39]  (1.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln335', FC_Layer.cpp:335) on port 'ifc1' (FC_Layer.cpp:335) [42]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
