AuthorID,Author,Date,Content,Attachments,Reactions
"709384666909507634","egorxe","2025-12-07T11:20:09.3150000+00:00","OR can only use LEF abstract + Liberty for macros and OpenSTA is able use Verilog netlists + SPEFs instead for more precise timing. But you're right, even if it would be possible to load netlists into OR, it wouldn't help antenna analysis anyway. So the only ways to reliably avoid antennas on wires going through the macro ports seem to be either to locate them on the top  routing layer or to buffer them on both sides.","",""
