{
  "name": "STM32F058C8",
  "core": "cortex-m0",
  "clock": "48MHz",
  "flashStart": "0x08000000",
  "flashSizeHex": "0x00010000",
  "flashSizeK": "64K",
  "flashPageSize": "1024",
  "ramStart": "0x20000000",
  "ramEnd": "0x20002000",
  "ramSizeHex": "0x00002000",
  "ramSizeK": "8K",
  "heapSize": "0",
  "stackSize": "100",
  "makefileFPU": "",
  "makefileFLOATABI": "",
  "startupFPU": "softvfp",
  "timer": "8",
  "adc": "13",
  "spi": "2",
  "i2c": "2",
  "usart": "2",
  "gpio": "48",
  "jlinkTaskDevice": "STM32F058C8",
  "openocdTaskDevice": "stm32f0x",
  "svd": "STM32F0x8",
  "define": "STM32F058xx",
  "include": "stm32f058xx",
  "interrupts": [
    "Reset_Handler",
    "NMI_Handler",
    "HardFault_Handler",
    "0",
    "0",
    "0",
    "0",
    "0",
    "0",
    "0",
    "SVC_Handler",
    "0",
    "0",
    "PendSV_Handler",
    "SysTick_Handler",
    "WWDG_IRQHandler",
    "0",
    "RTC_IRQHandler",
    "FLASH_IRQHandler",
    "RCC_IRQHandler",
    "EXTI0_1_IRQHandler",
    "EXTI2_3_IRQHandler",
    "EXTI4_15_IRQHandler",
    "TSC_IRQHandler",
    "DMA1_Channel1_IRQHandler",
    "DMA1_Channel2_3_IRQHandler",
    "DMA1_Channel4_5_IRQHandler",
    "ADC1_COMP_IRQHandler",
    "TIM1_BRK_UP_TRG_COM_IRQHandler",
    "TIM1_CC_IRQHandler",
    "TIM2_IRQHandler",
    "TIM3_IRQHandler",
    "TIM6_DAC_IRQHandler",
    "0",
    "TIM14_IRQHandler",
    "TIM15_IRQHandler",
    "TIM16_IRQHandler",
    "TIM17_IRQHandler",
    "I2C1_IRQHandler",
    "I2C1_IRQHandler",
    "SPI1_IRQHandler",
    "SPI2_IRQHandler",
    "USART1_IRQHandler",
    "USART2_IRQHandler",
    "0",
    "CEC_CAN_IRQHandler"
  ]
}