{"John S. Mayo": [0, ["Design automation - lessons of the past, challenges for the future", ["John S. Mayo"], "http://dl.acm.org/citation.cfm?id=800630", 2, "dac", 1983]], "Robert J. Camoin": [0, ["Central DA and its role: An executive view", ["Robert J. Camoin"], "http://dl.acm.org/citation.cfm?id=800631", 0, "dac", 1983]], "Winfried Hahn": [7.078438096080886e-12, ["Computer Design Language - Version Munich (CDLM) a modern multi-level language", ["Winfried Hahn"], "http://dl.acm.org/citation.cfm?id=800632", 8, "dac", 1983]], "Jeremy Dion": [0, ["Programmimg languages for hardware description", ["Peter Robinson", "Jeremy Dion"], "http://dl.acm.org/citation.cfm?id=800633", 5, "dac", 1983]], "Svend E. Knudsen": [0, ["Zeus: A hardware description language for VLSI", ["Karl J. Lieberherr", "Svend E. Knudsen"], "http://dl.acm.org/citation.cfm?id=800634", 7, "dac", 1983]], "Adam Pawlak": [0, ["Microprocessor systems modeling with MODLAN", ["Adam Pawlak"], "http://dl.acm.org/citation.cfm?id=800635", 0, "dac", 1983], ["Microprocessor systems modeling with MODLAN", ["Adam Pawlak"], "http://dl.acm.org/citation.cfm?id=800764", 8, "dac", 1983]], "Shlomo Weiss": [0, ["Chip assemblers: Concepts and capabilities", ["Randy H. Katz", "Shlomo Weiss"], "http://dl.acm.org/citation.cfm?id=800636", 6, "dac", 1983]], "Neil Weste": [0, ["A vertically integrated VLSI design environment", ["Jonathan B. Rosenberg", "David G. Boyer", "John A. Dallen", "Stephen W. Daniel", "Charles J. Poirier", "John Poulton", "C. Durward Rogers", "Neil Weste"], "http://dl.acm.org/citation.cfm?id=800637", 8, "dac", 1983]], "L. Crawley": [0, ["IBM FSD VLSI chip design methodology", ["K. Ahdoot", "Rita R. Alvarodiaz", "L. Crawley"], "http://dl.acm.org/citation.cfm?id=800638", 7, "dac", 1983]], "Arthur W. Wetzel": [0, ["The IC Module Compiler, a VLSI system design aid", ["N. J. Elias", "Arthur W. Wetzel"], "http://dl.acm.org/citation.cfm?id=800639", 4, "dac", 1983]], "Zvonko G. Vranesic": [0, ["On fault detection in CMOS logic networks", ["Kuang-Wei Chiang", "Zvonko G. Vranesic"], "http://dl.acm.org/citation.cfm?id=800640", 7, "dac", 1983]], "Paolo Prinetto": [0, ["A new integrated system for PLA testing and verification", ["Fabio Somenzi", "Silvano Gai", "Marco Mezzalama", "Paolo Prinetto"], "http://dl.acm.org/citation.cfm?id=800641", 7, "dac", 1983]], "Vishwani D. Agrawal": [0, ["Test generation for MOS circuits using D-algorithm", ["Sunil K. Jain", "Vishwani D. Agrawal"], "http://dl.acm.org/citation.cfm?id=800642", 7, "dac", 1983]], "Hideo Fujiwara": [0, ["Test generation for scan design circuits with tri-state modules and bidirectional terminals", ["Takuji Ogihara", "Shinichi Murai", "Yuzo Takamatsu", "Kozo Kinoshita", "Hideo Fujiwara"], "http://dl.acm.org/citation.cfm?id=800643", 8, "dac", 1983]], "Steve Sapiro": [0, ["Engineering Workstations: Tools or toys?", ["Steve Sapiro"], "http://dl.acm.org/citation.cfm?id=800644", 2, "dac", 1983]], "J. Robert Logan": [0, ["Design/synthesis workshop session", ["J. Robert Logan"], "http://dl.acm.org/citation.cfm?id=800645", 2, "dac", 1983]], "Peter N. Marinos": [0, ["An interactive simulation facility for the evaluation of shared-resource architectures (Parallel ARchitecture SIMulator - PARSIM)", ["John A. Board Jr.", "Peter N. Marinos"], "http://dl.acm.org/citation.cfm?id=800646", 10, "dac", 1983]], "John Monahan": [0, ["Aquarius: Logic simulation on an Engineering Workstation", ["Andrew Sangster", "John Monahan"], "http://dl.acm.org/citation.cfm?id=800647", 7, "dac", 1983]], "Guido Arnout": [0, ["BIMOS, an MOS oriented multi-level logic simulator", ["Piet Stevens", "Guido Arnout"], "http://dl.acm.org/citation.cfm?id=800648", 7, "dac", 1983]], "Chak-Kuen Wong": [0, ["An algorithm to compact a VLSI symbolic layout with mixed constraints", ["Yuh-Zen Liao", "Chak-Kuen Wong"], "http://dl.acm.org/citation.cfm?id=800649", 6, "dac", 1983]], "Hiroyuki Watanabe": [0, ["Graph-optimization techniques for IC layout and compaction", ["Gershon Kedem", "Hiroyuki Watanabe"], "http://dl.acm.org/citation.cfm?id=800650", 8, "dac", 1983]], "Werner L. Schiele": [0, ["Improved compaction by minimized length of wires", ["Werner L. Schiele"], "http://dl.acm.org/citation.cfm?id=800651", 7, "dac", 1983]], "Hriday R. Prasad": [0, ["Tutorial - Group Technology", ["Hriday R. Prasad"], "http://dl.acm.org/citation.cfm?id=800652", 0, "dac", 1983]], "F. W. Day": [0, ["Computer Aided Software Engineering (CASE)", ["F. W. Day"], "http://dl.acm.org/citation.cfm?id=800653", 8, "dac", 1983]], "Steven J. Ollanik": [0, ["Software architecture for the implementation of a Computer-Aided Engineering system", ["Charles L. Leath", "Steven J. Ollanik"], "http://dl.acm.org/citation.cfm?id=800654", 6, "dac", 1983]], "Christopher F. Herot": [0, ["Program visualization: Graphics support for software development", ["David Kramlich", "Gretchen P. Brown", "Richard T. Carling", "Christopher F. Herot"], "http://dl.acm.org/citation.cfm?id=800655", 7, "dac", 1983]], "Kyoji Tomita": [0, ["HAL: A block level HArdware Logic simulator", ["Tohru Sasaki", "Nobuhiko Koike", "Kenji Ohmori", "Kyoji Tomita"], "http://dl.acm.org/citation.cfm?id=800656", 7, "dac", 1983]], "Lin S. Woo": [0.0028061874909326434, ["Simulating pass transistor circuits using logic simulation machines", ["Zeev Barzilai", "Leendert M. Huisman", "Gabriel M. Silberman", "Donald T. Tang", "Lin S. Woo"], "http://dl.acm.org/citation.cfm?id=800657", 7, "dac", 1983]], "Eric A. Slutz": [0, ["Placement algorithms for custom VLSI", ["Kenneth J. Supowit", "Eric A. Slutz"], "http://dl.acm.org/citation.cfm?id=800658", 7, "dac", 1983]], "Melvin A. Breuer": [0, ["A module interchange placement machine", ["Alexander Iosupovicz", "Clarence King", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=800659", 4, "dac", 1983], ["A placement algorithm for array processors", ["Dah-Juh Chyan", "Melvin A. Breuer"], "http://dl.acm.org/citation.cfm?id=800661", 7, "dac", 1983]], "Yasuhiro Ohno": [0, ["Automatic placement algorithms for high packing density V L S I", ["Tokinori Kozawa", "Hidekazu Terai", "Tatsuki Ishii", "Michiyoshi Hayase", "Chihei Miura", "Yasushi Ogawa", "Kuniaki Kishida", "Norio Yamada", "Yasuhiro Ohno"], "http://dl.acm.org/citation.cfm?id=800660", 7, "dac", 1983]], "Francine S. Frome": [0, ["Incorporating the human factor in color CAD systems", ["Francine S. Frome"], "http://dl.acm.org/citation.cfm?id=800662", 7, "dac", 1983]], "Nandakumar N. Tendolkar": [0, ["Diagnosis of TCM failures in the IBM 3081 Processor complex", ["Nandakumar N. Tendolkar"], "http://dl.acm.org/citation.cfm?id=800663", 5, "dac", 1983]], "Charles E. Radke": [0, ["Quality level and fault coverage for multichip modules", ["E. Kofi Vida-Torku", "Charles E. Radke"], "http://dl.acm.org/citation.cfm?id=800664", 6, "dac", 1983]], "Daniel P. Siewiorek": [0, ["Functional testing of digital systems", ["Kwok-Woon Lai", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800665", 7, "dac", 1983], ["Facet: A procedure for the automated synthesis of digital systems", ["Chia-Jeng Tseng", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800713", 7, "dac", 1983], ["Experiments with the SLIM Circuit Compactor", ["Ralph McGarity", "Daniel P. Siewiorek"], "http://dl.acm.org/citation.cfm?id=800755", 7, "dac", 1983]], "David T. Miller": [0, ["Critical path tracing - an alternative to fault simulation", ["Miron Abramovici", "Premachandran R. Menon", "David T. Miller"], "http://dl.acm.org/citation.cfm?id=800666", 7, "dac", 1983]], "Vijay Pitchumani": [0, ["Formal verification of a real-time hardware design", ["Zerksis D. Umrigar", "Vijay Pitchumani"], "http://dl.acm.org/citation.cfm?id=800667", 7, "dac", 1983]], "Anthony S. Wojcik": [0, ["Formal design verification of digital systems", ["Anthony S. Wojcik"], "http://dl.acm.org/citation.cfm?id=800668", 7, "dac", 1983]], "Robert Brian Cutler": [0, ["Automating mask layout and specification panel session", ["Robert Brian Cutler"], "http://dl.acm.org/citation.cfm?id=800669", 2, "dac", 1983]], "Larry N. Dunn": [0, ["An overview of the design and verification subsystem of the Engineering Design System", ["Larry N. Dunn"], "http://dl.acm.org/citation.cfm?id=800670", 2, "dac", 1983]], "Paul W. Horstmann": [0, ["A logic design front-end for improved engineering productivity", ["Frank Rubin", "Paul W. Horstmann"], "http://dl.acm.org/citation.cfm?id=800671", 7, "dac", 1983]], "F. J. Magistro": [0, ["Structured design verification: Function and timing", ["C. J. Rimkus", "Michael R. Wayne", "D. D. Cheng", "F. J. Magistro"], "http://dl.acm.org/citation.cfm?id=800672", 7, "dac", 1983]], "J. B. Bendas": [0, ["Design through transformation", ["J. B. Bendas"], "http://dl.acm.org/citation.cfm?id=800673", 4, "dac", 1983]], "Dieter A. Mlynski": [0, ["Routing method for VLSI design using irregular cells", ["Hans-Jurgen Rothermel", "Dieter A. Mlynski"], "http://dl.acm.org/citation.cfm?id=800674", 6, "dac", 1983]], "Kenneth J. Supowit": [0, ["Reducing channel density in standard cell layout", ["Kenneth J. Supowit"], "http://dl.acm.org/citation.cfm?id=800675", 7, "dac", 1983]], "John K. Ousterhout": [0, ["Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool", ["Robert N. Mayo", "John K. Ousterhout"], "http://dl.acm.org/citation.cfm?id=800676", 7, "dac", 1983]], "James R. Warner": [0, ["Importance of device independence to the CADCAM industry", ["James R. Warner"], "http://dl.acm.org/citation.cfm?id=800677", 2, "dac", 1983]], "Toshihiko Yahara": [0, ["A multiple media delay simulator for MOS LSI circuits", ["Kaoru Okazaki", "Tomoko Moriya", "Toshihiko Yahara"], "http://dl.acm.org/citation.cfm?id=800678", 7, "dac", 1983]], "A. Gupta": [0, ["Design aids for the simulation of bipolar gate arrays", ["Patrick Kozak", "Ajoy K. Bose", "A. Gupta"], "http://dl.acm.org/citation.cfm?id=800679", 7, "dac", 1983]], "Vijaya Ramachandran": [0, ["An improved switch-level simulator for MOS circuits", ["Vijaya Ramachandran"], "http://dl.acm.org/citation.cfm?id=800680", 7, "dac", 1983]], "Dilip K. Bhavsar": [0, ["Design For Test Calculus: An algorithm for DFT rules checking", ["Dilip K. Bhavsar"], "http://dl.acm.org/citation.cfm?id=800681", 8, "dac", 1983]], "J. F. McDonald": [0, ["Measured performance of a programmed implementation of the subscripted D-Algorithm", ["C. Benmehrez", "J. F. McDonald"], "http://dl.acm.org/citation.cfm?id=800682", 8, "dac", 1983]], "Charles Paulson": [0, ["Classes of diagnostic tests", ["Charles Paulson"], "http://dl.acm.org/citation.cfm?id=800683", 7, "dac", 1983]], "Beverly Messick Huey": [0, ["Petri Net based search directing heuristics for test generation", ["E. Kofi Vida-Torku", "Beverly Messick Huey"], "http://dl.acm.org/citation.cfm?id=800684", 8, "dac", 1983]], "Ulrich Lauther": [0, ["HEX: An instruction-driven approach to feature extraction", ["Mark Hofmann", "Ulrich Lauther"], "http://dl.acm.org/citation.cfm?id=800685", 6, "dac", 1983]], "William J. Herman": [0, ["Hierarchical circuit extraction with detailed parasitic capacitance", ["Gary M. Tarolli", "William J. Herman"], "http://dl.acm.org/citation.cfm?id=800686", 9, "dac", 1983]], "Lawrence P. McNamee": [0, ["Symbolic Parasitic Extractor for Circuit Simulation (SPECS)", ["J. D. Bastian", "M. Ellement", "Priscilla J. Fowler", "C. E. Huang", "Lawrence P. McNamee"], "http://dl.acm.org/citation.cfm?id=800687", 7, "dac", 1983]], "Erich Barke": [0, ["A layout verification system for analog bipolar integrated circuits", ["Erich Barke"], "http://dl.acm.org/citation.cfm?id=800688", 7, "dac", 1983]], "Norihiro Nakajima": [0, ["Solid model in geometric modelling system: HICAD", ["Shinji Tokumasu", "Yoshio Kunitomo", "Yoshimi Ohta", "Shigeru Yamamoto", "Norihiro Nakajima"], "http://dl.acm.org/citation.cfm?id=800689", 7, "dac", 1983]], "King-Sun Fu": [0, ["Integration of solid modeling and data base management for CAD/CAM", ["Yung-Chia Lee", "King-Sun Fu"], "http://dl.acm.org/citation.cfm?id=800690", 7, "dac", 1983]], "Paul S. Strauss": [0, ["UNIGRAFIX", ["Carlo H. Sequin", "Paul S. Strauss"], "http://dl.acm.org/citation.cfm?id=800691", 8, "dac", 1983]], "J. C. Vignat": [0, ["VERDI: A computer aided design system for development and city planning", ["M. Bouyat", "H. Botta", "J. C. Vignat"], "http://dl.acm.org/citation.cfm?id=800692", 4, "dac", 1983]], "Gayla J. Von Ehr": [0, ["Workshop - technology design rules for design automation", ["Ronald Waxman", "Melvin F. Heilweil", "Tom Reinke", "Robert J. Smith II", "Gayla J. Von Ehr"], "http://dl.acm.org/citation.cfm?id=800693", 2, "dac", 1983], ["Position paper role of technology design rules in Design Automation", ["Gayla J. Von Ehr"], "http://dl.acm.org/citation.cfm?id=800697", 0, "dac", 1983]], "Melvin F. Heilweil": [0, ["Technology rules- the other side of technology dependent code", ["Melvin F. Heilweil"], "http://dl.acm.org/citation.cfm?id=800694", 0, "dac", 1983]], "Robert J. Smith II": [0, ["Technology-independent circuit layout", ["Robert J. Smith II"], "http://dl.acm.org/citation.cfm?id=800695", 4, "dac", 1983]], "Thomas R. Reinke": [0, ["Technology design rules - a user's perspective", ["Thomas R. Reinke"], "http://dl.acm.org/citation.cfm?id=800696", 0, "dac", 1983]], "David R. Tryon": [0, ["Statistical techniques of timing verification", ["James H. Shelly", "David R. Tryon"], "http://dl.acm.org/citation.cfm?id=800698", 7, "dac", 1983]], "Toshio Nakano": [0, ["Path delay analysis for hierarchical building block layout system", ["Eiji Tamura", "Kimihiro Ogawa", "Toshio Nakano"], "http://dl.acm.org/citation.cfm?id=800699", 8, "dac", 1983]], "Norman P. Jouppi": [0, ["Timing analysis for nMOS VLSI", ["Norman P. Jouppi"], "http://dl.acm.org/citation.cfm?id=800700", 8, "dac", 1983]], "Alice C. Parker": [0, ["The effect of register-transfer design tradeoffs on chip area and performance", ["John J. Granacki", "Alice C. Parker"], "http://dl.acm.org/citation.cfm?id=800701", 6, "dac", 1983]], "Joseph C. Werbickas": [0, ["VGAUA: The Variable Geometry Automated Universal Array layout System", ["David C. Smith", "Richard Noto", "Fred Borgini", "Shanti S. Sharma", "Joseph C. Werbickas"], "http://dl.acm.org/citation.cfm?id=800702", 5, "dac", 1983]], "A. Feller": [0, ["APSS: An automatic PLA synthesis system", ["M. W. Stebnisky", "M. J. McGinnis", "Joseph C. Werbickas", "Rathin Putatunda", "A. Feller"], "http://dl.acm.org/citation.cfm?id=800703", 6, "dac", 1983]], "Timo Mukari": [0, ["Integrated computer aided design, documentation and manufacturing system for PCB electronics", ["Mikko Tervonen", "Hannu Lehikoinen", "Timo Mukari"], "http://dl.acm.org/citation.cfm?id=800704", 8, "dac", 1983]], "John D. Litke": [0, ["\"Minimizing PWB NC drilling\"", ["John D. Litke"], "http://dl.acm.org/citation.cfm?id=800705", 4, "dac", 1983]], "J. Drier": [0, ["Simplification of CNC programming for PWB routing", ["J. Drier"], "http://dl.acm.org/citation.cfm?id=800706", 0, "dac", 1983]], "Tetsuro Kiyomatsu": [0, ["Partitioning and placement technique for bus-structured PWB", ["Gotaro Odawara", "Kazuhiko Iijima", "Tetsuro Kiyomatsu"], "http://dl.acm.org/citation.cfm?id=800707", 8, "dac", 1983]], "Sungho Kang": [1, ["Linear ordering and application to placement", ["Sungho Kang"], "http://dl.acm.org/citation.cfm?id=800708", 8, "dac", 1983]], "Tamotsu Kasai": [0, ["Placement of circuit modules using a graph space approach", ["Kunio Fukunaga", "Shoichiro Yamada", "Harold S. Stone", "Tamotsu Kasai"], "http://dl.acm.org/citation.cfm?id=800709", 7, "dac", 1983]], "Michael C. McFarland": [0, ["Computer-aided partitioning of behavioral hardware descriptions", ["Michael C. McFarland"], "http://dl.acm.org/citation.cfm?id=800710", 7, "dac", 1983]], "Donald E. Thomas": [0, ["The VLSI Design Automation Assistant: Prototype system", ["Thaddeus J. Kowalski", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800711", 5, "dac", 1983], ["A method of automatic data path synthesis", ["Charles Y. Hitchcock III", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800712", 6, "dac", 1983], ["Behavioral level transformation in the CMU-DA system", ["Robert A. Walker", "Donald E. Thomas"], "http://dl.acm.org/citation.cfm?id=800761", 2, "dac", 1983]], "Frederic I. Parke": [0, ["N.mPc: A retrospective", ["Charles W. Rose", "Greg Ordy", "Frederic I. Parke"], "http://dl.acm.org/citation.cfm?id=800714", 9, "dac", 1983]], "Roy L. Druian": [0, ["Functional models for VLSI design", ["Roy L. Druian"], "http://dl.acm.org/citation.cfm?id=800715", 9, "dac", 1983]], "John Welsh": [0, ["Functional simulation shortens the development cycle of a new computer", ["Raymond Cheng", "Brian Griffin", "Kun Katsumata", "John Welsh"], "http://dl.acm.org/citation.cfm?id=800716", 5, "dac", 1983]], "Charles W. Rose": [0, ["The N.2 System", ["Greg Ordy", "Charles W. Rose"], "http://dl.acm.org/citation.cfm?id=800717", 7, "dac", 1983]], "Paul Bassett": [0, ["Computer Aided Programming", ["Paul Bassett"], "http://dl.acm.org/citation.cfm?id=800718", 3, "dac", 1983]], "Alberto L. Sangiovanni-Vincentelli": [0, ["PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays", ["Giovanni De Micheli", "Alberto L. Sangiovanni-Vincentelli"], "http://dl.acm.org/citation.cfm?id=800719", 8, "dac", 1983]], "Daniel E. Atkins": [0, ["Bounds on the saved area ratio due to PLA folding", ["Wentai Liu", "Daniel E. Atkins"], "http://dl.acm.org/citation.cfm?id=800720", 7, "dac", 1983]], "V. Michael Powers": [0, ["PRONTO: Quick PLA product reduction", ["Jorge Martinez-Carballido", "V. Michael Powers"], "http://dl.acm.org/citation.cfm?id=800721", 8, "dac", 1983]], "Yue-Sun Kuo": [0, ["Optimum reduction of programmable logic array", ["T. C. Hu", "Yue-Sun Kuo"], "http://dl.acm.org/citation.cfm?id=800722", 6, "dac", 1983]], "Ernest L. Hall": [0, ["Robots in design (Panel Discussion)", ["Ernest L. Hall"], "http://dl.acm.org/citation.cfm?id=800723", 0, "dac", 1983]], "Sartaj Sahni": [0, ["Heuristics for the Circuit Realization Problem", ["James Cohoon", "Sartaj Sahni"], "http://dl.acm.org/citation.cfm?id=800724", 7, "dac", 1983]], "John V. Oldfield": [0, ["Binary Decision Diagrams: From abstract representations to physical implementations", ["Jose S. Metos", "John V. Oldfield"], "http://dl.acm.org/citation.cfm?id=800725", 4, "dac", 1983]], "Glen K. Okita": [0, ["Some Computer Aided Engineering System design principles", ["Henry L. Nattrass", "Glen K. Okita"], "http://dl.acm.org/citation.cfm?id=800726", 7, "dac", 1983]], "Chi-Ping Hsu": [0, ["General river routing algorithm", ["Chi-Ping Hsu"], "http://dl.acm.org/citation.cfm?id=800727", 6, "dac", 1983]], "Chang L. Liu": [0, ["A new channel routing problem", ["Hon Wai Leong", "Chang L. Liu"], "http://dl.acm.org/citation.cfm?id=800728", 7, "dac", 1983]], "Richard N. Pelavin": [0, ["Hierarchical channel router", ["Michael Burstein", "Richard N. Pelavin"], "http://dl.acm.org/citation.cfm?id=800729", 7, "dac", 1983]], "Stanley Wong": [0, ["The relational data model for CAD(Tutorial/Panel/Workshop): Close encounters of the third normal form", ["Stanley Wong"], "http://dl.acm.org/citation.cfm?id=800730", 0, "dac", 1983]], "Mark N. Haynie": [0, ["Tutorial: The relational data model for Design Automation", ["Mark N. Haynie"], "http://dl.acm.org/citation.cfm?id=800731", 9, "dac", 1983]], "Dwight D. Hill": [0, ["Edisim and Edicap: Graphical simulator interfaces", ["Dwight D. Hill"], "http://dl.acm.org/citation.cfm?id=800732", 7, "dac", 1983]], "Gerry Musgrave": [0, ["An algebra for logic strength simulation", ["Peter Flake", "Philip Moorby", "Gerry Musgrave"], "http://dl.acm.org/citation.cfm?id=800733", 4, "dac", 1983]], "Ajoy K. Bose": [0, ["A data structure for MOS circuits", ["Chi-Yuan Lo", "Hao N. Nham", "Ajoy K. Bose"], "http://dl.acm.org/citation.cfm?id=800734", 6, "dac", 1983]], "Al Dewey": [0, ["VHSIC hardware description (VHDL) development program", ["Al Dewey"], "http://dl.acm.org/citation.cfm?id=800735", 4, "dac", 1983]], "C. O. Newton": [0, ["The UK5000 - successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test", ["J. R. Grierson", "B. Cosgrove", "Daniel Richert", "R. E. Halliwell", "Harold Kirk", "John C. Knight", "John A. McLean", "J. M. McGrail", "C. O. Newton"], "http://dl.acm.org/citation.cfm?id=800736", 8, "dac", 1983]], "G. L. Taylor": [0, ["Placement of irregular circuit elements on non-uniform gate arrays", ["Harold Kirk", "P. D. Crowhurst", "J. A. Skingley", "J. Dan Bowman", "G. L. Taylor"], "http://dl.acm.org/citation.cfm?id=800737", 7, "dac", 1983]], "M. A. Bozier": [0, ["Automatic routing of double layer gate arrays using a moving cursor", ["B. D. Prazic", "M. A. Bozier"], "http://dl.acm.org/citation.cfm?id=800738", 7, "dac", 1983]], "Patricia A. Young": [0, ["Optimisation of global routing for the UK5000 gate array by iteration", ["C. O. Newton", "Patricia A. Young"], "http://dl.acm.org/citation.cfm?id=800739", 7, "dac", 1983]], "Peter Robinson": [0, ["Automatic layout for gate arrays with one layer of metal", ["Peter Robinson"], "http://dl.acm.org/citation.cfm?id=800740", 7, "dac", 1983]], "Howard E. Krohn": [0, ["An over-cell gate array channel router", ["Howard E. Krohn"], "http://dl.acm.org/citation.cfm?id=800741", 6, "dac", 1983]], "Zahir A. Syed": [0, ["A new statistical model for gate array routing", ["Abbas El Gamal", "Zahir A. Syed"], "http://dl.acm.org/citation.cfm?id=800742", 4, "dac", 1983]], "P. Jennings": [0, ["A topology for semicustom array-structured LSI devices, and their automatic customisation", ["P. Jennings"], "http://dl.acm.org/citation.cfm?id=800743", 7, "dac", 1983]], "Neil DalCero": [0, ["Automatic batch processing in multilayer ceramic metallization", ["Neil DalCero"], "http://dl.acm.org/citation.cfm?id=800744", 4, "dac", 1983]], "Richard L. Simon": [0, ["CAD/CAM - the foundation for Computer Integrated Manufacturing", ["Richard L. Simon"], "http://dl.acm.org/citation.cfm?id=800745", 15, "dac", 1983]], "Alfred K. Susskind": [0, ["Test strategy for microprocessers", ["Sunil K. Jain", "Alfred K. Susskind"], "http://dl.acm.org/citation.cfm?id=800746", 6, "dac", 1983]], "Ernst G. Ulrich": [0, ["A design verification methodology based on concurrent simulation and clock suppression", ["Ernst G. Ulrich"], "http://dl.acm.org/citation.cfm?id=800747", 4, "dac", 1983]], "Richard J. Lipton": [0, ["Total stuct-at-fault testing by circuit transformation", ["Andrea S. LaPaugh", "Richard J. Lipton"], "http://dl.acm.org/citation.cfm?id=800748", 4, "dac", 1983]], "John M. Acken": [0, ["Testing for bridging faults (shorts) in CMOS circuits", ["John M. Acken"], "http://dl.acm.org/citation.cfm?id=800749", 2, "dac", 1983]], "Brij B. Popli": [0, ["ILS - interactive logic simulator", ["Gregory D. Jordan", "Brij B. Popli"], "http://dl.acm.org/citation.cfm?id=800750", 2, "dac", 1983]], "Anoop Gupta": [0, ["ACE: A Circuit Extractor", ["Anoop Gupta"], "http://dl.acm.org/citation.cfm?id=800751", 5, "dac", 1983]], "Hiroshi Fukuda": [0, ["MACH : a high-hitting pattern checker for VLSI mask data", ["Akira Tsukizoe", "Junya Sakemi", "Tokinori Kozawa", "Hiroshi Fukuda"], "http://dl.acm.org/citation.cfm?id=800752", 6, "dac", 1983]], "Ravi Apte": [0, ["Consistency checking for MOS/VLSI circuits", ["Ning-Sang Chang", "Ravi Apte"], "http://dl.acm.org/citation.cfm?id=800753", 2, "dac", 1983]], "Christopher J. Van Wyk": [0, ["Space efficient algorithms for VLSI artwork analysis", ["Thomas G. Szymanski", "Christopher J. Van Wyk"], "http://dl.acm.org/citation.cfm?id=800754", 6, "dac", 1983]], "Andre Leblond": [0, ["CAF: A computer-assisted floorplanning tool", ["Andre Leblond"], "http://dl.acm.org/citation.cfm?id=800756", 7, "dac", 1983]], "Anderew S. Moulton": [0, ["Laying the power and ground wires on a VLSI chip", ["Anderew S. Moulton"], "http://dl.acm.org/citation.cfm?id=800757", 2, "dac", 1983]], "Gigi Babcock": [0, ["The Transfer of University Software for Industry Use", ["Rossane Wyleczuk", "Lynn Meyer", "Gigi Babcock"], "http://dl.acm.org/citation.cfm?id=800758", 6, "dac", 1983]], "C. Costa": [0, ["A graphical tool for conceptual design of data base applications", ["Carlo Batini", "C. Costa"], "http://dl.acm.org/citation.cfm?id=800759", 12, "dac", 1983]], "James H. Tomkinson": [0, ["UCAD: Building Design Automation with general purpose software tools on UNIX", ["James H. Tomkinson"], "http://dl.acm.org/citation.cfm?id=800760", 14, "dac", 1983]], "N. Sharfman": [0, ["HOPLA-PLA optimization and synthesis", ["Shmuel Wimer", "N. Sharfman"], "http://dl.acm.org/citation.cfm?id=800762", 5, "dac", 1983]], "Samuel Chuquillanqui": [0, ["Internal connection problem in large optimized PLAs", ["Samuel Chuquillanqui"], "http://dl.acm.org/citation.cfm?id=800763", 8, "dac", 1983]]}