 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Core
Version: U-2022.12
Date   : Fri May 19 01:54:08 2023
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: b_multiply_r_reg[9]
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: x_next_reg[31]
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Core               G200K                 fsa0m_a_generic_core_tt1p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.50       0.50
  b_multiply_r_reg[9]/CK (QDFFRBN)         0.00       0.50 r
  b_multiply_r_reg[9]/Q (QDFFRBN)          0.67       1.17 r
  U1226/O (INV2)                           0.20       1.37 f
  U1078/O (INV3)                           0.32       1.68 r
  U1886/O (XNR2H)                          0.23       1.91 f
  U1057/O (ND2P)                           0.36       2.27 r
  U932/O (BUF1)                            0.49       2.76 r
  U3142/O (OAI22S)                         0.15       2.92 f
  U3233/S (FA1S)                           0.58       3.49 r
  U3240/S (FA1S)                           0.42       3.92 f
  U3243/S (FA1S)                           0.39       4.31 f
  U3427/CO (FA1S)                          0.41       4.72 f
  U3429/CO (FA1S)                          0.41       5.13 f
  U3436/S (FA1S)                           0.57       5.70 r
  U1561/S (FA1S)                           0.47       6.17 f
  U1171/O (NR2)                            0.47       6.64 r
  U3440/O (NR2)                            0.15       6.79 f
  U3752/O (AOI12HS)                        0.35       7.14 r
  U3760/O (OAI12H)                         0.16       7.31 f
  U3817/O (AO12)                           0.25       7.56 f
  U3818/O (AOI12HS)                        0.25       7.80 r
  U3819/O (OAI12HS)                        0.12       7.92 f
  U3820/O (XNR2HS)                         0.16       8.09 r
  U3821/O (MUX2)                           0.34       8.42 r
  U1245/O (ND2S)                           0.09       8.51 f
  U1244/O (NR2)                            0.19       8.71 r
  U1308/O (ND2P)                           0.08       8.79 f
  U1305/O (NR2P)                           0.16       8.96 r
  U1468/O (ND2P)                           0.08       9.04 f
  U1304/O (NR2P)                           0.16       9.20 r
  U1303/O (ND2P)                           0.08       9.28 f
  U1302/O (NR2P)                           0.16       9.44 r
  U1301/O (ND2P)                           0.08       9.53 f
  U1299/O (NR2P)                           0.16       9.69 r
  U1931/O (ND2P)                           0.08       9.77 f
  U1298/O (NR2P)                           0.11       9.88 r
  U1458/O (XNR2HS)                         0.07       9.95 f
  U5348/O (AO222)                          0.39      10.33 f
  x_next_reg[31]/D (QDFFRBN)               0.00      10.33 f
  data arrival time                                  10.33

  clock i_clk (rise edge)                 10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  x_next_reg[31]/CK (QDFFRBN)              0.00      10.40 r
  library setup time                      -0.06      10.34
  data required time                                 10.34
  -----------------------------------------------------------
  data required time                                 10.34
  data arrival time                                 -10.33
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
