

================================================================
== Vivado HLS Report for 'PE_2_13_s'
================================================================
* Date:           Thu May 27 10:26:13 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45| 0.150 us | 0.150 us |   45|   45|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       43|       43|        27|          1|          1|    18|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      856|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      589|    -|
|Register             |        0|      -|     2388|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     3413|     2746|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                  |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U739          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U738   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U737  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                        |                                        |        0|      5| 1025| 1045|    0|
    +---------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln323_fu_1383_p2                |     +    |      0|  0|   6|           5|           3|
    |c2_V_fu_1371_p2                     |     +    |      0|  0|   6|           5|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1380                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_634                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op150_write_state16    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_1365_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln323_fu_1389_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln343_1225_fu_1445_p2          |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_1226_fu_1450_p2          |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_1227_fu_1495_p2          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_1228_fu_1508_p2          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_1229_fu_1521_p2          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_1230_fu_1534_p2          |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_1231_fu_1547_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1232_fu_1560_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1233_fu_1573_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1234_fu_1586_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1235_fu_1599_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1236_fu_1612_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1237_fu_1625_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1238_fu_1638_p2          |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_1239_fu_1651_p2          |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln343_fu_1440_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln879_fu_1411_p2               |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln891_fu_1455_p2               |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_1395_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_1403_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1329_fu_1474_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1330_fu_1481_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1331_fu_1488_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1332_fu_1500_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1333_fu_1513_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1334_fu_1526_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1335_fu_1539_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1336_fu_1552_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1337_fu_1565_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1338_fu_1578_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1339_fu_1591_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1340_fu_1604_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1341_fu_1617_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1342_fu_1630_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1343_fu_1643_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_1344_fu_1656_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_1467_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 856|         137|         686|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter14                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                        |   9|          2|    1|          2|
    |ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_216_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_205_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_194_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_183_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_14_0_0595_phi_fu_172_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_15_0_0596_phi_fu_161_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_16_0_0597_phi_fu_150_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_315_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_304_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_293_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_282_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_271_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_260_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_249_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_238_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_227_p4   |   9|          2|   32|         64|
    |ap_phi_mux_p_0410_0_phi_fu_138_p4               |   9|          2|    5|         10|
    |ap_phi_mux_phi_ln341_phi_fu_325_p34             |  85|         17|   32|        544|
    |ap_phi_reg_pp0_iter13_phi_ln341_reg_322         |   9|          2|   32|         64|
    |ap_sig_allocacmp_local_L_tmp_0_0_0581_load      |   9|          2|   32|         64|
    |fifo_L_drain_out_V_blk_n                        |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n                         |   9|          2|    1|          2|
    |fifo_U_tmp_1_out_V_blk_n                        |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n                               |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n                              |   9|          2|    1|          2|
    |local_L_tmp_10_0_2_reg_743                      |  15|          3|   32|         96|
    |local_L_tmp_11_0_2_reg_682                      |  15|          3|   32|         96|
    |local_L_tmp_12_0_2_reg_621                      |  15|          3|   32|         96|
    |local_L_tmp_13_0_2_reg_560                      |  15|          3|   32|         96|
    |local_L_tmp_14_0_2_reg_499                      |  15|          3|   32|         96|
    |local_L_tmp_15_0_2_reg_438                      |  15|          3|   32|         96|
    |local_L_tmp_16_0_2_reg_377                      |  15|          3|   32|         96|
    |local_L_tmp_1_0_2_reg_1292                      |  15|          3|   32|         96|
    |local_L_tmp_2_0_2_reg_1231                      |  15|          3|   32|         96|
    |local_L_tmp_3_0_2_reg_1170                      |  15|          3|   32|         96|
    |local_L_tmp_4_0_2_reg_1109                      |  15|          3|   32|         96|
    |local_L_tmp_5_0_2_reg_1048                      |  15|          3|   32|         96|
    |local_L_tmp_6_0_2_reg_987                       |  15|          3|   32|         96|
    |local_L_tmp_7_0_2_reg_926                       |  15|          3|   32|         96|
    |local_L_tmp_8_0_2_reg_865                       |  15|          3|   32|         96|
    |local_L_tmp_9_0_2_reg_804                       |  15|          3|   32|         96|
    |p_0410_0_reg_134                                |   9|          2|    5|         10|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 589|        123| 1138|       3270|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln323_reg_1703                       |   5|   0|    5|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln341_reg_322  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_phi_ln341_reg_322  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_phi_ln341_reg_322  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_phi_ln341_reg_322  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln341_reg_322   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln341_reg_322   |  32|   0|   32|          0|
    |c2_V_reg_1693                            |   5|   0|    5|          0|
    |icmp_ln315_reg_1689                      |   1|   0|    1|          0|
    |icmp_ln323_reg_1723                      |   1|   0|    1|          0|
    |icmp_ln343_1225_reg_1762                 |   1|   0|    1|          0|
    |icmp_ln343_1226_reg_1767                 |   1|   0|    1|          0|
    |icmp_ln343_reg_1757                      |   1|   0|    1|          0|
    |icmp_ln879_reg_1743                      |   1|   0|    1|          0|
    |icmp_ln891_reg_1772                      |   1|   0|    1|          0|
    |local_L_tmp_10_0_0591_reg_212            |  32|   0|   32|          0|
    |local_L_tmp_10_0_2_reg_743               |  32|   0|   32|          0|
    |local_L_tmp_11_0_0592_reg_201            |  32|   0|   32|          0|
    |local_L_tmp_11_0_2_reg_682               |  32|   0|   32|          0|
    |local_L_tmp_12_0_0593_reg_190            |  32|   0|   32|          0|
    |local_L_tmp_12_0_2_reg_621               |  32|   0|   32|          0|
    |local_L_tmp_13_0_0594_reg_179            |  32|   0|   32|          0|
    |local_L_tmp_13_0_2_reg_560               |  32|   0|   32|          0|
    |local_L_tmp_14_0_0595_reg_168            |  32|   0|   32|          0|
    |local_L_tmp_14_0_2_reg_499               |  32|   0|   32|          0|
    |local_L_tmp_15_0_0596_reg_157            |  32|   0|   32|          0|
    |local_L_tmp_15_0_2_reg_438               |  32|   0|   32|          0|
    |local_L_tmp_16_0_0597_reg_146            |  32|   0|   32|          0|
    |local_L_tmp_16_0_2_reg_377               |  32|   0|   32|          0|
    |local_L_tmp_1_0_0582_reg_311             |  32|   0|   32|          0|
    |local_L_tmp_1_0_2_reg_1292               |  32|   0|   32|          0|
    |local_L_tmp_2_0_0583_reg_300             |  32|   0|   32|          0|
    |local_L_tmp_2_0_2_reg_1231               |  32|   0|   32|          0|
    |local_L_tmp_3_0_0584_reg_289             |  32|   0|   32|          0|
    |local_L_tmp_3_0_2_reg_1170               |  32|   0|   32|          0|
    |local_L_tmp_4_0_0585_reg_278             |  32|   0|   32|          0|
    |local_L_tmp_4_0_2_reg_1109               |  32|   0|   32|          0|
    |local_L_tmp_5_0_0586_reg_267             |  32|   0|   32|          0|
    |local_L_tmp_5_0_2_reg_1048               |  32|   0|   32|          0|
    |local_L_tmp_6_0_0587_reg_256             |  32|   0|   32|          0|
    |local_L_tmp_6_0_2_reg_987                |  32|   0|   32|          0|
    |local_L_tmp_7_0_0588_reg_245             |  32|   0|   32|          0|
    |local_L_tmp_7_0_2_reg_926                |  32|   0|   32|          0|
    |local_L_tmp_8_0_0589_reg_234             |  32|   0|   32|          0|
    |local_L_tmp_8_0_2_reg_865                |  32|   0|   32|          0|
    |local_L_tmp_9_0_0590_reg_223             |  32|   0|   32|          0|
    |local_L_tmp_9_0_2_reg_804                |  32|   0|   32|          0|
    |local_U_tmp_0_1_0580_fu_88               |  32|   0|   32|          0|
    |local_prev_V_0_0_0579_fu_84              |  32|   0|   32|          0|
    |p_0410_0_reg_134                         |   5|   0|    5|          0|
    |select_ln323_reg_1728                    |  32|   0|   32|          0|
    |select_ln333_reg_1738                    |  32|   0|   32|          0|
    |select_ln343_1344_reg_1776               |  32|   0|   32|          0|
    |tmp_220_reg_1752                         |  32|   0|   32|          0|
    |tmp_910_fu_96                            |  32|   0|   32|          0|
    |tmp_911_reg_1698                         |  32|   0|   32|          0|
    |tmp_913_reg_1733                         |  32|   0|   32|          0|
    |tmp_96_reg_1786                          |  32|   0|   32|          0|
    |tmp_fu_92                                |  32|   0|   32|          0|
    |tmp_s_reg_1781                           |  32|   0|   32|          0|
    |add_ln323_reg_1703                       |  64|  32|    5|          0|
    |icmp_ln315_reg_1689                      |  64|  32|    1|          0|
    |icmp_ln323_reg_1723                      |  64|  32|    1|          0|
    |icmp_ln879_reg_1743                      |  64|  32|    1|          0|
    |icmp_ln891_reg_1772                      |  64|  32|    1|          0|
    |p_0410_0_reg_134                         |  64|  32|    5|          0|
    |tmp_911_reg_1698                         |  64|  32|   32|          0|
    |tmp_913_reg_1733                         |  64|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2388| 256| 1954|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      PE<2, 13>     | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_out_V_din     | out |   32|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_full_n  |  in |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_U_tmp_1_out_V_write   | out |    1|   ap_fifo  | fifo_U_tmp_1_out_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

