{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668764466849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668764466856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 17:41:06 2022 " "Processing started: Fri Nov 18 17:41:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668764466856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764466856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_Key_3 -c FSM_Key_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_Key_3 -c FSM_Key_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764466856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668764467247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668764467247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/fsm_key_3/tb/tb_key_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/fsm_key_3/tb/tb_key_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Key_3 " "Found entity 1: TB_Key_3" {  } { { "../TB/TB_Key_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/TB/TB_Key_3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668764477008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764477008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_KEY_3.v(81) " "Verilog HDL information at FSM_KEY_3.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668764477011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga/fsm_key_3/src/fsm_key_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga/fsm_key_3/src/fsm_key_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Key_3 " "Found entity 1: FSM_Key_3" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668764477011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764477011 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle2dilter_down FSM_KEY_3.v(75) " "Verilog HDL Implicit Net warning at FSM_KEY_3.v(75): created implicit net for \"idle2dilter_down\"" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668764477011 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_Key_3 FSM_KEY_3.v(12) " "Verilog HDL Parameter Declaration warning at FSM_KEY_3.v(12): Parameter Declaration in module \"FSM_Key_3\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1668764477012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_Key_3 " "Elaborating entity \"FSM_Key_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668764477039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle2dilter_down FSM_KEY_3.v(75) " "Verilog HDL or VHDL warning at FSM_KEY_3.v(75): object \"idle2dilter_down\" assigned a value but never read" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668764477040 "|FSM_Key_3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "idle2filter_down FSM_KEY_3.v(14) " "Verilog HDL warning at FSM_KEY_3.v(14): object idle2filter_down used but never assigned" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1668764477040 "|FSM_Key_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "FSM_KEY_3.v(51) " "Verilog HDL Case Statement warning at FSM_KEY_3.v(51): case item expression covers a value already covered by a previous case item" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1668764477040 "|FSM_Key_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "FSM_KEY_3.v(59) " "Verilog HDL Case Statement warning at FSM_KEY_3.v(59): case item expression covers a value already covered by a previous case item" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1668764477040 "|FSM_Key_3"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "FSM_KEY_3.v(65) " "Verilog HDL Case Statement warning at FSM_KEY_3.v(65): case item expression covers a value already covered by a previous case item" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1668764477040 "|FSM_Key_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 FSM_KEY_3.v(104) " "Verilog HDL assignment warning at FSM_KEY_3.v(104): truncated value with size 32 to match size of target (20)" {  } { { "../SRC/FSM_KEY_3.v" "" { Text "D:/code-file/FPGA/FSM_Key_3/SRC/FSM_KEY_3.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668764477041 "|FSM_Key_3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668764477431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668764477721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA/FSM_Key_3/PRJ/output_files/FSM_Key_3.map.smsg " "Generated suppressed messages file D:/code-file/FPGA/FSM_Key_3/PRJ/output_files/FSM_Key_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764477742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668764477810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668764477810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668764477833 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668764477833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668764477833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668764477833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668764477846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 17:41:17 2022 " "Processing ended: Fri Nov 18 17:41:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668764477846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668764477846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668764477846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668764477846 ""}
