#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14e50b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14e5240 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14d72d0 .functor NOT 1, L_0x15387c0, C4<0>, C4<0>, C4<0>;
L_0x15385a0 .functor XOR 2, L_0x1538440, L_0x1538500, C4<00>, C4<00>;
L_0x15386b0 .functor XOR 2, L_0x15385a0, L_0x1538610, C4<00>, C4<00>;
v0x1532c50_0 .net *"_ivl_10", 1 0, L_0x1538610;  1 drivers
v0x1532d50_0 .net *"_ivl_12", 1 0, L_0x15386b0;  1 drivers
v0x1532e30_0 .net *"_ivl_2", 1 0, L_0x1535fc0;  1 drivers
v0x1532ef0_0 .net *"_ivl_4", 1 0, L_0x1538440;  1 drivers
v0x1532fd0_0 .net *"_ivl_6", 1 0, L_0x1538500;  1 drivers
v0x1533100_0 .net *"_ivl_8", 1 0, L_0x15385a0;  1 drivers
v0x15331e0_0 .net "a", 0 0, v0x152f060_0;  1 drivers
v0x1533280_0 .net "b", 0 0, v0x152f100_0;  1 drivers
v0x1533320_0 .net "c", 0 0, v0x152f1a0_0;  1 drivers
v0x15333c0_0 .var "clk", 0 0;
v0x1533460_0 .net "d", 0 0, v0x152f2e0_0;  1 drivers
v0x1533500_0 .net "out_pos_dut", 0 0, L_0x1538140;  1 drivers
v0x15335a0_0 .net "out_pos_ref", 0 0, L_0x1534ad0;  1 drivers
v0x1533640_0 .net "out_sop_dut", 0 0, L_0x1536350;  1 drivers
v0x15336e0_0 .net "out_sop_ref", 0 0, L_0x1509810;  1 drivers
v0x1533780_0 .var/2u "stats1", 223 0;
v0x1533820_0 .var/2u "strobe", 0 0;
v0x15338c0_0 .net "tb_match", 0 0, L_0x15387c0;  1 drivers
v0x1533990_0 .net "tb_mismatch", 0 0, L_0x14d72d0;  1 drivers
v0x1533a30_0 .net "wavedrom_enable", 0 0, v0x152f5b0_0;  1 drivers
v0x1533b00_0 .net "wavedrom_title", 511 0, v0x152f650_0;  1 drivers
L_0x1535fc0 .concat [ 1 1 0 0], L_0x1534ad0, L_0x1509810;
L_0x1538440 .concat [ 1 1 0 0], L_0x1534ad0, L_0x1509810;
L_0x1538500 .concat [ 1 1 0 0], L_0x1538140, L_0x1536350;
L_0x1538610 .concat [ 1 1 0 0], L_0x1534ad0, L_0x1509810;
L_0x15387c0 .cmp/eeq 2, L_0x1535fc0, L_0x15386b0;
S_0x14e53d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14e5240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14d76b0 .functor AND 1, v0x152f1a0_0, v0x152f2e0_0, C4<1>, C4<1>;
L_0x14d7a90 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x14d7e70 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x14d80f0 .functor AND 1, L_0x14d7a90, L_0x14d7e70, C4<1>, C4<1>;
L_0x14efc40 .functor AND 1, L_0x14d80f0, v0x152f1a0_0, C4<1>, C4<1>;
L_0x1509810 .functor OR 1, L_0x14d76b0, L_0x14efc40, C4<0>, C4<0>;
L_0x1533f50 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1533fc0 .functor OR 1, L_0x1533f50, v0x152f2e0_0, C4<0>, C4<0>;
L_0x15340d0 .functor AND 1, v0x152f1a0_0, L_0x1533fc0, C4<1>, C4<1>;
L_0x1534190 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x1534260 .functor OR 1, L_0x1534190, v0x152f100_0, C4<0>, C4<0>;
L_0x15342d0 .functor AND 1, L_0x15340d0, L_0x1534260, C4<1>, C4<1>;
L_0x1534450 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x15344c0 .functor OR 1, L_0x1534450, v0x152f2e0_0, C4<0>, C4<0>;
L_0x15343e0 .functor AND 1, v0x152f1a0_0, L_0x15344c0, C4<1>, C4<1>;
L_0x1534650 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x1534750 .functor OR 1, L_0x1534650, v0x152f2e0_0, C4<0>, C4<0>;
L_0x1534810 .functor AND 1, L_0x15343e0, L_0x1534750, C4<1>, C4<1>;
L_0x15349c0 .functor XNOR 1, L_0x15342d0, L_0x1534810, C4<0>, C4<0>;
v0x14d6c00_0 .net *"_ivl_0", 0 0, L_0x14d76b0;  1 drivers
v0x14d7000_0 .net *"_ivl_12", 0 0, L_0x1533f50;  1 drivers
v0x14d73e0_0 .net *"_ivl_14", 0 0, L_0x1533fc0;  1 drivers
v0x14d77c0_0 .net *"_ivl_16", 0 0, L_0x15340d0;  1 drivers
v0x14d7ba0_0 .net *"_ivl_18", 0 0, L_0x1534190;  1 drivers
v0x14d7f80_0 .net *"_ivl_2", 0 0, L_0x14d7a90;  1 drivers
v0x14d8200_0 .net *"_ivl_20", 0 0, L_0x1534260;  1 drivers
v0x152d5d0_0 .net *"_ivl_24", 0 0, L_0x1534450;  1 drivers
v0x152d6b0_0 .net *"_ivl_26", 0 0, L_0x15344c0;  1 drivers
v0x152d790_0 .net *"_ivl_28", 0 0, L_0x15343e0;  1 drivers
v0x152d870_0 .net *"_ivl_30", 0 0, L_0x1534650;  1 drivers
v0x152d950_0 .net *"_ivl_32", 0 0, L_0x1534750;  1 drivers
v0x152da30_0 .net *"_ivl_36", 0 0, L_0x15349c0;  1 drivers
L_0x7f5ba49ee018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x152daf0_0 .net *"_ivl_38", 0 0, L_0x7f5ba49ee018;  1 drivers
v0x152dbd0_0 .net *"_ivl_4", 0 0, L_0x14d7e70;  1 drivers
v0x152dcb0_0 .net *"_ivl_6", 0 0, L_0x14d80f0;  1 drivers
v0x152dd90_0 .net *"_ivl_8", 0 0, L_0x14efc40;  1 drivers
v0x152de70_0 .net "a", 0 0, v0x152f060_0;  alias, 1 drivers
v0x152df30_0 .net "b", 0 0, v0x152f100_0;  alias, 1 drivers
v0x152dff0_0 .net "c", 0 0, v0x152f1a0_0;  alias, 1 drivers
v0x152e0b0_0 .net "d", 0 0, v0x152f2e0_0;  alias, 1 drivers
v0x152e170_0 .net "out_pos", 0 0, L_0x1534ad0;  alias, 1 drivers
v0x152e230_0 .net "out_sop", 0 0, L_0x1509810;  alias, 1 drivers
v0x152e2f0_0 .net "pos0", 0 0, L_0x15342d0;  1 drivers
v0x152e3b0_0 .net "pos1", 0 0, L_0x1534810;  1 drivers
L_0x1534ad0 .functor MUXZ 1, L_0x7f5ba49ee018, L_0x15342d0, L_0x15349c0, C4<>;
S_0x152e530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14e5240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x152f060_0 .var "a", 0 0;
v0x152f100_0 .var "b", 0 0;
v0x152f1a0_0 .var "c", 0 0;
v0x152f240_0 .net "clk", 0 0, v0x15333c0_0;  1 drivers
v0x152f2e0_0 .var "d", 0 0;
v0x152f3d0_0 .var/2u "fail", 0 0;
v0x152f470_0 .var/2u "fail1", 0 0;
v0x152f510_0 .net "tb_match", 0 0, L_0x15387c0;  alias, 1 drivers
v0x152f5b0_0 .var "wavedrom_enable", 0 0;
v0x152f650_0 .var "wavedrom_title", 511 0;
E_0x14e3a20/0 .event negedge, v0x152f240_0;
E_0x14e3a20/1 .event posedge, v0x152f240_0;
E_0x14e3a20 .event/or E_0x14e3a20/0, E_0x14e3a20/1;
S_0x152e860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x152e530;
 .timescale -12 -12;
v0x152eaa0_0 .var/2s "i", 31 0;
E_0x14e38c0 .event posedge, v0x152f240_0;
S_0x152eba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x152e530;
 .timescale -12 -12;
v0x152eda0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x152ee80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x152e530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x152f830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14e5240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1534c80 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x1534d10 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1534eb0 .functor AND 1, L_0x1534c80, L_0x1534d10, C4<1>, C4<1>;
L_0x1534fc0 .functor NOT 1, v0x152f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1535170 .functor AND 1, L_0x1534eb0, L_0x1534fc0, C4<1>, C4<1>;
L_0x1535280 .functor NOT 1, v0x152f2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1535440 .functor AND 1, L_0x1535170, L_0x1535280, C4<1>, C4<1>;
L_0x1535550 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x1535720 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1535790 .functor AND 1, L_0x1535550, L_0x1535720, C4<1>, C4<1>;
L_0x1535900 .functor AND 1, L_0x1535790, v0x152f1a0_0, C4<1>, C4<1>;
L_0x1535970 .functor AND 1, L_0x1535900, v0x152f2e0_0, C4<1>, C4<1>;
L_0x1535aa0 .functor OR 1, L_0x1535440, L_0x1535970, C4<0>, C4<0>;
L_0x1535bb0 .functor AND 1, v0x152f060_0, v0x152f100_0, C4<1>, C4<1>;
L_0x1535a30 .functor AND 1, L_0x1535bb0, v0x152f1a0_0, C4<1>, C4<1>;
L_0x1535cf0 .functor AND 1, L_0x1535a30, v0x152f2e0_0, C4<1>, C4<1>;
L_0x1535e40 .functor OR 1, L_0x1535aa0, L_0x1535cf0, C4<0>, C4<0>;
L_0x1535f50 .functor AND 1, v0x152f060_0, v0x152f100_0, C4<1>, C4<1>;
L_0x1536060 .functor AND 1, L_0x1535f50, v0x152f1a0_0, C4<1>, C4<1>;
L_0x1536120 .functor NOT 1, v0x152f2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1536240 .functor AND 1, L_0x1536060, L_0x1536120, C4<1>, C4<1>;
L_0x1536350 .functor OR 1, L_0x1535e40, L_0x1536240, C4<0>, C4<0>;
L_0x1536570 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x15365e0 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1536720 .functor OR 1, L_0x1536570, L_0x15365e0, C4<0>, C4<0>;
L_0x1536830 .functor NOT 1, v0x152f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1536980 .functor OR 1, L_0x1536720, L_0x1536830, C4<0>, C4<0>;
L_0x1536a90 .functor NOT 1, v0x152f2e0_0, C4<0>, C4<0>, C4<0>;
L_0x1536bf0 .functor OR 1, L_0x1536980, L_0x1536a90, C4<0>, C4<0>;
L_0x1536d00 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1536e70 .functor OR 1, v0x152f060_0, L_0x1536d00, C4<0>, C4<0>;
L_0x1536f30 .functor OR 1, L_0x1536e70, v0x152f1a0_0, C4<0>, C4<0>;
L_0x1537100 .functor OR 1, L_0x1536f30, v0x152f2e0_0, C4<0>, C4<0>;
L_0x15371c0 .functor AND 1, L_0x1536bf0, L_0x1537100, C4<1>, C4<1>;
L_0x15373f0 .functor NOT 1, v0x152f100_0, C4<0>, C4<0>, C4<0>;
L_0x1537460 .functor OR 1, v0x152f060_0, L_0x15373f0, C4<0>, C4<0>;
L_0x1537650 .functor NOT 1, v0x152f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x15376c0 .functor OR 1, L_0x1537460, L_0x1537650, C4<0>, C4<0>;
L_0x1537520 .functor OR 1, L_0x15376c0, v0x152f2e0_0, C4<0>, C4<0>;
L_0x15375e0 .functor AND 1, L_0x15371c0, L_0x1537520, C4<1>, C4<1>;
L_0x1537b00 .functor NOT 1, v0x152f060_0, C4<0>, C4<0>, C4<0>;
L_0x1537b70 .functor OR 1, L_0x1537b00, v0x152f100_0, C4<0>, C4<0>;
L_0x1537d90 .functor NOT 1, v0x152f1a0_0, C4<0>, C4<0>, C4<0>;
L_0x1537e00 .functor OR 1, L_0x1537b70, L_0x1537d90, C4<0>, C4<0>;
L_0x1538080 .functor OR 1, L_0x1537e00, v0x152f2e0_0, C4<0>, C4<0>;
L_0x1538140 .functor AND 1, L_0x15375e0, L_0x1538080, C4<1>, C4<1>;
v0x152f9f0_0 .net *"_ivl_0", 0 0, L_0x1534c80;  1 drivers
v0x152fad0_0 .net *"_ivl_10", 0 0, L_0x1535280;  1 drivers
v0x152fbb0_0 .net *"_ivl_12", 0 0, L_0x1535440;  1 drivers
v0x152fca0_0 .net *"_ivl_14", 0 0, L_0x1535550;  1 drivers
v0x152fd80_0 .net *"_ivl_16", 0 0, L_0x1535720;  1 drivers
v0x152feb0_0 .net *"_ivl_18", 0 0, L_0x1535790;  1 drivers
v0x152ff90_0 .net *"_ivl_2", 0 0, L_0x1534d10;  1 drivers
v0x1530070_0 .net *"_ivl_20", 0 0, L_0x1535900;  1 drivers
v0x1530150_0 .net *"_ivl_22", 0 0, L_0x1535970;  1 drivers
v0x15302c0_0 .net *"_ivl_24", 0 0, L_0x1535aa0;  1 drivers
v0x15303a0_0 .net *"_ivl_26", 0 0, L_0x1535bb0;  1 drivers
v0x1530480_0 .net *"_ivl_28", 0 0, L_0x1535a30;  1 drivers
v0x1530560_0 .net *"_ivl_30", 0 0, L_0x1535cf0;  1 drivers
v0x1530640_0 .net *"_ivl_32", 0 0, L_0x1535e40;  1 drivers
v0x1530720_0 .net *"_ivl_34", 0 0, L_0x1535f50;  1 drivers
v0x1530800_0 .net *"_ivl_36", 0 0, L_0x1536060;  1 drivers
v0x15308e0_0 .net *"_ivl_38", 0 0, L_0x1536120;  1 drivers
v0x1530ad0_0 .net *"_ivl_4", 0 0, L_0x1534eb0;  1 drivers
v0x1530bb0_0 .net *"_ivl_40", 0 0, L_0x1536240;  1 drivers
v0x1530c90_0 .net *"_ivl_44", 0 0, L_0x1536570;  1 drivers
v0x1530d70_0 .net *"_ivl_46", 0 0, L_0x15365e0;  1 drivers
v0x1530e50_0 .net *"_ivl_48", 0 0, L_0x1536720;  1 drivers
v0x1530f30_0 .net *"_ivl_50", 0 0, L_0x1536830;  1 drivers
v0x1531010_0 .net *"_ivl_52", 0 0, L_0x1536980;  1 drivers
v0x15310f0_0 .net *"_ivl_54", 0 0, L_0x1536a90;  1 drivers
v0x15311d0_0 .net *"_ivl_56", 0 0, L_0x1536bf0;  1 drivers
v0x15312b0_0 .net *"_ivl_58", 0 0, L_0x1536d00;  1 drivers
v0x1531390_0 .net *"_ivl_6", 0 0, L_0x1534fc0;  1 drivers
v0x1531470_0 .net *"_ivl_60", 0 0, L_0x1536e70;  1 drivers
v0x1531550_0 .net *"_ivl_62", 0 0, L_0x1536f30;  1 drivers
v0x1531630_0 .net *"_ivl_64", 0 0, L_0x1537100;  1 drivers
v0x1531710_0 .net *"_ivl_66", 0 0, L_0x15371c0;  1 drivers
v0x15317f0_0 .net *"_ivl_68", 0 0, L_0x15373f0;  1 drivers
v0x1531ae0_0 .net *"_ivl_70", 0 0, L_0x1537460;  1 drivers
v0x1531bc0_0 .net *"_ivl_72", 0 0, L_0x1537650;  1 drivers
v0x1531ca0_0 .net *"_ivl_74", 0 0, L_0x15376c0;  1 drivers
v0x1531d80_0 .net *"_ivl_76", 0 0, L_0x1537520;  1 drivers
v0x1531e60_0 .net *"_ivl_78", 0 0, L_0x15375e0;  1 drivers
v0x1531f40_0 .net *"_ivl_8", 0 0, L_0x1535170;  1 drivers
v0x1532020_0 .net *"_ivl_80", 0 0, L_0x1537b00;  1 drivers
v0x1532100_0 .net *"_ivl_82", 0 0, L_0x1537b70;  1 drivers
v0x15321e0_0 .net *"_ivl_84", 0 0, L_0x1537d90;  1 drivers
v0x15322c0_0 .net *"_ivl_86", 0 0, L_0x1537e00;  1 drivers
v0x15323a0_0 .net *"_ivl_88", 0 0, L_0x1538080;  1 drivers
v0x1532480_0 .net "a", 0 0, v0x152f060_0;  alias, 1 drivers
v0x1532520_0 .net "b", 0 0, v0x152f100_0;  alias, 1 drivers
v0x1532610_0 .net "c", 0 0, v0x152f1a0_0;  alias, 1 drivers
v0x1532700_0 .net "d", 0 0, v0x152f2e0_0;  alias, 1 drivers
v0x15327f0_0 .net "out_pos", 0 0, L_0x1538140;  alias, 1 drivers
v0x15328b0_0 .net "out_sop", 0 0, L_0x1536350;  alias, 1 drivers
S_0x1532a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14e5240;
 .timescale -12 -12;
E_0x14cc9f0 .event anyedge, v0x1533820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1533820_0;
    %nor/r;
    %assign/vec4 v0x1533820_0, 0;
    %wait E_0x14cc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x152e530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152f470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x152e530;
T_4 ;
    %wait E_0x14e3a20;
    %load/vec4 v0x152f510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152f3d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152e530;
T_5 ;
    %wait E_0x14e38c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %wait E_0x14e38c0;
    %load/vec4 v0x152f3d0_0;
    %store/vec4 v0x152f470_0, 0, 1;
    %fork t_1, S_0x152e860;
    %jmp t_0;
    .scope S_0x152e860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152eaa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x152eaa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14e38c0;
    %load/vec4 v0x152eaa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x152eaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x152eaa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x152e530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14e3a20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x152f2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x152f100_0, 0;
    %assign/vec4 v0x152f060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x152f3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x152f470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14e5240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15333c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1533820_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14e5240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x15333c0_0;
    %inv;
    %store/vec4 v0x15333c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14e5240;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x152f240_0, v0x1533990_0, v0x15331e0_0, v0x1533280_0, v0x1533320_0, v0x1533460_0, v0x15336e0_0, v0x1533640_0, v0x15335a0_0, v0x1533500_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14e5240;
T_9 ;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1533780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14e5240;
T_10 ;
    %wait E_0x14e3a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1533780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
    %load/vec4 v0x15338c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1533780_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15336e0_0;
    %load/vec4 v0x15336e0_0;
    %load/vec4 v0x1533640_0;
    %xor;
    %load/vec4 v0x15336e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x15335a0_0;
    %load/vec4 v0x15335a0_0;
    %load/vec4 v0x1533500_0;
    %xor;
    %load/vec4 v0x15335a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1533780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1533780_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter9/response0/top_module.sv";
