ls
# GSM_101Mults.sft           clk_en.v              rtl_work     
# GSM_101Mults.vo            compileFilt.do        transcript   
# GSM_101Mults_modelsim.xrf  filtWave.do           vsim.wlf     
# GSM_tb.v                   filter_TB.cr.mti      wlftywiqsk   
# GSM_tb.v.bak               filter_TB.mpf         wlftzgz6se   
# TimeSim.do                 impulse_response.txt  work         
# TimeSim.do.bak             modelsim.ini          work - Copy  
do TimeSim.do
# Compile of GSM_101Mults.vo was successful.
# Compile of GSM_tb.v was successful.
# Compile of clk_en.v was successful.
# 3 compiles, 0 failed with no errors.
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.filter_TB 
# Start time: 00:22:09 on Mar 30,2022
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_TB File: A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/GSM_tb.v Line: 39
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/rstdo'.
# Executing ONERROR command at macro ./TimeSim.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_1'.
# Executing ONERROR command at macro ./TimeSim.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_in'.
# Executing ONERROR command at macro ./TimeSim.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_coeff'.
# Executing ONERROR command at macro ./TimeSim.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_out'.
# Executing ONERROR command at macro ./TimeSim.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_2'.
# Executing ONERROR command at macro ./TimeSim.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_3'.
# Executing ONERROR command at macro ./TimeSim.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_4'.
# Executing ONERROR command at macro ./TimeSim.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_5'.
# Executing ONERROR command at macro ./TimeSim.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# 1
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:19 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:29:19 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:19 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:29:19 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:29:19 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:29:19 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:29:21 on Mar 30,2022, Elapsed time: 0:07:12
# Errors: 0, Warnings: 4
# vsim -t 1ns -L work filter_TB 
# Start time: 00:29:21 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
do TimeSim.do
# Compile of GSM_101Mults.vo was successful.
# Compile of GSM_tb.v was successful.
# Compile of clk_en.v was successful.
# 3 compiles, 0 failed with no errors.
# End time: 00:34:05 on Mar 30,2022, Elapsed time: 0:04:44
# Errors: 0, Warnings: 3
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.filter_TB 
# Start time: 00:34:05 on Mar 30,2022
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_TB File: A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/GSM_tb.v Line: 39
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/rstdo'.
# Executing ONERROR command at macro ./TimeSim.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_1'.
# Executing ONERROR command at macro ./TimeSim.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_in'.
# Executing ONERROR command at macro ./TimeSim.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_coeff'.
# Executing ONERROR command at macro ./TimeSim.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_out'.
# Executing ONERROR command at macro ./TimeSim.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_2'.
# Executing ONERROR command at macro ./TimeSim.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_3'.
# Executing ONERROR command at macro ./TimeSim.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_4'.
# Executing ONERROR command at macro ./TimeSim.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_5'.
# Executing ONERROR command at macro ./TimeSim.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# 1
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:22 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:35:22 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:22 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:35:22 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:22 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:35:22 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:35:23 on Mar 30,2022, Elapsed time: 0:01:18
# Errors: 0, Warnings: 3
# vsim -t 1ns -L work filter_TB 
# Start time: 00:35:23 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:39 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:36:39 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:39 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:36:39 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:39 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:36:40 on Mar 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:36:40 on Mar 30,2022, Elapsed time: 0:01:17
# Errors: 0, Warnings: 2
# vsim -t 1ns -L work filter_TB 
# Start time: 00:36:41 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:38 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:37:38 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:38 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:37:38 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:37:38 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:37:38 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:37:39 on Mar 30,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 2
# vsim -t 1ns -L work filter_TB 
# Start time: 00:37:39 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
do TimeSim.do
# Compile of GSM_101Mults.vo was successful.
# Compile of GSM_tb.v was successful.
# Compile of clk_en.v was successful.
# 3 compiles, 0 failed with no errors.
# End time: 00:42:32 on Mar 30,2022, Elapsed time: 0:04:53
# Errors: 0, Warnings: 3
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.filter_TB 
# Start time: 00:42:32 on Mar 30,2022
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_TB File: A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/GSM_tb.v Line: 39
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/rstdo'.
# Executing ONERROR command at macro ./TimeSim.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_1'.
# Executing ONERROR command at macro ./TimeSim.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_in'.
# Executing ONERROR command at macro ./TimeSim.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_coeff'.
# Executing ONERROR command at macro ./TimeSim.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_out'.
# Executing ONERROR command at macro ./TimeSim.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_2'.
# Executing ONERROR command at macro ./TimeSim.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_3'.
# Executing ONERROR command at macro ./TimeSim.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_4'.
# Executing ONERROR command at macro ./TimeSim.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_5'.
# Executing ONERROR command at macro ./TimeSim.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# 1
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:04 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:43:05 on Mar 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:05 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:43:05 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:43:05 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:43:05 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:43:06 on Mar 30,2022, Elapsed time: 0:00:34
# Errors: 0, Warnings: 3
# vsim -t 1ns -L work filter_TB 
# Start time: 00:43:06 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
do TimeSim.do
# Compile of GSM_101Mults.vo was successful.
# Compile of GSM_tb.v was successful.
# Compile of clk_en.v was successful.
# 3 compiles, 0 failed with no errors.
# End time: 00:44:19 on Mar 30,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 3
# vsim -L cycloneive_ver -L altera_mf_ver -L altera_ver work.filter_TB 
# Start time: 00:44:19 on Mar 30,2022
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /filter_TB File: A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/GSM_tb.v Line: 39
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 20465 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/rstdo'.
# Executing ONERROR command at macro ./TimeSim.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_1'.
# Executing ONERROR command at macro ./TimeSim.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_in'.
# Executing ONERROR command at macro ./TimeSim.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_coeff'.
# Executing ONERROR command at macro ./TimeSim.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/mult_out'.
# Executing ONERROR command at macro ./TimeSim.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_2'.
# Executing ONERROR command at macro ./TimeSim.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_3'.
# Executing ONERROR command at macro ./TimeSim.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_4'.
# Executing ONERROR command at macro ./TimeSim.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/filter_TB/DUT/sum_lvl_5'.
# Executing ONERROR command at macro ./TimeSim.do line 19
# .main_pane.wave.interior.cs.body.pw.wf
# 1
do compileFilt.do
# 20000ns
# .
# GSM_tb
# filter_TB
# clk_en
# GSM_101Mults
# 
# Hello world
# 
# script is: compileFilt.do
# script is: compileFilt.do
# MOD is: 
# MOD is: GSM_101Mults
# MOD is: GSM_101Mults
# TB is: 
# TB is: GSM_tb
# TB is: GSM_tb
# 
# if {[file exists rtl_work]} {
#     vdel -lib rtl_work -all
# }
# 
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying A:/School/EE465/EE465/3Deliverable/Timing_analysis/simulation/modelsim/filter_TB.mpf
# 
# vlog -sv -work work ${SRC_DIR}/${TB_MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:57 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./GSM_tb.v 
# -- Compiling module filter_TB
# 
# Top level modules:
# 	filter_TB
# End time: 00:44:58 on Mar 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/../../${MOD}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:58 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./../../GSM_101Mults.v 
# -- Compiling module GSM_101Mults
# 
# Top level modules:
# 	GSM_101Mults
# End time: 00:44:58 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work ${SRC_DIR}/${EN}.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:58 on Mar 30,2022
# vlog -reportprogress 300 -sv -work work ./clk_en.v 
# -- Compiling module clk_en
# 
# Top level modules:
# 	clk_en
# End time: 00:44:58 on Mar 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ns -L work ${TB_Nam}
# End time: 00:44:59 on Mar 30,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim -t 1ns -L work filter_TB 
# Start time: 00:44:59 on Mar 30,2022
# Loading sv_std.std
# Loading work.filter_TB
# Loading work.clk_en
# Loading work.GSM_101Mults
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ns  Iteration: 0  Instance: /filter_TB File: ./GSM_tb.v Line: 39
# do filtWave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /filter_TB/EN_CLK/sys_clk
# add wave -noupdate /filter_TB/EN_CLK/sam_clk_en
#add wave -noupdate /filter_TB/EN_CLK/sym_clk_en
# add wave -noupdate /filter_TB/rst
# add wave -noupdate /filter_TB/DUT/x_in
# add wave -noupdate /filter_TB/DUT/x
# add wave -noupdate -radix unsigned /filter_TB/DUT/cnt
# add wave -noupdate /filter_TB/DUT/sum_lvl_1
# add wave -noupdate /filter_TB/DUT/mult_in
#add wave -noupdate /filter_TB/DUT/mult_coeff
#add wave -noupdate /filter_TB/DUT/mult_out
# add wave -noupdate /filter_TB/DUT/sum_lvl_2
# add wave -noupdate /filter_TB/DUT/sum_lvl_3
# add wave -noupdate /filter_TB/DUT/sum_lvl_4
# add wave -noupdate /filter_TB/DUT/sum_lvl_5
# add wave -noupdate /filter_TB/DUT/acc_out
# add wave -noupdate /filter_TB/DUT/y
# add wave -noupdate /filter_TB/DUT/det_edge
# add wave -noupdate -radix binary /filter_TB/DUT/sig_edge
# add wave -noupdate -format Analog-Interpolated -height 84 -max 39137.0 -min -7450.0 /filter_TB/DUT/y
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {130 ns} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 237
# configure wave -valuecolwidth 316
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ns} {959 ns}
# 
# run ${SIM_LEN}
# 
# End time: 00:52:12 on Mar 30,2022, Elapsed time: 0:07:13
# Errors: 0, Warnings: 2
