# Verification-of-Single-PORT-RAM-using-UVM
This project aims to verify the design of a single port RAM using UVM 
