\addvspace {10\p@ }
\addvspace {10\p@ }
\addvspace {10\p@ }
\contentsline {figure}{\numberline {1}{\ignorespaces An example of a network from Newman (2018).\relax }}{28}%
\contentsline {figure}{\numberline {2}{\ignorespaces An example of a network for illustrating degree distributions from Newman (2018).\relax }}{30}%
\contentsline {figure}{\numberline {3}{\ignorespaces Example network with core-periphery structure from Newman (2018).\relax }}{37}%
\addvspace {10\p@ }
\contentsline {figure}{\numberline {4}{\ignorespaces Flowchart summarizing the shock propagation algorithm for the IC trade network.\relax }}{48}%
\addvspace {10\p@ }
\contentsline {figure}{\numberline {5}{\ignorespaces 2017 integrated circuit network using a force-directed layout.\relax }}{51}%
\contentsline {figure}{\numberline {6}{\ignorespaces Link density for the integrated circuit trade network.\relax }}{52}%
\contentsline {figure}{\numberline {7}{\ignorespaces Total link weight for the integrated circuit trade network.\relax }}{52}%
\contentsline {figure}{\numberline {8}{\ignorespaces Degree assortativity for the integrated circuit trade network.\relax }}{53}%
\contentsline {figure}{\numberline {9}{\ignorespaces In-degree and out-degree maps for the 2017 integrated circuit trade network.\relax }}{54}%
\contentsline {figure}{\numberline {10}{\ignorespaces In-degree and out-degree distributions for the 2017 integrated circuit trade network.\relax }}{55}%
\contentsline {figure}{\numberline {11}{\ignorespaces In-strength and out-strength centrality maps for the 2017 integrated circuit trade network.\relax }}{56}%
\contentsline {figure}{\numberline {12}{\ignorespaces In-strength and out-strength centrality distributions for the 2017 integrated circuit trade network (linear and semilog).\relax }}{58}%
\contentsline {figure}{\numberline {13}{\ignorespaces Betweenness centrality map for the 2017 integrated circuit trade network.\relax }}{60}%
\contentsline {figure}{\numberline {14}{\ignorespaces Betweenness centrality distributions for the 2017 integrated circuit trade network (linear and semilog).\relax }}{60}%
\contentsline {figure}{\numberline {15}{\ignorespaces In-eigenvector and out-eigenvector centrality maps for the 2017 integrated circuit trade network.\relax }}{62}%
\contentsline {figure}{\numberline {16}{\ignorespaces In-eigenvector and out-eigenvector centrality distributions for the 2017 integrated circuit trade network (linear and semilog).\relax }}{64}%
\contentsline {figure}{\numberline {17}{\ignorespaces Cascade size and cascade depth maps for the 2017 integrated circuit trade network.\relax }}{65}%
\contentsline {figure}{\numberline {18}{\ignorespaces Cascade size and cascade depth distribution for the 2017 integrated circuit trade network (averaged).\relax }}{67}%
\contentsline {figure}{\numberline {19}{\ignorespaces Cascade size distribution for the 2017 integrated circuit trade network for different shock and spread parameters.\relax }}{68}%
\contentsline {figure}{\numberline {20}{\ignorespaces Cascade depth distribution for the 2017 integrated circuit trade network for different shock and spread parameters\relax }}{69}%
\contentsline {figure}{\numberline {21}{\ignorespaces Cascade size vs. cascade depth for the 2017 integrated circuit trade network for different shock and spread parameters\relax }}{70}%
\contentsline {figure}{\numberline {22}{\ignorespaces Minimum shock distribution for the 2017 integrated circuit trade network\relax }}{71}%
\contentsline {figure}{\numberline {23}{\ignorespaces Core-periphery map for the 2017 integrated circuit trade network\relax }}{73}%
\contentsline {figure}{\numberline {24}{\ignorespaces Cascade size and cascade depth maps for the 2017 integrated circuit trade network.\relax }}{76}%
\contentsline {figure}{\numberline {25}{\ignorespaces Cascade size vs. cascade depth for the 2017 integrated circuit trade network for different shock and spread parameters.\relax }}{77}%
\contentsline {figure}{\numberline {26}{\ignorespaces Minimum shock distribution for the 2017 integrated circuit trade network \relax }}{79}%
\contentsline {figure}{\numberline {27}{\ignorespaces Core-periphery map for the 2017 integrated circuit trade network\relax }}{80}%
\contentsline {figure}{\numberline {28}{\ignorespaces Minimum shock vs. out- and in-centralities\relax }}{83}%
\addvspace {10\p@ }
\addvspace {10\p@ }
