Running in Lattice mode

Starting:    D:\ispLEVER_Classic2_1\synpbase\win64\mbin\synplify.exe
Install:     D:\ispLEVER_Classic2_1\synpbase
Date:        Fri Apr 28 09:17:51 2023
Version:     I-2014.03LC 

Arguments:   -product synplify_pro 
ProductType: synplify_pro





log file: "D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\counter_n.srr"

Running proj_1|rev_1

Running: Compile on proj_1|rev_1

Running: Compile Process on proj_1|rev_1

Running: Compile Input on proj_1|rev_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\counter_n_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\counter_n.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:02s

Running: Multi-srs Generator on proj_1|rev_1
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\counter_n_comp.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\counter_n_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\synwork\counter_n_mult.srs to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\counter_n.srs
Complete: Compile Process on proj_1|rev_1
Complete: Compile on proj_1|rev_1

Running: Map on proj_1|rev_1

Running: Map & Optimize on proj_1|rev_1
fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:02s
Complete: Map on proj_1|rev_1
Complete: Logic Synthesis on proj_1|rev_1
Note: Opening local project RTL file 'D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\counter_n.srs'
Copied D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\counter_n.srr to D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab3\rev_1\backup\counter_n.srr
exit status=0
