#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f36e999270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f36e9d0f70 .scope module, "tb" "tb" 3 78;
 .timescale -12 -12;
L_000001f36e998c50 .functor NOT 1, L_000001f36e99e2c0, C4<0>, C4<0>, C4<0>;
L_000001f36e998be0 .functor XOR 1, L_000001f36e99e0e0, L_000001f36e99e040, C4<0>, C4<0>;
L_000001f36e998b00 .functor XOR 1, L_000001f36e998be0, L_000001f36e99dbe0, C4<0>, C4<0>;
v000001f36e9cc000_0 .net *"_ivl_10", 0 0, L_000001f36e99dbe0;  1 drivers
v000001f36e9cd400_0 .net *"_ivl_12", 0 0, L_000001f36e998b00;  1 drivers
v000001f36e9ccf00_0 .net *"_ivl_2", 0 0, L_000001f36e99db40;  1 drivers
v000001f36e9cd540_0 .net *"_ivl_4", 0 0, L_000001f36e99e0e0;  1 drivers
v000001f36e9cc0a0_0 .net *"_ivl_6", 0 0, L_000001f36e99e040;  1 drivers
v000001f36e9cc1e0_0 .net *"_ivl_8", 0 0, L_000001f36e998be0;  1 drivers
v000001f36e9cbc40_0 .net "areset", 0 0, L_000001f36e9985c0;  1 drivers
v000001f36e9cbce0_0 .var "clk", 0 0;
v000001f36e9cd5e0_0 .var/2u "stats1", 159 0;
v000001f36e9cc640_0 .var/2u "strobe", 0 0;
v000001f36e9cc780_0 .net "tb_match", 0 0, L_000001f36e99e2c0;  1 drivers
v000001f36e9cc8c0_0 .net "tb_mismatch", 0 0, L_000001f36e998c50;  1 drivers
v000001f36e9cb920_0 .net "wavedrom_enable", 0 0, v000001f36e9cbf60_0;  1 drivers
v000001f36e9cb9c0_0 .net "wavedrom_title", 511 0, v000001f36e9cc960_0;  1 drivers
v000001f36e9cc6e0_0 .net "x", 0 0, v000001f36e9cb7e0_0;  1 drivers
v000001f36e99dc80_0 .net "z_dut", 0 0, L_000001f36e99da00;  1 drivers
v000001f36e99ddc0_0 .net "z_ref", 0 0, L_000001f36e99e400;  1 drivers
L_000001f36e99db40 .concat [ 1 0 0 0], L_000001f36e99e400;
L_000001f36e99e0e0 .concat [ 1 0 0 0], L_000001f36e99e400;
L_000001f36e99e040 .concat [ 1 0 0 0], L_000001f36e99da00;
L_000001f36e99dbe0 .concat [ 1 0 0 0], L_000001f36e99e400;
L_000001f36e99e2c0 .cmp/eeq 1, L_000001f36e99db40, L_000001f36e998b00;
S_000001f36e9b86a0 .scope module, "good1" "RefModule" 3 119, 4 2 0, S_000001f36e9d0f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_000001f36e99a2f0 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001f36e99a328 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001f36e99a360 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
v000001f36e9cc820_0 .net *"_ivl_0", 31 0, L_000001f36e99daa0;  1 drivers
L_000001f36eda0088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f36e9ccfa0_0 .net *"_ivl_3", 29 0, L_000001f36eda0088;  1 drivers
L_000001f36eda00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001f36e9cd2c0_0 .net/2u *"_ivl_4", 31 0, L_000001f36eda00d0;  1 drivers
v000001f36e9cbb00_0 .net "areset", 0 0, L_000001f36e9985c0;  alias, 1 drivers
v000001f36e9cc460_0 .net "clk", 0 0, v000001f36e9cbce0_0;  1 drivers
v000001f36e9cc320_0 .var "state", 1 0;
v000001f36e9cba60_0 .net "x", 0 0, v000001f36e9cb7e0_0;  alias, 1 drivers
v000001f36e9cb880_0 .net "z", 0 0, L_000001f36e99e400;  alias, 1 drivers
E_000001f36e9d4430 .event posedge, v000001f36e9cbb00_0, v000001f36e9cc460_0;
L_000001f36e99daa0 .concat [ 2 30 0 0], v000001f36e9cc320_0, L_000001f36eda0088;
L_000001f36e99e400 .cmp/eq 32, L_000001f36e99daa0, L_000001f36eda00d0;
S_000001f36e9b8830 .scope module, "stim1" "stimulus_gen" 3 114, 3 6 0, S_000001f36e9d0f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_000001f36e9985c0 .functor BUFZ 1, v000001f36e9cd680_0, C4<0>, C4<0>, C4<0>;
v000001f36e9cd0e0_0 .net "areset", 0 0, L_000001f36e9985c0;  alias, 1 drivers
v000001f36e9cc280_0 .net "clk", 0 0, v000001f36e9cbce0_0;  alias, 1 drivers
v000001f36e9cd680_0 .var "reset", 0 0;
v000001f36e9ccdc0_0 .net "tb_match", 0 0, L_000001f36e99e2c0;  alias, 1 drivers
v000001f36e9cbf60_0 .var "wavedrom_enable", 0 0;
v000001f36e9cc960_0 .var "wavedrom_title", 511 0;
v000001f36e9cb7e0_0 .var "x", 0 0;
E_000001f36e9d46f0/0 .event negedge, v000001f36e9cc460_0;
E_000001f36e9d46f0/1 .event posedge, v000001f36e9cc460_0;
E_000001f36e9d46f0 .event/or E_000001f36e9d46f0/0, E_000001f36e9d46f0/1;
S_000001f36e9b89c0 .scope task, "reset_test" "reset_test" 3 29, 3 29 0, S_000001f36e9b8830;
 .timescale -12 -12;
v000001f36e9cca00_0 .var/2u "arfail", 0 0;
v000001f36e9cc500_0 .var "async", 0 0;
v000001f36e9cd360_0 .var/2u "datafail", 0 0;
v000001f36e9cd4a0_0 .var/2u "srfail", 0 0;
E_000001f36e9d3f30 .event posedge, v000001f36e9cc460_0;
E_000001f36e9d38b0 .event negedge, v000001f36e9cc460_0;
TD_tb.stim1.reset_test ;
    %wait E_000001f36e9d3f30;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f36e9d3f30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001f36e9d38b0;
    %load/vec4 v000001f36e9ccdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f36e9cd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %load/vec4 v000001f36e9ccdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f36e9cca00_0, 0, 1;
    %wait E_000001f36e9d3f30;
    %load/vec4 v000001f36e9ccdc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001f36e9cd4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %load/vec4 v000001f36e9cd4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 43 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f36e9cca00_0;
    %load/vec4 v000001f36e9cc500_0;
    %load/vec4 v000001f36e9cd360_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001f36e9cc500_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 45 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001f36e9c4eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_000001f36e9b8830;
 .timescale -12 -12;
v000001f36e9ccc80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001f36e9c5040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_000001f36e9b8830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001f36e9c51d0 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_000001f36e9d0f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_000001f36e998da0 .functor AND 1, L_000001f36e99d8c0, L_000001f36e99e180, C4<1>, C4<1>;
L_000001f36e998a90 .functor NOT 1, v000001f36e9cb7e0_0, C4<0>, C4<0>, C4<0>;
L_000001f36eda0118 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f36e9cce60_0 .net/2u *"_ivl_0", 1 0, L_000001f36eda0118;  1 drivers
v000001f36e9ccaa0_0 .net *"_ivl_2", 0 0, L_000001f36e99d8c0;  1 drivers
v000001f36e9cbba0_0 .net *"_ivl_5", 0 0, L_000001f36e99e180;  1 drivers
v000001f36e9ccb40_0 .net *"_ivl_7", 0 0, L_000001f36e998da0;  1 drivers
v000001f36e9cd180_0 .net *"_ivl_8", 0 0, L_000001f36e998a90;  1 drivers
v000001f36e9cbec0_0 .net "areset", 0 0, L_000001f36e9985c0;  alias, 1 drivers
v000001f36e9ccbe0_0 .var "carry", 0 0;
v000001f36e9cc5a0_0 .net "clk", 0 0, v000001f36e9cbce0_0;  alias, 1 drivers
v000001f36e9cd220_0 .var "next_state", 1 0;
v000001f36e9cc140_0 .var "state", 1 0;
v000001f36e9cbe20_0 .net "x", 0 0, v000001f36e9cb7e0_0;  alias, 1 drivers
v000001f36e9ccd20_0 .net "z", 0 0, L_000001f36e99da00;  alias, 1 drivers
E_000001f36e9d4670 .event edge, v000001f36e9cc140_0, v000001f36e9cba60_0, v000001f36e9ccbe0_0, v000001f36e9cbb00_0;
L_000001f36e99d8c0 .cmp/eq 2, v000001f36e9cc140_0, L_000001f36eda0118;
L_000001f36e99e180 .reduce/nor v000001f36e9ccbe0_0;
L_000001f36e99da00 .functor MUXZ 1, L_000001f36e998a90, v000001f36e9cb7e0_0, L_000001f36e998da0, C4<>;
S_000001f36e972f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 133, 3 133 0, S_000001f36e9d0f70;
 .timescale -12 -12;
E_000001f36e9d3d70 .event edge, v000001f36e9cc640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001f36e9cc640_0;
    %nor/r;
    %assign/vec4 v000001f36e9cc640_0, 0;
    %wait E_000001f36e9d3d70;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f36e9b8830;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f36e9cc500_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001f36e9b89c0;
    %join;
    %wait E_000001f36e9d38b0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d3f30;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %wait E_000001f36e9d38b0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001f36e9c5040;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f36e9d46f0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001f36e9cb7e0_0, 0;
    %assign/vec4 v000001f36e9cd680_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001f36e9b86a0;
T_5 ;
    %wait E_000001f36e9d4430;
    %load/vec4 v000001f36e9cbb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f36e9cc320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f36e9cc320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000001f36e9cba60_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 2;
    %assign/vec4 v000001f36e9cc320_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001f36e9cba60_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 2;
    %assign/vec4 v000001f36e9cc320_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001f36e9cba60_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 2;
    %assign/vec4 v000001f36e9cc320_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f36e9c51d0;
T_6 ;
    %wait E_000001f36e9d4430;
    %load/vec4 v000001f36e9cbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f36e9cc140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f36e9ccbe0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f36e9cd220_0;
    %assign/vec4 v000001f36e9cc140_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f36e9c51d0;
T_7 ;
    %wait E_000001f36e9d4670;
    %load/vec4 v000001f36e9cc140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000001f36e9cbe20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f36e9ccbe0_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f36e9ccbe0_0, 0, 1;
T_7.6 ;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000001f36e9cbe20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f36e9ccbe0_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f36e9ccbe0_0, 0, 1;
T_7.8 ;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000001f36e9ccbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f36e9ccbe0_0, 0, 1;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
T_7.10 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001f36e9cbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001f36e9cd220_0, 0, 2;
T_7.12 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f36e9d0f70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f36e9cbce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f36e9cc640_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001f36e9d0f70;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v000001f36e9cbce0_0;
    %inv;
    %store/vec4 v000001f36e9cbce0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_000001f36e9d0f70;
T_10 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v000001f36e9cc280_0, v000001f36e9cc8c0_0, v000001f36e9cbce0_0, v000001f36e9cbc40_0, v000001f36e9cc6e0_0, v000001f36e99ddc0_0, v000001f36e99dc80_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001f36e9d0f70;
T_11 ;
    %load/vec4 v000001f36e9cd5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001f36e9cd5e0_0, 64, 32>, &PV<v000001f36e9cd5e0_0, 32, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001f36e9cd5e0_0, 128, 32>, &PV<v000001f36e9cd5e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v000001f36e9cd5e0_0, 128, 32>, &PV<v000001f36e9cd5e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_000001f36e9d0f70;
T_12 ;
    %wait E_000001f36e9d46f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f36e9cd5e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f36e9cd5e0_0, 4, 32;
    %load/vec4 v000001f36e9cc780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001f36e9cd5e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f36e9cd5e0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f36e9cd5e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f36e9cd5e0_0, 4, 32;
T_12.0 ;
    %load/vec4 v000001f36e99ddc0_0;
    %load/vec4 v000001f36e99ddc0_0;
    %load/vec4 v000001f36e99dc80_0;
    %xor;
    %load/vec4 v000001f36e99ddc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v000001f36e9cd5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f36e9cd5e0_0, 4, 32;
T_12.6 ;
    %load/vec4 v000001f36e9cd5e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f36e9cd5e0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f36e9d0f70;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 170 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob089_ece241_2014_q5a_test.sv";
    "dataset_code-complete-iccad2023/Prob089_ece241_2014_q5a_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a_sample01.sv";
