{"vcs1":{"timestamp_begin":1747812086.507320040, "rt":8.49, "ut":8.62, "st":0.60}}
{"vcselab":{"timestamp_begin":1747812095.076457280, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747812095.504535654, "rt":0.39, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747812085.846416932}
{"VCS_COMP_START_TIME": 1747812085.846416932}
{"VCS_COMP_END_TIME": 1747812096.045541121}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489680}}
{"vcselab": {"peak_mem": 183884}}
