INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:55:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 buffer261/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer218/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 2.261ns (20.849%)  route 8.584ns (79.151%))
  Logic Levels:           23  (CARRY4=5 LUT3=3 LUT4=2 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer261/fifo/clk
    SLICE_X8Y154         FDRE                                         r  buffer261/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y154         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer261/fifo/Empty_reg/Q
                         net (fo=69, routed)          0.672     1.434    buffer261/fifo/Empty_reg_0
    SLICE_X8Y145         LUT5 (Prop_lut5_I3_O)        0.043     1.477 r  buffer261/fifo/transmitValue_i_12__2/O
                         net (fo=1, routed)           0.000     1.477    cmpi1/S[0]
    SLICE_X8Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.723 r  cmpi1/transmitValue_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.723    cmpi1/transmitValue_reg_i_5_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.845 r  cmpi1/transmitValue_reg_i_2/CO[0]
                         net (fo=99, routed)          0.473     2.318    buffer264/fifo/result[0]
    SLICE_X9Y157         LUT6 (Prop_lut6_I5_O)        0.127     2.445 f  buffer264/fifo/dataReg[0]_i_2/O
                         net (fo=5, routed)           0.275     2.720    control_merge2/tehb/control/dataReg_reg[0]_4
    SLICE_X9Y155         LUT4 (Prop_lut4_I2_O)        0.043     2.763 f  control_merge2/tehb/control/fullReg_i_11__1/O
                         net (fo=10, routed)          0.330     3.093    control_merge2/fork_valid/generateBlocks[1].regblock/outputValid_reg_0
    SLICE_X9Y154         LUT5 (Prop_lut5_I4_O)        0.043     3.136 r  control_merge2/fork_valid/generateBlocks[1].regblock/dataReg[7]_i_6__0/O
                         net (fo=22, routed)          0.502     3.637    buffer260/fifo/dataReg_reg[2]
    SLICE_X9Y143         LUT5 (Prop_lut5_I3_O)        0.043     3.680 r  buffer260/fifo/dataReg[7]_i_2__1/O
                         net (fo=2, routed)           0.419     4.099    buffer90/control/Memory_reg[0][7][7]
    SLICE_X9Y144         LUT3 (Prop_lut3_I2_O)        0.048     4.147 r  buffer90/control/Memory[0][7]_i_2__6/O
                         net (fo=12, routed)          0.560     4.707    buffer218/fifo/D[7]
    SLICE_X8Y152         LUT3 (Prop_lut3_I0_O)        0.136     4.843 r  buffer218/fifo/Memory[0][8]_i_2__2/O
                         net (fo=10, routed)          1.227     6.070    buffer238/fifo/buffer218_outs[0]
    SLICE_X13Y179        LUT5 (Prop_lut5_I2_O)        0.132     6.202 r  buffer238/fifo/Memory[0][0]_i_12__2/O
                         net (fo=9, routed)           0.345     6.547    cmpi16/buffer238_outs[0]
    SLICE_X16Y177        LUT6 (Prop_lut6_I2_O)        0.129     6.676 r  cmpi16/Memory[0][0]_i_32/O
                         net (fo=1, routed)           0.247     6.922    cmpi16/Memory[0][0]_i_32_n_0
    SLICE_X16Y179        LUT5 (Prop_lut5_I4_O)        0.043     6.965 r  cmpi16/Memory[0][0]_i_18/O
                         net (fo=1, routed)           0.000     6.965    cmpi16/Memory[0][0]_i_18_n_0
    SLICE_X16Y179        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     7.142 r  cmpi16/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.142    cmpi16/Memory_reg[0][0]_i_7_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     7.192 r  cmpi16/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.192    cmpi16/Memory_reg[0][0]_i_3_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     7.299 f  cmpi16/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.431     7.730    buffer253/fifo/result[0]
    SLICE_X12Y182        LUT3 (Prop_lut3_I0_O)        0.128     7.858 f  buffer253/fifo/i__i_5__1/O
                         net (fo=3, routed)           0.283     8.142    buffer251/fifo/transmitValue_reg_0
    SLICE_X14Y182        LUT6 (Prop_lut6_I5_O)        0.127     8.269 f  buffer251/fifo/i__i_4__1/O
                         net (fo=1, routed)           0.238     8.506    fork87/control/generateBlocks[0].regblock/fullReg_i_4__21_0
    SLICE_X14Y182        LUT6 (Prop_lut6_I4_O)        0.043     8.549 r  fork87/control/generateBlocks[0].regblock/i__i_1__4/O
                         net (fo=3, routed)           0.226     8.775    fork87/control/generateBlocks[0].regblock/transmitValue_reg_1
    SLICE_X13Y181        LUT6 (Prop_lut6_I1_O)        0.043     8.818 f  fork87/control/generateBlocks[0].regblock/Memory[0][8]_i_3__0/O
                         net (fo=1, routed)           0.322     9.140    fork87/control/generateBlocks[0].regblock/Memory[0][8]_i_3__0_n_0
    SLICE_X12Y179        LUT5 (Prop_lut5_I0_O)        0.043     9.183 f  fork87/control/generateBlocks[0].regblock/Memory[0][8]_i_2__1/O
                         net (fo=2, routed)           0.602     9.786    fork74/control/generateBlocks[3].regblock/fullReg_i_3__6_0
    SLICE_X8Y169         LUT6 (Prop_lut6_I1_O)        0.043     9.829 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_4__20/O
                         net (fo=2, routed)           0.465    10.294    fork74/control/generateBlocks[3].regblock/transmitValue_i_4__20_n_0
    SLICE_X7Y168         LUT6 (Prop_lut6_I0_O)        0.043    10.337 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_3__26/O
                         net (fo=9, routed)           0.342    10.679    buffer218/fifo/anyBlockStop
    SLICE_X9Y167         LUT4 (Prop_lut4_I2_O)        0.048    10.727 r  buffer218/fifo/Memory[0][7]_i_1__3/O
                         net (fo=8, routed)           0.626    11.353    buffer218/fifo/WriteEn3_out
    SLICE_X10Y151        FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=2331, unset)         0.483    15.183    buffer218/fifo/clk
    SLICE_X10Y151        FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
    SLICE_X10Y151        FDRE (Setup_fdre_C_CE)      -0.252    14.895    buffer218/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  3.542    




