<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
	<spirit:name>fsm_sim</spirit:name>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>vhdlwrapper</spirit:name>
				<spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
				<spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
				<spirit:language>VHDL</spirit:language>
				<spirit:modelName>fsm_sim</spirit:modelName>
				<spirit:fileSetRef>
					<spirit:localName>fs-vhdlwrapper</spirit:localName>
				</spirit:fileSetRef>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>rst</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>start</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>rst</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>start</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>input_fifo_ready</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>output_fifo_ready</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>state</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>5</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>filt_out3</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>16</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>filt_out1</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>16</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>filt_out2</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>16</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>filt_out0</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>16</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>sim_time</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>31</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>data_counter</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left>0</spirit:left> 
						<spirit:right>31</spirit:right> 
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef/>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>fs-vhdlwrapper</spirit:name>
			<spirit:file>
				<spirit:name>/home/vangelis/Desktop/GitHub/SysPy/design_examples/functional_sim//SysPy/work/fsm_sim.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>fsm_sim_lib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>Generated by SysPy, Sun Jul 26 21:13:48 2015, Author: Evangelos Logaras</spirit:description>
</spirit:component>