module decoder38(a,b,c,y);
input a,b,c;
output [7:0]y;
assign y[0]=(~a&~b&~c);
assign y[1]=(~a&~b&c);
assign y[2]=(~a&b&~c);
assign y[3]=(~a&b&c); 
assign y[4]=(a&~b&~c); 
assign y[5]=(a&~b&c); 
assign y[6]=(a&b&~c); 
assign y[7]=(a&b&c); 
endmodule

module decoder38_tb;
reg a,b,c;
wire [7:0]y;
decoder38 d1(a,b,c,y);
initial
begin
a=0;b=0;c=0;#10
a=0;b=0;c=1;#10
a=0;b=1;c=0;#10
a=0;b=1;c=1;#10
a=1;b=0;c=0;#10
a=1;b=0;c=1;#10
a=1;b=1;c=0;#10
a=1;b=1;c=1;#10
$stop;
end
endmodule
