// Seed: 3146188062
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6
);
  wor id_8 = id_6 == id_6, id_9;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1
    , id_16,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input tri id_8,
    inout wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    inout wire id_12,
    output wand id_13,
    output tri id_14
);
  always @(posedge 1'b0 or negedge 1) begin : LABEL_0
    disable id_17;
    id_1 <= 1;
    id_2 = id_0 - 1;
  end
  module_0 modCall_1 (
      id_6,
      id_14,
      id_3,
      id_5,
      id_11,
      id_5,
      id_8
  );
  wire id_18;
endmodule
