

================================================================
== Vitis HLS Report for 'sadd'
================================================================
* Date:           Thu Jan 26 16:22:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        streamAdd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [streamAdd.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT1_V_data_V, i4 %INPUT1_V_keep_V, i4 %INPUT1_V_strb_V, i1 %INPUT1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT1_V_data_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT1_V_keep_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT1_V_strb_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT1_V_last_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT2_V_data_V, i4 %INPUT2_V_keep_V, i4 %INPUT2_V_strb_V, i1 %INPUT2_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT2_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT2_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT2_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT2_V_last_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i1 %OUTPUT_r_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_r_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_r_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %length_r"   --->   Operation 27 'read' 'length_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln14 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i1 0, i1 %OUTPUT_r_V_last_V, i1 0, i1 0, void @empty_6" [streamAdd.cpp:14]   --->   Operation 28 'specaxissidechannel' 'specaxissidechannel_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln14 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %INPUT2_V_data_V, i4 %INPUT2_V_keep_V, i4 %INPUT2_V_strb_V, i1 0, i1 %INPUT2_V_last_V, i1 0, i1 0, void @empty_7" [streamAdd.cpp:14]   --->   Operation 29 'specaxissidechannel' 'specaxissidechannel_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln14 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %INPUT1_V_data_V, i4 %INPUT1_V_keep_V, i4 %INPUT1_V_strb_V, i1 0, i1 %INPUT1_V_last_V, i1 0, i1 0, void @empty_8" [streamAdd.cpp:14]   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln14 = store i32 0, i32 %i" [streamAdd.cpp:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [streamAdd.cpp:14]   --->   Operation 32 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [streamAdd.cpp:14]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp_eq  i32 %i_1, i32 %length_r_read" [streamAdd.cpp:14]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 1" [streamAdd.cpp:14]   --->   Operation 36 'add' 'i_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end.loopexit" [streamAdd.cpp:14]   --->   Operation 37 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %INPUT1_V_data_V, i4 %INPUT1_V_keep_V, i4 %INPUT1_V_strb_V, i1 %INPUT1_V_last_V"   --->   Operation 38 'read' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node cur1_data_V)   --->   "%tmp_data_V_1 = extractvalue i41 %empty"   --->   Operation 39 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i41 %empty"   --->   Operation 40 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i41 %empty"   --->   Operation 41 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i41 %empty"   --->   Operation 42 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_14 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %INPUT2_V_data_V, i4 %INPUT2_V_keep_V, i4 %INPUT2_V_strb_V, i1 %INPUT2_V_last_V"   --->   Operation 43 'read' 'empty_14' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node cur1_data_V)   --->   "%tmp_data_V_2 = extractvalue i41 %empty_14"   --->   Operation 44 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns) (out node of the LUT)   --->   "%cur1_data_V = add i32 %tmp_data_V_2, i32 %tmp_data_V_1" [streamAdd.cpp:17]   --->   Operation 45 'add' 'cur1_data_V' <Predicate = (!icmp_ln14)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln14 = store i32 %i_2, i32 %i" [streamAdd.cpp:14]   --->   Operation 46 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i1 %OUTPUT_r_V_last_V, i32 %cur1_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 47 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [streamAdd.cpp:14]   --->   Operation 48 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUTPUT_r_V_data_V, i4 %OUTPUT_r_V_keep_V, i4 %OUTPUT_r_V_strb_V, i1 %OUTPUT_r_V_last_V, i32 %cur1_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_last_V"   --->   Operation 49 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [streamAdd.cpp:14]   --->   Operation 50 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [streamAdd.cpp:20]   --->   Operation 51 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT2_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca             ) [ 011110]
spectopmodule_ln3        (spectopmodule      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specbitsmap_ln0          (specbitsmap        ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
specinterface_ln0        (specinterface      ) [ 000000]
length_r_read            (read               ) [ 001110]
specaxissidechannel_ln14 (specaxissidechannel) [ 000000]
specaxissidechannel_ln14 (specaxissidechannel) [ 000000]
specaxissidechannel_ln14 (specaxissidechannel) [ 000000]
store_ln14               (store              ) [ 000000]
br_ln14                  (br                 ) [ 000000]
i_1                      (load               ) [ 000000]
specpipeline_ln0         (specpipeline       ) [ 000000]
icmp_ln14                (icmp               ) [ 001110]
i_2                      (add                ) [ 000000]
br_ln14                  (br                 ) [ 000000]
empty                    (read               ) [ 000000]
tmp_data_V_1             (extractvalue       ) [ 000000]
tmp_keep_V               (extractvalue       ) [ 001110]
tmp_strb_V               (extractvalue       ) [ 001110]
tmp_last_V               (extractvalue       ) [ 001110]
empty_14                 (read               ) [ 000000]
tmp_data_V_2             (extractvalue       ) [ 000000]
cur1_data_V              (add                ) [ 001110]
store_ln14               (store              ) [ 000000]
specloopname_ln14        (specloopname       ) [ 000000]
write_ln258              (write              ) [ 000000]
br_ln14                  (br                 ) [ 000000]
ret_ln20                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT1_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT1_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT1_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT1_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT2_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT2_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT2_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT2_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="INPUT2_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_r_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_r_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_r_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="length_r">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="length_r_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="41" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_14_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="41" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="4" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="1"/>
<pin id="119" dir="0" index="6" bw="4" slack="1"/>
<pin id="120" dir="0" index="7" bw="4" slack="1"/>
<pin id="121" dir="0" index="8" bw="1" slack="1"/>
<pin id="122" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln14_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_1_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln14_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_V_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="41" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_keep_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="41" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_strb_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="41" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_last_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="41" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_data_V_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="41" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="cur1_data_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cur1_data_V/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln14_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="length_r_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_r_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="tmp_keep_V_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_strb_V_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_last_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="cur1_data_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cur1_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="88" pin="5"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="88" pin="5"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="88" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="88" pin="5"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="100" pin="5"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="147" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="141" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="78" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="184"><net_src comp="178" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="82" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="196"><net_src comp="151" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="201"><net_src comp="155" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="206"><net_src comp="159" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="211"><net_src comp="167" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="112" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_r_V_data_V | {4 }
	Port: OUTPUT_r_V_keep_V | {4 }
	Port: OUTPUT_r_V_strb_V | {4 }
	Port: OUTPUT_r_V_last_V | {4 }
 - Input state : 
	Port: sadd : INPUT1_V_data_V | {2 }
	Port: sadd : INPUT1_V_keep_V | {2 }
	Port: sadd : INPUT1_V_strb_V | {2 }
	Port: sadd : INPUT1_V_last_V | {2 }
	Port: sadd : INPUT2_V_data_V | {2 }
	Port: sadd : INPUT2_V_keep_V | {2 }
	Port: sadd : INPUT2_V_strb_V | {2 }
	Port: sadd : INPUT2_V_last_V | {2 }
	Port: sadd : length_r | {1 }
  - Chain level:
	State 1
		store_ln14 : 1
	State 2
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		cur1_data_V : 1
		store_ln14 : 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_2_fu_141        |    0    |    39   |
|          |    cur1_data_V_fu_167    |    0    |    39   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln14_fu_136     |    0    |    18   |
|----------|--------------------------|---------|---------|
|          | length_r_read_read_fu_82 |    0    |    0    |
|   read   |     empty_read_fu_88     |    0    |    0    |
|          |   empty_14_read_fu_100   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_112     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    tmp_data_V_1_fu_147   |    0    |    0    |
|          |     tmp_keep_V_fu_151    |    0    |    0    |
|extractvalue|     tmp_strb_V_fu_155    |    0    |    0    |
|          |     tmp_last_V_fu_159    |    0    |    0    |
|          |    tmp_data_V_2_fu_163   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    96   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| cur1_data_V_reg_208 |   32   |
|      i_reg_178      |   32   |
|length_r_read_reg_185|   32   |
|  tmp_keep_V_reg_193 |    4   |
|  tmp_last_V_reg_203 |    1   |
|  tmp_strb_V_reg_198 |    4   |
+---------------------+--------+
|        Total        |   105  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   105  |    -   |
+-----------+--------+--------+
|   Total   |   105  |   96   |
+-----------+--------+--------+
