

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Sun Mar 27 19:30:33 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_949  |sqrt_fixed_32_32_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MainLoop  |       70|       70|         9|          2|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  16|      -|      -|    -|
|Expression       |        -|   -|      0|   1276|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       32|   0|   3219|   4497|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    540|    -|
|Register         |        -|   -|    895|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       32|  16|   4114|   6313|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       26|  20|     11|     35|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |control_s_axi_U                |control_s_axi       |       32|   0|  2634|  2344|    0|
    |mul_9s_9s_18_1_1_U2            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U3            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U4            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U5            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U6            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U7            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U8            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U9            |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U10           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U11           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U12           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U13           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U14           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U15           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U16           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |mul_9s_9s_18_1_1_U17           |mul_9s_9s_18_1_1    |        0|   0|     0|    51|    0|
    |grp_sqrt_fixed_32_32_s_fu_949  |sqrt_fixed_32_32_s  |        0|   0|   585|  1337|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |       32|   0|  3219|  4497|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_9s_9s_18s_18_4_1_U18  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U19  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U20  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U21  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U22  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U23  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U24  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U25  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U26  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U27  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U28  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U29  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U30  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U31  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U32  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    |mac_muladd_9s_9s_18s_18_4_1_U33  |mac_muladd_9s_9s_18s_18_4_1  |  i0 + i1 * i1|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_1315_p2     |         +|   0|  0|  12|          11|           6|
    |add_ln15_10_fu_1210_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_11_fu_1231_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_12_fu_1252_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_13_fu_1273_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_14_fu_1294_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_15_fu_1611_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_16_fu_1631_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_17_fu_1651_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_18_fu_1671_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_19_fu_1691_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_1_fu_1021_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_20_fu_1711_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_21_fu_1731_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_22_fu_1751_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_23_fu_1771_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_24_fu_1791_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_25_fu_1811_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_26_fu_1831_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_27_fu_1851_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_28_fu_1871_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_29_fu_1891_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_2_fu_1042_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_30_fu_1911_p2  |         +|   0|  0|  12|          11|          11|
    |add_ln15_33_fu_2321_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_36_fu_2337_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_37_fu_2347_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln15_3_fu_1063_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_40_fu_2359_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_43_fu_2375_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_44_fu_2385_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln15_45_fu_2397_p2  |         +|   0|  0|  28|          21|          21|
    |add_ln15_48_fu_2409_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_4_fu_1084_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_51_fu_2425_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_52_fu_2435_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln15_55_fu_2447_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_58_fu_2463_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln15_59_fu_2473_p2  |         +|   0|  0|  27|          20|          20|
    |add_ln15_5_fu_1105_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_60_fu_2488_p2  |         +|   0|  0|  28|          21|          21|
    |add_ln15_61_fu_2498_p2  |         +|   0|  0|  29|          22|          22|
    |add_ln15_6_fu_1126_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_7_fu_1147_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_8_fu_1168_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_9_fu_1189_p2   |         +|   0|  0|  12|          11|          11|
    |add_ln15_fu_1000_p2     |         +|   0|  0|  12|          11|          11|
    |res_1_fu_2507_p2        |         +|   0|  0|  34|          27|          27|
    |sub_ln15_10_fu_1528_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_11_fu_1541_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_12_fu_1558_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_13_fu_1571_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_14_fu_1588_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_15_fu_1601_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_16_fu_2010_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_17_fu_2023_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_18_fu_2040_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_19_fu_2053_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_1_fu_1391_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_20_fu_2070_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_21_fu_2083_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_22_fu_2100_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_23_fu_2113_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_24_fu_2130_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_25_fu_2143_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_26_fu_2160_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_27_fu_2173_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_28_fu_2190_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_29_fu_2203_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_2_fu_1408_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_30_fu_2220_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_31_fu_2233_p2  |         -|   0|  0|  14|           9|           9|
    |sub_ln15_3_fu_1421_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_4_fu_1438_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_5_fu_1451_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_6_fu_1468_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_7_fu_1481_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_8_fu_1498_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_9_fu_1511_p2   |         -|   0|  0|  14|           9|           9|
    |sub_ln15_fu_1378_p2     |         -|   0|  0|  14|           9|           9|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_fu_989_p2      |       xor|   0|  0|   7|           6|           7|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1276|         970|         967|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |i_fu_266                 |   9|          2|   11|         22|
    |res_fu_262               |   9|          2|   27|         54|
    |x_0_address0             |  14|          3|    6|         18|
    |x_10_address0            |  14|          3|    6|         18|
    |x_11_address0            |  14|          3|    6|         18|
    |x_12_address0            |  14|          3|    6|         18|
    |x_13_address0            |  14|          3|    6|         18|
    |x_14_address0            |  14|          3|    6|         18|
    |x_15_address0            |  14|          3|    6|         18|
    |x_16_address0            |  14|          3|    6|         18|
    |x_17_address0            |  14|          3|    6|         18|
    |x_18_address0            |  14|          3|    6|         18|
    |x_19_address0            |  14|          3|    6|         18|
    |x_1_address0             |  14|          3|    6|         18|
    |x_20_address0            |  14|          3|    6|         18|
    |x_21_address0            |  14|          3|    6|         18|
    |x_22_address0            |  14|          3|    6|         18|
    |x_23_address0            |  14|          3|    6|         18|
    |x_24_address0            |  14|          3|    6|         18|
    |x_25_address0            |  14|          3|    6|         18|
    |x_26_address0            |  14|          3|    6|         18|
    |x_27_address0            |  14|          3|    6|         18|
    |x_28_address0            |  14|          3|    6|         18|
    |x_29_address0            |  14|          3|    6|         18|
    |x_2_address0             |  14|          3|    6|         18|
    |x_30_address0            |  14|          3|    6|         18|
    |x_31_address0            |  14|          3|    6|         18|
    |x_3_address0             |  14|          3|    6|         18|
    |x_4_address0             |  14|          3|    6|         18|
    |x_5_address0             |  14|          3|    6|         18|
    |x_6_address0             |  14|          3|    6|         18|
    |x_7_address0             |  14|          3|    6|         18|
    |x_8_address0             |  14|          3|    6|         18|
    |x_9_address0             |  14|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 540|        116|  232|        668|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln15_37_reg_3425     |  20|   0|   20|          0|
    |add_ln15_44_reg_3430     |  20|   0|   20|          0|
    |add_ln15_45_reg_3435     |  21|   0|   21|          0|
    |add_ln15_52_reg_3440     |  20|   0|   20|          0|
    |add_ln15_59_reg_3445     |  20|   0|   20|          0|
    |add_ln15_61_reg_3450     |  22|   0|   22|          0|
    |ap_CS_fsm                |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_1_reg_2664             |  11|   0|   11|          0|
    |i_fu_266                 |  11|   0|   11|          0|
    |mul_ln15_10_reg_3282     |  18|   0|   18|          0|
    |mul_ln15_12_reg_3287     |  18|   0|   18|          0|
    |mul_ln15_14_reg_3292     |  18|   0|   18|          0|
    |mul_ln15_16_reg_3385     |  18|   0|   18|          0|
    |mul_ln15_18_reg_3390     |  18|   0|   18|          0|
    |mul_ln15_20_reg_3395     |  18|   0|   18|          0|
    |mul_ln15_22_reg_3400     |  18|   0|   18|          0|
    |mul_ln15_24_reg_3405     |  18|   0|   18|          0|
    |mul_ln15_26_reg_3410     |  18|   0|   18|          0|
    |mul_ln15_28_reg_3415     |  18|   0|   18|          0|
    |mul_ln15_2_reg_3262      |  18|   0|   18|          0|
    |mul_ln15_30_reg_3420     |  18|   0|   18|          0|
    |mul_ln15_4_reg_3267      |  18|   0|   18|          0|
    |mul_ln15_6_reg_3272      |  18|   0|   18|          0|
    |mul_ln15_8_reg_3277      |  18|   0|   18|          0|
    |mul_ln15_reg_3257        |  18|   0|   18|          0|
    |p_Val2_s_reg_3460        |  16|   0|   16|          0|
    |res_fu_262               |  27|   0|   27|          0|
    |sub_ln15_10_reg_3064     |   9|   0|    9|          0|
    |sub_ln15_12_reg_3075     |   9|   0|    9|          0|
    |sub_ln15_14_reg_3086     |   9|   0|    9|          0|
    |sub_ln15_16_reg_3297     |   9|   0|    9|          0|
    |sub_ln15_18_reg_3308     |   9|   0|    9|          0|
    |sub_ln15_20_reg_3319     |   9|   0|    9|          0|
    |sub_ln15_22_reg_3330     |   9|   0|    9|          0|
    |sub_ln15_24_reg_3341     |   9|   0|    9|          0|
    |sub_ln15_26_reg_3352     |   9|   0|    9|          0|
    |sub_ln15_28_reg_3363     |   9|   0|    9|          0|
    |sub_ln15_2_reg_3020      |   9|   0|    9|          0|
    |sub_ln15_30_reg_3374     |   9|   0|    9|          0|
    |sub_ln15_4_reg_3031      |   9|   0|    9|          0|
    |sub_ln15_6_reg_3042      |   9|   0|    9|          0|
    |sub_ln15_8_reg_3053      |   9|   0|    9|          0|
    |sub_ln15_reg_3009        |   9|   0|    9|          0|
    |tmp_reg_2685             |   1|   0|    1|          0|
    |x_0_load_reg_2769        |   8|   0|    8|          0|
    |x_10_load_reg_2869       |   8|   0|    8|          0|
    |x_11_load_reg_2879       |   8|   0|    8|          0|
    |x_12_load_reg_2889       |   8|   0|    8|          0|
    |x_13_load_reg_2899       |   8|   0|    8|          0|
    |x_14_load_reg_2909       |   8|   0|    8|          0|
    |x_15_load_reg_2919       |   8|   0|    8|          0|
    |x_16_load_1_reg_3102     |   8|   0|    8|          0|
    |x_17_load_1_reg_3112     |   8|   0|    8|          0|
    |x_18_load_1_reg_3122     |   8|   0|    8|          0|
    |x_19_load_1_reg_3132     |   8|   0|    8|          0|
    |x_1_load_reg_2779        |   8|   0|    8|          0|
    |x_20_load_1_reg_3142     |   8|   0|    8|          0|
    |x_21_load_1_reg_3152     |   8|   0|    8|          0|
    |x_22_load_1_reg_3162     |   8|   0|    8|          0|
    |x_23_load_1_reg_3172     |   8|   0|    8|          0|
    |x_24_load_1_reg_3182     |   8|   0|    8|          0|
    |x_25_load_1_reg_3192     |   8|   0|    8|          0|
    |x_26_load_1_reg_3202     |   8|   0|    8|          0|
    |x_27_load_1_reg_3212     |   8|   0|    8|          0|
    |x_28_load_1_reg_3222     |   8|   0|    8|          0|
    |x_29_load_1_reg_3232     |   8|   0|    8|          0|
    |x_2_load_reg_2789        |   8|   0|    8|          0|
    |x_30_load_1_reg_3242     |   8|   0|    8|          0|
    |x_31_load_1_reg_3252     |   8|   0|    8|          0|
    |x_3_load_reg_2799        |   8|   0|    8|          0|
    |x_4_load_reg_2809        |   8|   0|    8|          0|
    |x_5_load_reg_2819        |   8|   0|    8|          0|
    |x_6_load_reg_2829        |   8|   0|    8|          0|
    |x_7_load_reg_2839        |   8|   0|    8|          0|
    |x_8_load_reg_2849        |   8|   0|    8|          0|
    |x_9_load_reg_2859        |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 895|   0|  895|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   12|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   12|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

