$date
	Sun Nov 24 17:02:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ROM_tb $end
$var wire 32 ! InstrF [31:0] $end
$var reg 5 " PCF [4:0] $end
$scope module rom_inst $end
$var wire 5 # PCF [4:0] $end
$var reg 32 $ InstrF [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100000000000100010011 $
b0 #
b0 "
b10100000000000100010011 !
$end
#10000
b110000000000000110010011 !
b110000000000000110010011 $
b1 "
b1 #
#20000
b11111111011100011000001110010011 !
b11111111011100011000001110010011 $
b10 "
b10 #
#30000
b1000111110001000110011 !
b1000111110001000110011 $
b11 "
b11 #
#40000
bx !
bx $
b11111 "
b11111 #
#1000000
