INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wd3' is not allowed [D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/datapath.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sources_1/new/top.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Software/Vivado/projects/Computer_Organization/exp3/exp3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
