
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv Cov: 95.5% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Flash Phy Read Module</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: // This module implements the flash phy read pipeline.</pre>
<pre style="margin:0; padding:0 ">   8: // The read pipeline consists of read buffers, the actual flash read stage, the</pre>
<pre style="margin:0; padding:0 ">   9: // descrambling stage, and finally the response.</pre>
<pre style="margin:0; padding:0 ">  10: //</pre>
<pre style="margin:0; padding:0 ">  11: // Note this module backpressures the front end, but cannot handle any back end</pre>
<pre style="margin:0; padding:0 ">  12: // back pressuring at the response stage.  It is thus assumed it will tell the</pre>
<pre style="margin:0; padding:0 ">  13: // upstream to stop issuing instructions, however once issued, the upstream will</pre>
<pre style="margin:0; padding:0 ">  14: // always accept the response.</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="margin:0; padding:0 ">  16: module flash_phy_rd import flash_phy_pkg::*; (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:   // interface with arbitration unit</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input req_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   input prog_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input pg_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input bk_erase_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   input [BankAddrW-1:0] addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   output logic rdy_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   output logic data_valid_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   output logic [BusWidth-1:0] data_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   output logic idle_o, // the entire read pipeline is idle</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:   // interface to actual flash primitive</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   output logic req_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   input ack_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   input [DataWidth-1:0] data_i</pre>
<pre style="margin:0; padding:0 ">  35:   );</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  38:   // Read buffers</pre>
<pre style="margin:0; padding:0 ">  39:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="margin:0; padding:0 ">  41:   // A buffer allocate is invoked when a new transaction arrives.</pre>
<pre style="margin:0; padding:0 ">  42:   // Alloc only happens if the new transaction does not match an existing entry.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   logic [NumBuf-1:0] alloc;</pre>
<pre style="margin:0; padding:0 ">  44: </pre>
<pre style="margin:0; padding:0 ">  45:   // A buffer update is invoked after the completion of the de-scramble stage.</pre>
<pre style="margin:0; padding:0 ">  46:   // This updates the buffer that was allocated when a new transaction was initiated.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   logic [NumBuf-1:0] update;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   rd_buf_t read_buf [NumBuf];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   logic [NumBuf-1:0] buf_invalid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   logic [NumBuf-1:0] buf_valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic [NumBuf-1:0] buf_wip;</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="margin:0; padding:0 ">  54:   // The new transaction matches an already allocated buffer.</pre>
<pre style="margin:0; padding:0 ">  55:   // The buffer may be valid or work in progress.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   logic [NumBuf-1:0] buf_match;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   logic no_match;</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="margin:0; padding:0 ">  59:   // There is a stateful operation aimed at valid buffer, that buffer must be flushed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   logic [NumBuf-1:0] data_hazard;</pre>
<pre style="margin:0; padding:0 ">  61: </pre>
<pre style="margin:0; padding:0 ">  62:   // The next buffer allocated is determined in the following way:</pre>
<pre style="margin:0; padding:0 ">  63:   // If there is an invalid buffer, use that lowest one</pre>
<pre style="margin:0; padding:0 ">  64:   // If there are no invalid buffers, pick a valid buffer</pre>
<pre style="margin:0; padding:0 ">  65:   // Work in progress buffer is NEVER replaced.</pre>
<pre style="margin:0; padding:0 ">  66:   // There should only be one work in progress buffer at a time</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:   logic [NumBuf-1:0] buf_invalid_alloc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   logic [NumBuf-1:0] buf_valid_alloc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   logic [NumBuf-1:0] buf_alloc;</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:   for (genvar i = 0; i < NumBuf; i++) begin: gen_buf_states</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     assign buf_valid[i]   = read_buf[i].attr == Valid;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     assign buf_wip[i]     = read_buf[i].attr == Wip;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     assign buf_invalid[i] = read_buf[i].attr == Invalid;</pre>
<pre style="margin:0; padding:0 ">  75:   end</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   assign buf_invalid_alloc[0] = buf_invalid[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   for (genvar i = 1; i < NumBuf; i++) begin: gen_inv_alloc_bufs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     assign buf_invalid_alloc[i] = buf_invalid[i] & ~|buf_invalid_alloc[i-1:0];</pre>
<pre style="margin:0; padding:0 ">  80:   end</pre>
<pre style="margin:0; padding:0 ">  81: </pre>
<pre style="margin:0; padding:0 ">  82:   // a prim arbiter is used to somewhat fairly select among the valid buffers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic [1:0] dummy_data [NumBuf];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   for (genvar i = 0; i < NumBuf; i++) begin: gen_dummy</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:     assign dummy_data[i] = '0;</pre>
<pre style="margin:0; padding:0 ">  86:   end</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:   // using prim arbiter tree since it supports per cycle arbitration instead of</pre>
<pre style="margin:0; padding:0 ">  89:   // winner lock</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   prim_arbiter_tree #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:     .N(NumBuf),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:     .Lock(0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:     .DW(2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   ) i_valid_random (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .req_i(buf_valid),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:     .data_i(dummy_data),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     .gnt_o(buf_valid_alloc),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .idx_o(),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     .valid_o(),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     .data_o(),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .ready_i(req_i & rdy_o)</pre>
<pre style="margin:0; padding:0 "> 104:   );</pre>
<pre style="margin:0; padding:0 "> 105: </pre>
<pre style="margin:0; padding:0 "> 106:   // which buffer to allocate upon a new transaction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   assign buf_alloc = |buf_invalid_alloc ? buf_invalid_alloc : buf_valid_alloc;</pre>
<pre style="margin:0; padding:0 "> 108: </pre>
<pre style="margin:0; padding:0 "> 109:   // do not attempt to generate match unless the transaction is relevant</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   for (genvar i = 0; i < NumBuf; i++) begin: gen_buf_match</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     assign buf_match[i] = req_i & (buf_valid[i] | buf_wip[i]) &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:                           read_buf[i].addr == addr_i[BankAddrW-1:LsbAddrBit];</pre>
<pre style="margin:0; padding:0 "> 113: </pre>
<pre style="margin:0; padding:0 "> 114:     // A data hazard should never happen to a wip buffer because it implies</pre>
<pre style="margin:0; padding:0 "> 115:     // that a read is in progress, so a hazard operation cannot start.</pre>
<pre style="margin:0; padding:0 "> 116:     // If bank erase, all buffers must be flushed.</pre>
<pre style="margin:0; padding:0 "> 117:     // If page erase, only if the buffer lands in the same page.</pre>
<pre style="margin:0; padding:0 "> 118:     // If program, only if it's the same flash word.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:     assign data_hazard[i] = buf_valid[i] &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:                             (bk_erase_i |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:                             (prog_i & read_buf[i].addr == addr_i[BankAddrW-1:LsbAddrBit]) |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:                             (pg_erase_i & read_buf[i].addr[FlashWordsW +: PageW] ==</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:                             addr_i[WordW +: PageW]));</pre>
<pre style="margin:0; padding:0 "> 124: </pre>
<pre style="margin:0; padding:0 "> 125:   end</pre>
<pre style="margin:0; padding:0 "> 126: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   assign no_match = ~|buf_match;</pre>
<pre style="margin:0; padding:0 "> 128: </pre>
<pre style="margin:0; padding:0 "> 129:   // if new request does not match anything, allocate</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   assign alloc = no_match ? {NumBuf{req_i}} &  buf_alloc : '0;</pre>
<pre style="margin:0; padding:0 "> 131: </pre>
<pre style="margin:0; padding:0 "> 132:   // read buffers</pre>
<pre style="margin:0; padding:0 "> 133:   // allocate sets state to Wip</pre>
<pre style="margin:0; padding:0 "> 134:   // update sets state to valid</pre>
<pre style="margin:0; padding:0 "> 135:   // wipe sets state to invalid - this comes from prog</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   for (genvar i = 0; i < NumBuf; i++) begin: gen_bufs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:     flash_phy_rd_buffers i_rd_buf (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:       .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:       .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:       .alloc_i(rdy_o & alloc[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:       .update_i(update[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:       .wipe_i(data_hazard[i]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:       .addr_i(addr_i[BankAddrW-1:LsbAddrBit]),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:       .data_i(data_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:       .out_o(read_buf[i])</pre>
<pre style="margin:0; padding:0 "> 146:     );</pre>
<pre style="margin:0; padding:0 "> 147:   end</pre>
<pre style="margin:0; padding:0 "> 148: </pre>
<pre style="margin:0; padding:0 "> 149:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 150:   // Flash read stage</pre>
<pre style="margin:0; padding:0 "> 151:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 152: </pre>
<pre style="margin:0; padding:0 "> 153:   // Flash read stage determines if the transactions are accepted.</pre>
<pre style="margin:0; padding:0 "> 154:   //</pre>
<pre style="margin:0; padding:0 "> 155:   // The response fifo is written to when a transaction initiates a flash read OR when a match</pre>
<pre style="margin:0; padding:0 "> 156:   // is hit. The information written is just the allocated buffer that would have satisifed the</pre>
<pre style="margin:0; padding:0 "> 157:   // transaction, as well as bits that indiate which part of the buffer is the right return data</pre>
<pre style="margin:0; padding:0 "> 158:   //</pre>
<pre style="margin:0; padding:0 "> 159:   // This allows a hit transaction to match in-order, and unblock later transactions to begin</pre>
<pre style="margin:0; padding:0 "> 160:   // reading from the flash primitive</pre>
<pre style="margin:0; padding:0 "> 161: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   rsp_fifo_entry_t rsp_fifo_wdata, rsp_fifo_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic rsp_fifo_rdy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic rsp_fifo_vld;</pre>
<pre style="margin:0; padding:0 "> 165: </pre>
<pre style="margin:0; padding:0 "> 166:   // whether there is an ongoing read to flash</pre>
<pre style="margin:0; padding:0 "> 167:   // stage is idle when a transaction is ongoing, and the cycle when a response comes from</pre>
<pre style="margin:0; padding:0 "> 168:   // the flash primitive</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic rd_stage_idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic rd_busy;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic rd_done;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic [NumBuf-1:0] alloc_q;</pre>
<pre style="margin:0; padding:0 "> 173: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   assign rd_done = rd_busy & ack_i;</pre>
<pre style="margin:0; padding:0 "> 175: </pre>
<pre style="margin:0; padding:0 "> 176:   // if buffer allocated, that is the return source</pre>
<pre style="margin:0; padding:0 "> 177:   // if buffer matched, that is the return source</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   assign rsp_fifo_wdata.buf_sel = |alloc ? buf_alloc : buf_match;</pre>
<pre style="margin:0; padding:0 "> 179: </pre>
<pre style="margin:0; padding:0 "> 180:   // If width is the same, word_sel is unused</pre>
<pre id="id181" style="background-color: #FFB6C1; margin:0; padding:0 "> 181:   if (WidthMultiple == 1) begin : gen_single_word_sel</pre>
<pre id="id182" style="background-color: #FFB6C1; margin:0; padding:0 "> 182:     assign rsp_fifo_wdata.word_sel = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   end else begin : gen_word_sel</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:     assign rsp_fifo_wdata.word_sel = addr_i[0 +: LsbAddrBit];</pre>
<pre style="margin:0; padding:0 "> 185:   end</pre>
<pre style="margin:0; padding:0 "> 186: </pre>
<pre style="margin:0; padding:0 "> 187:   // response order FIFO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   prim_fifo_sync #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:       .Width  (RspOrderFifoWidth),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:       .Pass   (0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:       .Depth  (RspOrderDepth)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   ) i_rsp_order_fifo (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:     .clr_i  (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:     .wvalid (req_i && rdy_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:     .wready (rsp_fifo_rdy),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:     .wdata  (rsp_fifo_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:     .depth  (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:     .rvalid (rsp_fifo_vld),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:     .rready (data_valid_o), // pop when a match has been found</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:     .rdata  (rsp_fifo_rdata)</pre>
<pre style="margin:0; padding:0 "> 203:   );</pre>
<pre style="margin:0; padding:0 "> 204: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:       rd_busy <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:       alloc_q <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:     end else if (req_o) begin</pre>
<pre style="margin:0; padding:0 "> 210:       // read only becomes busy if a buffer is allocated and read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:       rd_busy <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:       alloc_q <= alloc;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:     end else if (rd_done) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:       rd_busy <= 1'b0;</pre>
<pre style="margin:0; padding:0 "> 215:     end</pre>
<pre style="margin:0; padding:0 "> 216:   end</pre>
<pre style="margin:0; padding:0 "> 217: </pre>
<pre style="margin:0; padding:0 "> 218:   // this stage is idle whenever there is not an ongoing read, or if there is</pre>
<pre style="margin:0; padding:0 "> 219:   // but the ack has returned</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   assign rd_stage_idle = !rd_busy | ack_i;</pre>
<pre style="margin:0; padding:0 "> 221: </pre>
<pre style="margin:0; padding:0 "> 222:   // if no buffers matched, accept only if read state is idle and there is space</pre>
<pre style="margin:0; padding:0 "> 223:   // if buffer is matched, accept as long as there is space in the rsp fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   assign rdy_o = no_match ? rd_stage_idle & rsp_fifo_rdy : rsp_fifo_rdy;</pre>
<pre style="margin:0; padding:0 "> 225: </pre>
<pre style="margin:0; padding:0 "> 226:   // issue a transaction to flash</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   assign req_o = req_i & rdy_o & no_match;</pre>
<pre style="margin:0; padding:0 "> 228: </pre>
<pre style="margin:0; padding:0 "> 229:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 230:   // De-scrambling stage</pre>
<pre style="margin:0; padding:0 "> 231:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 232: </pre>
<pre style="margin:0; padding:0 "> 233:   // nothing here yet</pre>
<pre style="margin:0; padding:0 "> 234: </pre>
<pre style="margin:0; padding:0 "> 235: </pre>
<pre style="margin:0; padding:0 "> 236:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 237:   // Response</pre>
<pre style="margin:0; padding:0 "> 238:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 239: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic flash_rsp_match;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic [NumBuf-1:0] buf_rsp_match;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic [DataWidth-1:0] buf_rsp_data;</pre>
<pre style="margin:0; padding:0 "> 243: </pre>
<pre style="margin:0; padding:0 "> 244:   // update buffers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   assign update = rd_done ? alloc_q : '0;</pre>
<pre style="margin:0; padding:0 "> 246: </pre>
<pre style="margin:0; padding:0 "> 247:   // match in flash response when allocated buffer is the same as top of response fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   assign flash_rsp_match = rsp_fifo_vld & rd_done & (rsp_fifo_rdata.buf_sel == alloc_q);</pre>
<pre style="margin:0; padding:0 "> 249: </pre>
<pre style="margin:0; padding:0 "> 250:   // match in buf response when there is a valie buffer that is the same as top of response fifo</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   for (genvar i = 0; i < NumBuf; i++) begin: gen_buf_rsp_match</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:     assign buf_rsp_match[i] = rsp_fifo_vld & (rsp_fifo_rdata.buf_sel[i] & buf_valid[i]);</pre>
<pre style="margin:0; padding:0 "> 253:   end</pre>
<pre style="margin:0; padding:0 "> 254: </pre>
<pre style="margin:0; padding:0 "> 255:   // select among the buffers</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:     buf_rsp_data = data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:     for (int i = 0; i < NumBuf; i++) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:       if (buf_rsp_match[i]) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:         buf_rsp_data = read_buf[i].data;</pre>
<pre style="margin:0; padding:0 "> 261:       end</pre>
<pre style="margin:0; padding:0 "> 262:     end</pre>
<pre style="margin:0; padding:0 "> 263:   end</pre>
<pre style="margin:0; padding:0 "> 264: </pre>
<pre id="id265" style="background-color: #FFB6C1; margin:0; padding:0 "> 265:   if (WidthMultiple == 1) begin : gen_width_one_rd</pre>
<pre style="margin:0; padding:0 "> 266:     // When multiple is 1, just pass the read through directly</pre>
<pre id="id267" style="background-color: #FFB6C1; margin:0; padding:0 "> 267:     logic unused_word_sel;</pre>
<pre id="id268" style="background-color: #FFB6C1; margin:0; padding:0 "> 268:     assign data_o = |buf_rsp_match ? buf_rsp_data : data_i;</pre>
<pre id="id269" style="background-color: #FFB6C1; margin:0; padding:0 "> 269:     assign unused_word_sel = rsp_fifo_rdata.word_sel;</pre>
<pre style="margin:0; padding:0 "> 270: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   end else begin : gen_rd</pre>
<pre style="margin:0; padding:0 "> 272:     // Re-arrange data into packed array to pick the correct one</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:     logic [WidthMultiple-1:0][BusWidth-1:0] bus_words_packed;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:     assign bus_words_packed = |buf_rsp_match ? buf_rsp_data : data_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:     assign data_o = bus_words_packed[rsp_fifo_rdata.word_sel];</pre>
<pre style="margin:0; padding:0 "> 276: </pre>
<pre style="margin:0; padding:0 "> 277:   end</pre>
<pre style="margin:0; padding:0 "> 278: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   assign data_valid_o = flash_rsp_match | |buf_rsp_match;</pre>
<pre style="margin:0; padding:0 "> 280: </pre>
<pre style="margin:0; padding:0 "> 281: </pre>
<pre style="margin:0; padding:0 "> 282:   // the entire read pipeline is idle when there are no responses to return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   assign idle_o = ~rsp_fifo_vld;</pre>
<pre style="margin:0; padding:0 "> 284: </pre>
<pre style="margin:0; padding:0 "> 285:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 286:   // Assertions</pre>
<pre style="margin:0; padding:0 "> 287:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 "> 288: </pre>
<pre style="margin:0; padding:0 "> 289:   // The buffers are flip flop based, do not allow too many of them</pre>
<pre style="margin:0; padding:0 "> 290:   `ASSERT_INIT(MaxBufs_A, NumBuf <= 8)</pre>
<pre style="margin:0; padding:0 "> 291: </pre>
<pre style="margin:0; padding:0 "> 292:   // match should happen only to 1 buffer</pre>
<pre style="margin:0; padding:0 "> 293:   `ASSERT(OneHotMatch_A, $onehot0(buf_match))</pre>
<pre style="margin:0; padding:0 "> 294: </pre>
<pre style="margin:0; padding:0 "> 295:   // allocate should happen only to 1 buffer at time</pre>
<pre style="margin:0; padding:0 "> 296:   `ASSERT(OneHotAlloc_A, $onehot0(alloc))</pre>
<pre style="margin:0; padding:0 "> 297: </pre>
<pre style="margin:0; padding:0 "> 298:   // update should happen only to 1 buffer at time</pre>
<pre style="margin:0; padding:0 "> 299:   `ASSERT(OneHotUpdate_A, $onehot0(update))</pre>
<pre style="margin:0; padding:0 "> 300: </pre>
<pre style="margin:0; padding:0 "> 301:   // alloc and update should be mutually exclusive for a buffer</pre>
<pre style="margin:0; padding:0 "> 302:   `ASSERT(ExclusiveOps_A, (alloc & update) == 0 )</pre>
<pre style="margin:0; padding:0 "> 303: </pre>
<pre style="margin:0; padding:0 "> 304:   // valid and wip are mutually exclusive</pre>
<pre style="margin:0; padding:0 "> 305:   `ASSERT(ExclusiveState_A, (buf_valid & buf_wip) == 0)</pre>
<pre style="margin:0; padding:0 "> 306: </pre>
<pre style="margin:0; padding:0 "> 307:   // data_hazard and wip should be mutually exclusive</pre>
<pre style="margin:0; padding:0 "> 308:   `ASSERT(ExclusiveProgHazard_A, (data_hazard & buf_wip) == 0)</pre>
<pre style="margin:0; padding:0 "> 309: </pre>
<pre style="margin:0; padding:0 "> 310:   // unless the pipeline is idle, we should not have non-read trasnactions</pre>
<pre style="margin:0; padding:0 "> 311:   `ASSERT(IdleCheck_A, !idle_o |-> {prog_i,pg_erase_i,bk_erase_i} == '0)</pre>
<pre style="margin:0; padding:0 "> 312: </pre>
<pre style="margin:0; padding:0 "> 313: </pre>
<pre style="margin:0; padding:0 "> 314: endmodule // flash_phy_core</pre>
<pre style="margin:0; padding:0 "> 315: </pre>
</body>
</html>
