{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589201742798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589201742804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 14:55:42 2020 " "Processing started: Mon May 11 14:55:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589201742804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201742804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201742804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589201743467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589201743467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755173 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programcode-rtl " "Found design unit 1: Programcode-rtl" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755177 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCode " "Found entity 1: ProgramCode" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numpad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numpad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Numpad-rtl " "Found design unit 1: Numpad-rtl" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Numpad " "Found entity 1: Numpad" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-rtl " "Found design unit 1: Memory-rtl" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755186 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_programcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_programcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Programcode-rtl " "Found design unit 1: IO_Programcode-rtl" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755190 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ProgramCode " "Found entity 1: IO_ProgramCode" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_CU-rtl " "Found design unit 1: IO_CU-rtl" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755195 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_CU " "Found entity 1: IO_CU" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_ALU-rtl " "Found design unit 1: IO_ALU-rtl" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755199 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_ALU " "Found entity 1: IO_ALU" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-rtl " "Found design unit 1: Display-rtl" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755204 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-rtl " "Found design unit 1: CU-rtl" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755208 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-rtl " "Found design unit 1: BinaryToBCD-rtl" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755213 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755218 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201755218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589201755369 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(359) " "VHDL Process Statement warning at TopDesign.vhd(359): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755371 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(361) " "VHDL Process Statement warning at TopDesign.vhd(361): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755371 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCnt TopDesign.vhd(366) " "VHDL Process Statement warning at TopDesign.vhd(366): signal \"ClockCnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755371 "|TopDesign"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:i_BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:i_BCD\"" {  } { { "TopDesign.vhd" "i_BCD" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(133) " "VHDL Process Statement warning at BinaryToBCD.vhd(133): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755377 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Waiting BinaryToBCD.vhd(133) " "VHDL Process Statement warning at BinaryToBCD.vhd(133): signal \"Waiting\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755377 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentValue BinaryToBCD.vhd(148) " "VHDL Process Statement warning at BinaryToBCD.vhd(148): signal \"CurrentValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755377 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson BinaryToBCD.vhd(158) " "VHDL Process Statement warning at BinaryToBCD.vhd(158): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755377 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decimal BinaryToBCD.vhd(162) " "VHDL Process Statement warning at BinaryToBCD.vhd(162): signal \"Decimal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755377 "|TopDesign|BinaryToBCD:i_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:i_Display " "Elaborating entity \"Display\" for hierarchy \"Display:i_Display\"" {  } { { "TopDesign.vhd" "i_Display" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Digit Display.vhd(42) " "VHDL Process Statement warning at Display.vhd(42): signal \"Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755380 "|TopDesign|Display:i_Display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DisplayRAM Display.vhd(64) " "VHDL Process Statement warning at Display.vhd(64): signal \"DisplayRAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Display.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755380 "|TopDesign|Display:i_Display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Numpad Numpad:i_Numpad " "Elaborating entity \"Numpad\" for hierarchy \"Numpad:i_Numpad\"" {  } { { "TopDesign.vhd" "i_Numpad" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AJ Numpad.vhd(330) " "VHDL Process Statement warning at Numpad.vhd(330): signal \"AJ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Numpad.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Numpad.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755387 "|TopDesign|Numpad:i_Numpad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ALU IO_ALU:i_IO_ALU " "Elaborating entity \"IO_ALU\" for hierarchy \"IO_ALU:i_IO_ALU\"" {  } { { "TopDesign.vhd" "i_IO_ALU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ALU.vhd(30) " "VHDL Process Statement warning at IO_ALU.vhd(30): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_ConBusALU IO_ALU.vhd(32) " "VHDL Process Statement warning at IO_ALU.vhd(32): signal \"IO_ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueOne IO_ALU.vhd(39) " "VHDL Process Statement warning at IO_ALU.vhd(39): signal \"InputValueOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValueTwo IO_ALU.vhd(42) " "VHDL Process Statement warning at IO_ALU.vhd(42): signal \"InputValueTwo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(45) " "VHDL Process Statement warning at IO_ALU.vhd(45): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ActionJackson IO_ALU.vhd(48) " "VHDL Process Statement warning at IO_ALU.vhd(48): signal \"ActionJackson\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DataBusReg IO_ALU.vhd(51) " "VHDL Process Statement warning at IO_ALU.vhd(51): signal \"IO_DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_NSelOut IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_DataBusMemOutput IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755390 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_TBR IO_ALU.vhd(28) " "VHDL Process Statement warning at IO_ALU.vhd(28): inferring latch(es) for signal or variable \"IO_TBR\", which holds its previous value in one or more paths through the process" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_TBR IO_ALU.vhd(28) " "Inferred latch for \"IO_TBR\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[0\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[1\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[2\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[3\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[4\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[5\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[6\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] IO_ALU.vhd(28) " "Inferred latch for \"Result\[7\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[0\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[0\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[1\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[1\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[2\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[2\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[3\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[3\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[4\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[4\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[5\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[5\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[6\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[6\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_DataBusMemOutput\[7\] IO_ALU.vhd(28) " "Inferred latch for \"IO_DataBusMemOutput\[7\]\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_NSelOut IO_ALU.vhd(28) " "Inferred latch for \"IO_NSelOut\" at IO_ALU.vhd(28)" {  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755391 "|TopDesign|IO_ALU:i_IO_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_CU IO_CU:i_IO_CU " "Elaborating entity \"IO_CU\" for hierarchy \"IO_CU:i_IO_CU\"" {  } { { "TopDesign.vhd" "i_IO_CU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_ProgramCode IO_ProgramCode:i_IO_ProgramCode " "Elaborating entity \"IO_ProgramCode\" for hierarchy \"IO_ProgramCode:i_IO_ProgramCode\"" {  } { { "TopDesign.vhd" "i_IO_ProgramCode" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle IO_ProgramCode.vhd(35) " "VHDL Process Statement warning at IO_ProgramCode.vhd(35): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IO_ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ProgramCode.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755398 "|TopDesign|IO_ProgramCode:i_IO_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:i_ALU\"" {  } { { "TopDesign.vhd" "i_ALU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755402 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ConBusALU ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"ConBusALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755402 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755402 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755402 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(88) " "VHDL Process Statement warning at ALU.vhd(88): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(94) " "VHDL Process Statement warning at ALU.vhd(94): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(94) " "VHDL Process Statement warning at ALU.vhd(94): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrBusMemInput ALU.vhd(109) " "VHDL Process Statement warning at ALU.vhd(109): signal \"AddrBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(111) " "VHDL Process Statement warning at ALU.vhd(111): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755403 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiReg ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"multiReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divideReg ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"divideReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(127) " "VHDL Process Statement warning at ALU.vhd(127): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(130) " "VHDL Process Statement warning at ALU.vhd(130): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(133) " "VHDL Process Statement warning at ALU.vhd(133): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusReg ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"DataBusReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataBusMemInput ALU.vhd(136) " "VHDL Process Statement warning at ALU.vhd(136): signal \"DataBusMemInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TooBigResult ALU.vhd(139) " "VHDL Process Statement warning at ALU.vhd(139): signal \"TooBigResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NSelOut ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"NSelOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SkipProgram ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"SkipProgram\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiReg ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"multiReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataBusMemOutput ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"DataBusMemOutput\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TooBigResult ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"TooBigResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divideReg ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"divideReg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[0\] ALU.vhd(44) " "Inferred latch for \"divideReg\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[1\] ALU.vhd(44) " "Inferred latch for \"divideReg\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[2\] ALU.vhd(44) " "Inferred latch for \"divideReg\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755404 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[3\] ALU.vhd(44) " "Inferred latch for \"divideReg\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[4\] ALU.vhd(44) " "Inferred latch for \"divideReg\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[5\] ALU.vhd(44) " "Inferred latch for \"divideReg\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[6\] ALU.vhd(44) " "Inferred latch for \"divideReg\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divideReg\[7\] ALU.vhd(44) " "Inferred latch for \"divideReg\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TooBigResult ALU.vhd(44) " "Inferred latch for \"TooBigResult\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[0\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[1\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[2\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[3\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[4\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[5\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[6\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataBusMemOutput\[7\] ALU.vhd(44) " "Inferred latch for \"DataBusMemOutput\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[0\] ALU.vhd(44) " "Inferred latch for \"multiReg\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[1\] ALU.vhd(44) " "Inferred latch for \"multiReg\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[2\] ALU.vhd(44) " "Inferred latch for \"multiReg\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[3\] ALU.vhd(44) " "Inferred latch for \"multiReg\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[4\] ALU.vhd(44) " "Inferred latch for \"multiReg\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[5\] ALU.vhd(44) " "Inferred latch for \"multiReg\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[6\] ALU.vhd(44) " "Inferred latch for \"multiReg\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[7\] ALU.vhd(44) " "Inferred latch for \"multiReg\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[8\] ALU.vhd(44) " "Inferred latch for \"multiReg\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[9\] ALU.vhd(44) " "Inferred latch for \"multiReg\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755405 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[10\] ALU.vhd(44) " "Inferred latch for \"multiReg\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[11\] ALU.vhd(44) " "Inferred latch for \"multiReg\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[12\] ALU.vhd(44) " "Inferred latch for \"multiReg\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[13\] ALU.vhd(44) " "Inferred latch for \"multiReg\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[14\] ALU.vhd(44) " "Inferred latch for \"multiReg\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiReg\[15\] ALU.vhd(44) " "Inferred latch for \"multiReg\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SkipProgram ALU.vhd(44) " "Inferred latch for \"SkipProgram\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NSelOut ALU.vhd(44) " "Inferred latch for \"NSelOut\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201755406 "|TopDesign|ALU:i_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:i_CU " "Elaborating entity \"CU\" for hierarchy \"CU:i_CU\"" {  } { { "TopDesign.vhd" "i_CU" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755411 "|TopDesign|CU:i_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCode ProgramCode:i_ProgramCode " "Elaborating entity \"ProgramCode\" for hierarchy \"ProgramCode:i_ProgramCode\"" {  } { { "TopDesign.vhd" "i_ProgramCode" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755441 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ClockCycle ProgramCode.vhd(101) " "VHDL Process Statement warning at ProgramCode.vhd(101): signal \"ClockCycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProgramCode.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ProgramCode.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589201755455 "|TopDesign|ProgramCode:i_ProgramCode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:i_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:i_Memory\"" {  } { { "TopDesign.vhd" "i_Memory" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201755500 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Memory:i_Memory\|RAM_rtl_0 " "Inferred RAM node \"Memory:i_Memory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1589201756207 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory:i_Memory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory:i_Memory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"IO_ProgramCode:i_IO_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ProgramCode:i_ProgramCode\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ProgramCode:i_ProgramCode\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter INIT_FILE set to Lommeregner.TopDesign1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589201757658 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757658 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589201757658 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div3\"" {  } { { "BinaryToBCD.vhd" "Div3" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:i_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:i_ALU\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:i_BCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:i_BCD\|Mod3\"" {  } { { "BinaryToBCD.vhd" "Mod3" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589201757661 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589201757661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"Memory:i_Memory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201757741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:i_Memory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"Memory:i_Memory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lommeregner.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201757742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7s1 " "Found entity 1: altsyncram_n7s1" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201757801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201757801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201757819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"IO_ProgramCode:i_IO_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign0.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201757819 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201757819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v771 " "Found entity 1: altsyncram_v771" {  } { { "db/altsyncram_v771.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_v771.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201757876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201757876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201758099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ProgramCode:i_ProgramCode\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Lommeregner.TopDesign1.rtl.mif " "Parameter \"INIT_FILE\" = \"Lommeregner.TopDesign1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758099 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201758099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j971 " "Found entity 1: altsyncram_j971" {  } { { "db/altsyncram_j971.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_j971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div3\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201758334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758334 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201758334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_bpo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_kn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201758524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758524 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201758524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_epo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_nn9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201758709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758709 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201758709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_oqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_1p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201758899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201758899 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201758899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_sqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201758976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201758976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_abs_5p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:i_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:i_ALU\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201759102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:i_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:i_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759102 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201759102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1oo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1oo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1oo " "Found entity 1: lpm_divide_1oo" {  } { { "db/lpm_divide_1oo.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_1oo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/abs_divider_aag.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201759239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759240 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201759240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/alt_u_div_r2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589201759424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201759424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201759463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759463 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201759463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201759493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod2 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759494 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201759494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\"" {  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201759522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:i_BCD\|lpm_divide:Mod3 " "Instantiated megafunction \"BinaryToBCD:i_BCD\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589201759523 ""}  } { { "BinaryToBCD.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/BinaryToBCD.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589201759523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[3\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761104 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761104 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[1\] " "Latch ALU:i_ALU\|DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761104 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761104 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[2\] " "Latch ALU:i_ALU\|DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761104 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[3\] " "Latch ALU:i_ALU\|DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[4\] " "Latch ALU:i_ALU\|DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[5\] " "Latch ALU:i_ALU\|DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[6\] " "Latch ALU:i_ALU\|DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|DataBusMemOutput\[7\] " "Latch ALU:i_ALU\|DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[4\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[4\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761105 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] " "Latch IO_ALU:i_IO_ALU\|IO_DataBusMemOutput\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IO_CU:i_IO_CU\|IO_ConBusALU\[1\] " "Ports D and ENA on the latch are fed by the same signal IO_CU:i_IO_CU\|IO_ConBusALU\[1\]" {  } { { "IO_CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_CU.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "IO_ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/IO_ALU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[0\] " "Latch ALU:i_ALU\|divideReg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|TooBigResult " "Latch ALU:i_ALU\|TooBigResult has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:i_CU\|ConBusALU\[0\] " "Ports D and ENA on the latch are fed by the same signal CU:i_CU\|ConBusALU\[0\]" {  } { { "CU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/CU.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[1\] " "Latch ALU:i_ALU\|divideReg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[2\] " "Latch ALU:i_ALU\|divideReg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[3\] " "Latch ALU:i_ALU\|divideReg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[4\] " "Latch ALU:i_ALU\|divideReg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[5\] " "Latch ALU:i_ALU\|divideReg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761106 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[6\] " "Latch ALU:i_ALU\|divideReg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761107 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:i_ALU\|divideReg\[7\] " "Latch ALU:i_ALU\|divideReg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Memory:i_Memory\|DataBusMemInput\[7\] " "Ports D and ENA on the latch are fed by the same signal Memory:i_Memory\|DataBusMemInput\[7\]" {  } { { "Memory.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/Memory.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589201761107 ""}  } { { "ALU.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/ALU.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589201761107 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[36\] VCC " "Pin \"DisplayOutput\[36\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[37\] VCC " "Pin \"DisplayOutput\[37\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[38\] VCC " "Pin \"DisplayOutput\[38\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[39\] VCC " "Pin \"DisplayOutput\[39\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[40\] VCC " "Pin \"DisplayOutput\[40\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DisplayOutput\[41\] VCC " "Pin \"DisplayOutput\[41\]\" is stuck at VCC" {  } { { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589201772673 "|TopDesign|DisplayOutput[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589201772673 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589201772954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589201775612 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"Memory:i_Memory\|altsyncram:RAM_rtl_0\|altsyncram_n7s1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/db/altsyncram_n7s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TopDesign.vhd" "" { Text "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/TopDesign.vhd" 332 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201775651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589201776540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589201776540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9677 " "Implemented 9677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589201777215 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589201777215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9590 " "Implemented 9590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589201777215 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589201777215 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1589201777215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589201777215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589201777290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 14:56:17 2020 " "Processing ended: Mon May 11 14:56:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589201777290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589201777290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589201777290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589201777290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589201778677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589201778683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 14:56:18 2020 " "Processing started: Mon May 11 14:56:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589201778683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589201778683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589201778683 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589201778829 ""}
{ "Info" "0" "" "Project  = Lommeregner" {  } {  } 0 0 "Project  = Lommeregner" 0 0 "Fitter" 0 0 1589201778829 ""}
{ "Info" "0" "" "Revision = Lommeregner" {  } {  } 0 0 "Revision = Lommeregner" 0 0 "Fitter" 0 0 1589201778829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589201779115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589201779115 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lommeregner 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Lommeregner\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589201779215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589201779263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589201779263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589201779755 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589201779781 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589201780313 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589201780493 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 52 " "No exact pin location assignment(s) for 1 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1589201780752 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1589201785518 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201785678 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589201785760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589201785764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589201785770 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589201785776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589201785776 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589201785779 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1589201786984 ""}
{ "Info" "ISTA_SDC_FOUND" "Lommeregner.sdc " "Reading SDC File: 'Lommeregner.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589201786991 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCnt\[0\] " "Node: ClockCnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Numpad:i_Numpad\|InputValue\[3\] ClockCnt\[0\] " "Register Numpad:i_Numpad\|InputValue\[3\] is being clocked by ClockCnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201787048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589201787048 "|TopDesign|ClockCnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCycle\[0\] " "Node: ClockCycle\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch IO_ALU:i_IO_ALU\|Result\[6\] ClockCycle\[0\] " "Latch IO_ALU:i_IO_ALU\|Result\[6\] is being clocked by ClockCycle\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201787048 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589201787048 "|TopDesign|ClockCycle[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589201787077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589201787078 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589201787080 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589201787080 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589201787080 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clock " "  20.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589201787080 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589201787080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589201787367 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589201787371 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 DSP block " "Packed 8 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589201787371 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1589201787371 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589201787371 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201787596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589201790319 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1589201791065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201808992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589201817588 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589201819601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201819601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589201822258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589201827297 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589201827297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589201828771 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1589201828771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589201828771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201828777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.56 " "Total time spent on timing analysis during the Fitter is 1.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589201842401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589201842475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589201846948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589201846952 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589201851058 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589201862914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/output_files/Lommeregner.fit.smsg " "Generated suppressed messages file E:/Dokumenter/GitHub/EIT4-414/Projekt-Design-FPGA/Quartus/QuartusV4.1/output_files/Lommeregner.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589201863949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6436 " "Peak virtual memory: 6436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589201866912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 14:57:46 2020 " "Processing ended: Mon May 11 14:57:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589201866912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589201866912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:42 " "Total CPU time (on all processors): 00:03:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589201866912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589201866912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589201868533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589201868538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 14:57:48 2020 " "Processing started: Mon May 11 14:57:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589201868538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589201868538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589201868538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589201870150 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589201875544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589201875903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 14:57:55 2020 " "Processing ended: Mon May 11 14:57:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589201875903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589201875903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589201875903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589201875903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589201876767 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589201877407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589201877412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 14:57:57 2020 " "Processing started: Mon May 11 14:57:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589201877412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589201877412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lommeregner -c Lommeregner " "Command: quartus_sta Lommeregner -c Lommeregner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589201877412 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589201877558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589201879263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589201879263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201879311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201879311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1589201880034 ""}
{ "Info" "ISTA_SDC_FOUND" "Lommeregner.sdc " "Reading SDC File: 'Lommeregner.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589201880297 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCnt\[0\] " "Node: ClockCnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Numpad:i_Numpad\|InputValue\[3\] ClockCnt\[0\] " "Register Numpad:i_Numpad\|InputValue\[3\] is being clocked by ClockCnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201880354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201880354 "|TopDesign|ClockCnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCycle\[0\] " "Node: ClockCycle\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:i_ALU\|DataBusMemOutput\[0\] ClockCycle\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] is being clocked by ClockCycle\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201880354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201880354 "|TopDesign|ClockCycle[0]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589201880367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589201880367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589201880370 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589201880383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.164 " "Worst-case setup slack is 18.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.164               0.000 Clock  " "   18.164               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201880411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.059 " "Worst-case hold slack is 0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 Clock  " "    0.059               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201880420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201880427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201880435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.123 " "Worst-case minimum pulse width slack is 9.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.123               0.000 Clock  " "    9.123               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201880443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201880443 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589201880462 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589201880516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589201885518 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCnt\[0\] " "Node: ClockCnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Numpad:i_Numpad\|InputValue\[3\] ClockCnt\[0\] " "Register Numpad:i_Numpad\|InputValue\[3\] is being clocked by ClockCnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201886021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201886021 "|TopDesign|ClockCnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCycle\[0\] " "Node: ClockCycle\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:i_ALU\|DataBusMemOutput\[0\] ClockCycle\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] is being clocked by ClockCycle\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201886021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201886021 "|TopDesign|ClockCycle[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589201886022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.201 " "Worst-case setup slack is 18.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.201               0.000 Clock  " "   18.201               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201886091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.028 " "Worst-case hold slack is 0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 Clock  " "    0.028               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201886100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201886108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201886116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.102 " "Worst-case minimum pulse width slack is 9.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.102               0.000 Clock  " "    9.102               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201886123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201886123 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589201886143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589201886356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589201891363 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCnt\[0\] " "Node: ClockCnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Numpad:i_Numpad\|InputValue\[3\] ClockCnt\[0\] " "Register Numpad:i_Numpad\|InputValue\[3\] is being clocked by ClockCnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201891850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201891850 "|TopDesign|ClockCnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCycle\[0\] " "Node: ClockCycle\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:i_ALU\|DataBusMemOutput\[0\] ClockCycle\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] is being clocked by ClockCycle\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201891850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201891850 "|TopDesign|ClockCycle[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589201891850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.913 " "Worst-case setup slack is 18.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.913               0.000 Clock  " "   18.913               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201891860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589201891861 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589201891861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.017 " "Worst-case hold slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 Clock  " "   -0.017              -0.017 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201891869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201891877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201891885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.117 " "Worst-case minimum pulse width slack is 9.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.117               0.000 Clock  " "    9.117               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201891892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201891892 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589201891912 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCnt\[0\] " "Node: ClockCnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Numpad:i_Numpad\|InputValue\[3\] ClockCnt\[0\] " "Register Numpad:i_Numpad\|InputValue\[3\] is being clocked by ClockCnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201892362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201892362 "|TopDesign|ClockCnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClockCycle\[0\] " "Node: ClockCycle\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:i_ALU\|DataBusMemOutput\[0\] ClockCycle\[0\] " "Latch ALU:i_ALU\|DataBusMemOutput\[0\] is being clocked by ClockCycle\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589201892362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589201892362 "|TopDesign|ClockCycle[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589201892363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.964 " "Worst-case setup slack is 18.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 Clock  " "   18.964               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201892374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1589201892375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589201892375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.033 " "Worst-case hold slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 Clock  " "   -0.033              -0.033 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201892382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201892393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589201892401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.114 " "Worst-case minimum pulse width slack is 9.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.114               0.000 Clock  " "    9.114               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589201892407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589201892407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589201894332 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589201894333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589201894505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 14:58:14 2020 " "Processing ended: Mon May 11 14:58:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589201894505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589201894505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589201894505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589201894505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589201895290 ""}
