 I 
目          錄 
摘  要 …………………………………………………………………………… I 
 中文摘要 …………………………………………………………………… II 
 英文摘要 …………………………………………………………………… III 
一、前言 ………………………………………………………………………… 1 
二、研究目的 …………………………………………………………………… 1 
三、文獻探討 …………………………………………………………………… 1 
四、研究方法 …………………………………………………………………… 3 
五、結果與討論………………… ………………………………………………. 6 
六、參考文獻………………………………………………………………………11 
七、計畫成果自評……………………………………………………………….. 13 
附件一   可供推廣之研發成果資料表 
附件二   出席國際學術會議心得報告及發表之論文
III 
Abstract 
Keywords：All-digital Delta-Sigma Modulator, Polar Transmitter, Mobile Communication, 
Envelope Modulation 
  
This project proposes a new all-digital second-order four-bit delta-sigma modulator with low 
and flat out-of-band noise for envelope modulation in multimode polar-transmitters. Compared to 
the conventional delta-sigma modulator, most of out-of-band noise has been suppressed by the 
proposed modulator without sacrificing much in-band SNR. It’s helpful for post-bandpass filter to 
attenuate the out-of-band noise caused by the noise-shaping of delta-sigma modulator. 
A fast feedback approach is developed for feedback loops in delta-sigma modulator to 
accelerate the operation speed in all-digital integrated circuits. The parallel addition is also used in 
circuit implementation to decrease the loop delay in the critical feedback path. The proposed 
delta-sigma modulator prototypes have been fabricated in 0.18um standard CMOS technology and 
CMOS 90nm technology. With the proposed fast feedback approach, the operational speed of the 
presented modulator can be lifted to 208 MHz. When the prototype is operated at a frequency of 
182 MHz, The measured power dissipations are 0.90, 0.33, 0.73, and 0.77 mW for EDGE, 
CDMA2000, LTE, and WCDMA at a 1 V supply voltage. 
 Finally, the envelope delta-sigma modulator has been assembled with phase block, combiner, 
switching power-amplifiers array, and SAW filter to perform a whole polar-transmitter system. 
Multimode communication signals have been applied to the input to verify the probability of the 
presented system. From measurement results, all the measured adjacent channel power leakage 
ratios (ACLRs) from different communication standard pass their requirements of specifications. 
The proposed delta-sigma modulator successfully performs the aim of envelope modulation in 
multimode communication systems.
2 
 
圖二、 由 Kahn 提出的封包消除重建發設計架構 
 
fc  
圖三、 三角積分調變與脈波寬度調變比較圖 
 
而本計畫將承接陳怡然教授與陳昭宏教授之研究[7-9]，使用三角積分調變器取代脈波寬
度調變器，實現封包調變的功能。圖三為三角積分調變與脈波寬度調變在頻譜表現上的示意
圖。脈波寬度調變會產生與取樣頻率相依的諧波失真，使得雜訊地板高度過高，在雜訊的濾
除上有其困難度。雖然在陳怡然教授與陳昭宏教授中使用多重相位的脈波寬度調變器[9]，可
以將諧波失真往高頻移開，但往往需要相當高的頻率，增加設計的難度與功率的消耗。另外，
經由脈波寬度調變後，頻帶外雜訊地板的高度仍然過高，因此無法由後置的濾波器輕易濾除，
所以在多重模式之極座標發射機的實現上，有其困難之處。 
三角積分調變器具有雜訊移頻的特性，可以在增加頻帶內的訊雜比，也可以讓通帶附近
的雜訊有效的降低。儘管三角積分調變有前述的優點，但頻帶外的雜訊仍然需要更被降低來
避免干擾其他頻道。在收發機的應用中，調變器的訊雜比要求往往低於一般音訊系統，但能
盡可能提高無雜訊動態範圍的話，將使帶通濾波器能夠有效濾除調變雜訊。所以，低階數中
解析度的三角積分調變器比高階高解析度的三角調變器更適合用在封包調變器上。當然，為
了有效抑制頻帶外的雜訊，我們也將採用多位元的量化器來降低雜訊整體的高度[18]。 
在數位三角積分調變器的實現上，一些研究使用超先進製程製造超高速數位三角積分調
變器[19]。但是，開關式 PA 如 C、D、E 類放大器因驅動大電流造成迴轉速度變慢，若脈衝
調變器的邏輯頻繁的轉態，將使得 PA 和開關無法跟隨高速調變後的封包信號來重建振幅資
訊[6]，造成訊號失真。因此，在封包三角積分調變器的實現上，並不需要成本昂貴的超先進
製程，反而在設計上盡可能降低取樣頻率，給予脈衝調變器及功率放大器更多反應時間，預
防訊號失真。但是降低取樣率也減少了三角積分調變器的超取樣率與頻寬，所以訊雜比與無
雜訊動態範圍也會隨著下降。本論文則提出一個具有雜訊抑制效果的全數位式二階四位元
CIFB (Cascaded integrators with distributed feedback and coupling)低通三角積分調變器，可以以
4 
4.2 數位電路設計與實現 
 
圖六、 將三角積分調變器以數位電路實現之電路圖 
Idea
Behaivor 
Simulation
RT-Level 
Simulation
FPGA Verification
Logic Synthesis
Gate-Level 
Simulation
Satisfied Spec.?
Yes
No
Insert Scan-Chain
Satisfied Spec.?
Yes Auto Place & 
Route
DRC
LVS
DRC 
Error
LVS 
Error
Post-Simulation
Tape-out
Measurment
 
圖七、 國家晶片系統中心所提供之標準元件設計流程 
 
在完成整體架構設計後，我們將三角積分調變器以硬體描述語言的撰寫，其電路架構圖
為圖六。透過國家晶片系統中心所提供的標準元件設計流程[24]如圖七，將封包調變器實現。 
在完成電路設計後，我們使用 Altera DE2-70 FPGA 驗證版驗證電路功能正常後，將硬體
描述語言利用 Synopsys Design Compiler 進行邏輯合成。硬體佈局與繞線則使用 Synopsys IC 
Compile 完成佈局，在通過 DRC 以及 LVS 驗證後，利用 CIC Queue Server 進行佈局後模擬並
Tapeout。藉由自動佈局工具，我們可以很容易的實現高速數位三角積分調變器，同時也可以
針對面積、功率、速度最最佳化。 
在本計畫中，我們以 TSMC CMOS 0.18um 與 UMC CMOS 90nm 製程製程，完成兩個封
包三角積分調變器，圖八為這兩顆晶片之顯微照相圖。 
6 
 
-2 -1 0 1 2
x 10
7
-80
-60
-40
-20
0
Frequency (Hz)
Po
w
er
 (d
B
)
Power Spectrum
 
 
fs=104MHz
fs=130MHz
fs=156MHz
fs=182MHz
fs=208MHz
EDGE Mask
-1 -0.5 0 0.5 1
x 106
-80
-60
-40
-20
0
Frequency (Hz)
Po
w
er
 (d
B
)
Power Spectrum
 
 
fs=104MHz
fs=130MHz
fs=156MHz
fs=182MHz
fs=208MHz
EDGE Mask
(a) (b) 
圖十、 EDGE 信號量測結果(a) 頻寬 20 MHz (b)頻寬 2 MHz 之頻譜圖 (U90-99C-06) 
表二、 以 EDGE 封包信號之量測結果(U90-99C-06) 
Sampling Frequency 
ACPR1 (dB) 
-54 dB 
ACPR2 (dB)
-60 dB 
Noise in 20MHz 
BW(dB) 
Power Dissipation 
(mW) 
104MHz -74.72 -87.41 -55.01 0.58 
130MHz -72.87 -77.80 -58.29 0.67 
156MHz -64.69 -68.16 -59.52 0.78 
182MHz -70.75 -73.38 -61.17 0.90 
208MHz -70.17 -70.37 -62.56 0.99 
 
五、結果與討論 
 本章將呈現兩顆晶片分別的量測結果，以及最後系統整合之量測結果與總結。 
5.1 EDGE 系統量測結果 
 我們以 EDGE 的信號，測試兩顆晶片，取樣頻率由 104MHz 以 26MHz(EDGE 系統資料
率)為基底倍增到 208MHz。T18-100A-01 所量測到的頻譜顯示在圖九，由此頻譜所計算出的
ACLR 與 SFDR 整理在表一。當取樣頻率超過 182MHz 時，無雜訊動態範圍可超過 60dB，符
合預期的規格。另外，ACLR1 與 ACLR2 在取樣頻率大於 104MHz 後，皆可以小於-54dB 與
-60dB，符合 EDGE 規範。在 U90-99C-06 的部分，其量測頻譜繪於圖十，表二所整理的量測
結果也與 T18-100A-01 相似，皆可符合 EDGE 規格要求。 
8 
其 ACLR1、ACLR2、ACLR3 階小於-33dB、-36dB 與-30dB，皆符合系統規格。 
 
 
圖十三、 LTE(頻寬 5MHz)量測頻譜圖 (T18-100A-01) 
 
-4 -2 0 2 4
x 10
7
-50
-40
-30
-20
-10
0
Frequency (Hz)
Po
w
er
 (d
B
)
Power Spectrum
 
 
Simulation
Measurement
LTE Mask
ACLR1=-34.96dB
ACLR2=-36.07dB
ACLR3=-34.11dB
 
圖十四、 LTE(頻寬 5MHz)量測頻譜圖 (U90-99C-06) 
10 
 
圖十七、 使用極座標發射機雛形並輸入 CDMA2000 訊號之量測結果 
 
圖十八、 極座標發射機雛型使用 LTE(Ch. BW = 5MHz)訊號量測結果 
12 
[9] J. H. Chen, H. S. Yang, H.C. Lin, and Y. J. E. Chen, “A Polar-Transmitter Architecture Using 
Multiphase Pulsewidth Modulation,” IEEE Trans. Circuits and Syst. I, Reg. Papers, vol. 58, no. 
9, pp. 2368-2374, Sept. 2010. 
[10] Y. Wang, “An Improved Kahn Transmitter Architecture Based on Delta-Sigma Modulation,” 
in IEEE MTT-S International Microwave Symposium Digest, 2003, pp. 1327-1330. 
[11] I. Galton, “Delta-Sigma Data Conversion in Wireless Transceivers,” IEEE Trans. on Microw. 
Theory Tech., Vol. 50, no. 1, pp. 302-314, Jan. 2002. 
[12] A. Dupuy, and Y. E. Wang, “High efficiency Power Transmitter Based on Envelope 
Delta-sigma Modulation (EDSM),” in IEEE 60th Vehicular Technology Conference, 2004, pp. 
2092-2095. 
[13] J. Choi, J. Yim, J. Yang, J. Kim, J. Cha, D. Kang, D. Kim, and B. Kim, “A ΔΣ-Digitized polar 
RF Transmitter,” IEEE Trans. on Microw. Theory Tech., Vol. 55, no. 12, pp. 2679-2690, Dec 
2007. 
[14] J. Martires, S.B. Christensen, T. Larsen, “Envelope Signal Selective Emphasis in a Polar Radio 
Frequency Transmitter Architecture,” IET Circuits, Devices & Systems, Vol. 2, no. 6, pp. 
509-517, Dec 2008. 
[15] W. Y. Kim, K. Y. Kim, S. T. Ryu, J. K. Jung, and C. S. Park, “1-bit and Multi-bit Envelope 
Delta-Sigma Modulators for CDMA Polar Transmitter,” in Asia-Pacific Microwave 
Conference, 2008, pp. 1. 
[16] I. Hibon, C. Berland, D. Pache, M. Villegas, D. Belot, and V. L. Goascoz, “Linear transmitter 
architecture using a 1-bit ΔΣ,” in The European Conf. on Wireless Tech., 2005, pp. 321-323. 
[17] I. Zhang, B. Shi, and Y. Lian, “Performance Evaluation on Polar Transmitters Using Delta and 
Delta-Sigma Modulations,” in International Conf. on Information, Communications & Signal 
Processing, 2007, pp. 1-4. 
[18] A. Jerng, and C. G. Sodini, “A Wideband ΔΣ Digital-RF Modulator for High Data Rate 
Transmitters,” IEEE J. Solid-State Circuits, Vol. 42, no. 8, pp. 1710-1722, Aug 2007. 
[19] P. Madoglio, A. Ravi, L. Cuellar, S. Pellerano, P. Seddighrad, I. Lomeli, and Y. Palaskas, “A 
2.5-GHz, 6.9-mW, 45-nm-LP CMOS, ΔΣ Modulator Based on Standard Cell Design With 
Time-Interleaving,” IEEE J. Solid-State Circuits, Vol. 45, no. 7, pp. 1410-1420, July 2010. 
[20] P. Eloranta, P. Seppinen, S. Kallioinen, T. Saarela, and A. Pärssinen, “A Multimode 
Transmitter in 0.13 μm CMOS Using Direct-Digital RF Modulator,” IEEE J. Solid-State 
Circuits, Vol. 42, no. 12, pp. 2774-2784, Dec 2007. 
[21] R. Schreier, and G. C. Temes, Understanding Delta-Sigma Data Converters, Wiley-IEEE 
Press, 2005. 
[22] R. Jacob baker, CMOS: Mixed-Signal Circuit Design, Second Edition, Wiley-IEEE Press, 
2009. 
[23] D. A. Johns, and K. Marting, Analog Integrated Circuit Design, WILEY, 1997. 
[24] CIC Referenced Flow for Cell-based IC Design, Technical Report, CIC-DSD-RD-08-01, V1.0, 
National Chip Implementation Center, Hsinchu, Taiwan, May 2008. 
14 
 
可供推廣之研發成果資料表 
F 可申請專利  J 可技術移轉                               日期： 100 年 7 月 31 日 
國科會補助計畫 
計畫名稱：多重模式多頻段之數位類比轉換器設計(2/2) 
計畫主持人：郭建宏 
計畫編號： NSC 99-2220-E-003 -001 - 
學門領域：積體電路及系統設計 
技術/創作名稱 A Delta-Sigma Envelope Modulator for Multi-Mode Polar-Transmitter 
發明人/創作人 郭建宏、廖述立 
技術說明 
中文： 
三角積分調變(delta-sigma modulation)具有高訊雜比的特性，經
常出現在資料轉換器中，提供高解析度的效能。傳統型的三角積分
調變器使用在極座標發射機中時，因雜訊移頻產生的調變雜訊，後
端的帶通濾波器需要較高的規格，才能將調變雜訊濾除。此技術將
調整三角積分調變器在高頻信號之特性，犧牲頻帶內些許的訊雜比
來降低頻帶外雜訊，使其更適合用在極座標發射機中。 
圖一是封包三角積分調變器的電路圖。本技術使用一個二階四
位元疊接積分器分散回授式三角積分調變器實現封包調變。回授係
數則被修正為 0.5 與 1.5 來降低頻帶外的雜訊。在第二級使用並列加
法以及快速回授機制降低傳輸延遲時間，可以使得操作頻率來到 208
MHz 來得到更高的超取樣率，使得訊雜比與無雜訊動態範圍可更為
提高。 
附件一 
16 
值 polar transmitters can verify the system in rapidly with the envelope 
modulator which is implemented in FPGA. The SoC designer could 
included the DSM for manufacture polar transmitter chips. 
※ 1.每項研發成果請填寫一式二份，一份隨成果報告送繳本會，一份送 貴單位研發成果推
廣單位（如技術移轉中心）。 
※ 2.本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
※ 3.本表若不敷使用，請自行影印使用。 
18 
三、建議 
希望國科會能夠支援更多的出國經費，使得學生投稿國際會議論文時，能有更充裕的經
濟支援，特別是到歐美旅費較高的國家。 
  
四、 其他 
非常感謝國科會補助學生出席 NEWCAS 2011 會議，讓學生可以藉由國際交流的方
式，拓展視野與經驗，提昇研究精神。  
以下為學生參與會議的幾張照片。  
發表情形 
    
於會場外照片 
 
 
18 
三、建議 
希望國科會能夠支援更多的出國經費，使得學生投稿國際會議論文時，能有更充裕的經
濟支援，特別是到歐美旅費較高的國家。 
  
四、 其他 
非常感謝國科會補助學生出席 NEWCAS 2011 會議，讓學生可以藉由國際交流的方
式，拓展視野與經驗，提昇研究精神。  
以下為學生參與會議的幾張照片。  
發表情形 
    
於會場外照片 
 
 
An All-Digital  Envelope Modulator for EER-Based 
Transmitters Based on CMOS Standard Cell Design 
 
Chien-Hung Kuo, and Shu-Li Liao 
Dept. Applied Electronics Technology 
National Taiwan Normal University 
Taipei, Taiwan, R.O.C. 
chk@ntnu.edu.tw 
 
Abstract—This paper presents an all-digital 4-bit delta-sigma 
() modulator for envelope elimination and restoration (EER)-
based polar transmitters. A fast feedback approach is devised by 
combining the digital truncator with path gains to reduce the 
propagation delay of feedback loops in modulators. The CMOS 
standard cell-based design could hence be utilized to implement 
the proposed modulator at a sampling frequency of 182 MHz. 
The noise transfer function of the presented  modulator has 
been optimized to obtain a maximally flat noise band to easily 
meet the EDGE spectrum mask. Experiment results show the 
presented  modulator has the noise power beneath –60 dB 
below the full-scale EDGE signal within ±20 MHz of the carrier 
frequency. The measured adjacent channel power ratios and 
alternate channel power ratio of the proposed modulator also 
give a 6 dB margin to the EDGE specification at 400 kHz and 
600 kHz offsets. 
I. INTRODUCTION 
Recently,  modulators have been widely used in EER-
based polar transmitters [1]-[4] due to their lower sensitivity to 
harmonic tones compared to pulsewidth modulators (PWMs), 
as shown in Fig. 1 [5]. When the operational speed of the  
modulator is increased, much more truncation noise will be 
shaped into higher frequencies such that the requirement of 
post-bandpass filter (BPF) would be relaxed [6]. However, a 
full-custom design using the advanced technology will be 
usually needed in realization to be capable of meeting the 
timing budget in feedback loops of the high-speed  
modulator. Although low-order digital  modulators can 
relax timing requirement in feedback loops, speed issue still 
brings a great challenge to their realization in a standard cell-
based design [7]-[9].  
The truncation noise power is inversely proportional to the 
bit number used by the truncator. If the truncation bit number 
is greatly increased, the noise power floor will be aggressively 
lowered. The decreasing noise at high frequencies also meets 
the requirement of the EDGE standard. However, the more 
truncation output levels are used, the more difficulty would be 
brought in combining the succeeding pulse modulators and 
power amplifiers (PAs), as shown in Fig. 2. The number of 
PAs employed in the presented EER-based polar transmitter is  
Figure 1.  Power spectrum of the  modulator and PWM. 
Figure 2.  Architecture of the polar transmitter based on  modulation. 
increased by 2B, where B is the bit number of the truncator. 
Therefore, to avoid complicating the design of post-devices 
and meeting the specification of the EDGE standard a 4-bit 
truncator is adopted in the presented  modulator. 
In this paper, a moderate-speed all-digital  envelope 
modulator with a fast feedback approach is proposed to reduce 
the power consumption and save the cost. Because of the 
moderate-speed output of the  modulator the data losing 
caused by the limited turn-on speed of pulse modulators could 
hence be avoided. Coefficients in the presented  modulator 
have been optimized to flatten out the out-of-band truncation 
noise, and thus simplifying the design of the post-BPF. Due to 
the inherent feedback loop existed in  modulators a fast 
feedback approach is also devised by combining the truncator 
with feedback gains to reduce the processing time spent in 
multibit feedback loops of the presented  modulator.  
In section II, the analysis of the  modulator architecture 
with a maximally flat noise band will be introduced. In section 
III, the presented all-digital second-order  modulator with  
This work was supported by the National Science Council of Taiwan, 
R.O.C., under contract NSC-99-2220-E-003 -001. 
978-1-61284-137-3/11/$26.00 ©2011 IEEE 325
 
(a) 
 
(b) 
Figure 5.  (a) SNDR and (b) SFDR of the presented  modulator versus b1
and am.  
input signal, S, will be quantized to produce four most-
significant-bits of truncation outputs with 16 possible levels 
for the succeeding pulse modulators. Although the 4-bit output 
could be fed back to the input of accumulators by directly 
appending zeros behind 4-bit output codes, the overloading 
effect would be often happened as the input is large. Since this 
fast truncation approach cannot provide enough accurate 
feedbacks to the input, much more noise will be induced near 
the edge of the interest band. Accordingly, a bit number 
greater than four must be adopted to the truncator to meet the 
target spectrum mask, but more pulse modulators and power-
hungry PAs would also be required. In the presented fast 
feedback truncation approach, a lookup table is used to 
provide high accuracy feedbacks with 10- and 11-bit values 
for the input to avoid overloading effect as the large EDGE  
TABLE I.  THRESHOLDS OF THE PRESENTED 4-BIT TRUNCATOR 
10-bit 
Input (S) 
Input 
Range (S) 
10-bit Output 
for Feedback fB1 fB2 
4-bit 
Output 
Decimal 
Value 
0111X…X 448 ≤ S < 511 511 767ʳ 256 1111 15 
0110X…X 384 ≤ S < 448 443 665ʳ 222 1110 14 
0101X…X 320 ≤ S < 384 375 563ʳ 188ʳ 1101 13 
0100X…X 256 ≤ S < 320 306 459ʳ 153ʳ 1100 12 
0011X…X 192 ≤ S < 256 238 357ʳ 119ʳ 1011 11 
0010X…X 128 ≤ S < 192 170 255ʳ 85ʳ 1010 10 
0001X…X 64 ≤ S < 128 102 153ʳ 51ʳ 1001 9 
0000X…X 0 ≤ S < 64 34 51ʳ 17ʳ 1000 8 
1000X…X -64 ≤ S < 0 -35 -53ʳ -18ʳ 0111 7 
1001X…X -128 ≤ S < -64 -103 -155ʳ -52ʳ 0110 6 
1010X…X -192 ≤ S < -128 -171 -257ʳ -86ʳ 0101 5 
1011X…X -256 ≤ S < -192 -239 -359ʳ -120 0100 4 
1100X…X -320 ≤ S < -256 -307 -461ʳ -154 0011 3 
1101X…X -384 ≤ S < -320 -376 -564ʳ -188 0010 2 
1110X…X -448 ≤ S < -384 -444 -666ʳ -222 0001 1 
1000X…X -512 ≤ S < -448 -512 -768ʳ -256 0000 0 
 
envelope signal is applied. The resulting thresholds and 
feedbacks of the 16-level truncator are listed in Table I. 
To accelerate the operational speed of feedback loops, the 
10-bit feedback codes with distinct path gain, fB1 and fB2, are 
directly encoded in the proposed truncator. The propagation 
time delay of feedback loops can hence be reduced to meet the 
required sampling rate of the presented  modulator. 
B. Parallel Addition 
The parallel addition scheme is also applied to the input of 
the second accumulator to further shorten the propagation time 
of four adders. Moreover, in the presented  modulator, the 
overflow controlled circuit can be discarded if the overflow is 
not happened after the addition. The number of the overflow 
controlled circuit succeeding to the adder is also minimized to 
discard the unnecessary delay.  
IV. EXPERIMENT RESULTS 
The proposed 16-level second-order  modulator with 
fast feedback approach has been implemented and verified 
with a sampling frequency of 182 MHz by Altera DE2-70. 
The 10-bit EDGE envelope signal with a 26 MHz data rate is 
provided by an encoded ROM, and the 16-level signal output 
of the presented  modulator is measured by a logic analyzer. 
As shown in Fig. 8(a), the simulated and measured output  
Figure 6.  The presented second-order  modulator with fast feedback and parallel addition approaches. 
327
國科會補助計畫衍生研發成果推廣資料表
日期:2011/08/29
國科會補助計畫
計畫名稱: 子計畫三：多重模式多頻段之數位類比轉換器設計(2/2)
計畫主持人: 郭建宏
計畫編號: 99-2220-E-003-001- 學門領域: 晶片科技計畫--整合型學術研究
計畫
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
