;redcode
;assert 1
	SPL 0, <902
	CMP -207, <-134
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 56, 201
	CMP -207, <-134
	CMP #270, <0
	SUB -207, <-134
	SUB @124, 106
	SLT 105, 120
	SUB 105, 120
	CMP @121, 103
	SUB @127, 106
	JMP -1, @-20
	JMP -1, @-20
	JMP -1, @-20
	SLT 100, 0
	SUB 270, 60
	SUB @101, 107
	MOV -7, <-20
	DJN @270, @1
	JMP -4, @-20
	JMP -4, @-20
	SUB -0, <-20
	CMP @121, 106
	JMP -4, @-20
	JMP -4, @-20
	CMP @124, 106
	MOV -4, <-20
	MOV -7, <-20
	ADD -30, 9
	SUB @127, 106
	SLT 12, @10
	MOV -4, <-20
	SUB @127, 106
	CMP @127, 106
	SUB @127, 106
	SUB -207, <-134
	SUB 12, @10
	SUB @127, 106
	ADD -30, 9
	CMP #270, <1
	MOV -7, <-20
	ADD 210, 60
	SPL 0, <902
	CMP -207, <-134
	ADD 270, 60
	SPL 0, <902
	CMP -207, <-134
	MOV -1, <-20
