# Week 4 Task â€“ CMOS Circuit Design (sky130-style) 

This task deepens your understanding of how transistor-level circuit properties (device 
physics, sizing, variation) drive the timing behavior that STA analyzes. By working through 
CMOS design and SPICE simulations (as in the sky130 workshop), you will see the â€œrealâ€ 
side of what STA approximates. This strengthens your intuition about slack, delay, noise 
margins, and variation impacts. 

Download workshop Collaterals from below link 
https://github.com/kunalg123/sky130CircuitDesignWorkshop/

## ğŸ“˜ Repository Overview  

| Day | Folder | Description |
|:--:|:--|:--|
| ğŸ—“ï¸ **Day 1** | [Day1](./Day1/README.md) | CMOS Circuit Design and SPICE Simulations. |
| ğŸ—“ï¸ **Day 2** | [Day2](./Day2/README.md) | Velocity Saturation and basics of CMOS inverter VTC. |
| ğŸ—“ï¸ **Day 3** | [Day3](./Day3/README.md) | Design and simulation of basic logic gates (NAND, NOR, XOR) using transistor-level SPICE schematics. |
| ğŸ—“ï¸ **Day 4** | [Day4](./Day4/README.md) | Sequential circuit analysis â€“ SPICE simulation of flip-flops and latches; timing and setup/hold evaluation. |
| ğŸ—“ï¸ **Day 5** | [Day5](./Day5/README.md) | Integration and sign-off â€“ combining subcircuits, performing corner analysis, and preparing for layout verification. |

---
