<profile>

<section name = "Vivado HLS Report for 'add'" level="0">
<item name = "Date">Wed Apr 08 12:09:25 2020
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">add_example</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">21, 21, 22, 22, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">20, 20, 10, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 143</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 618, 748</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 57</column>
<column name="Register">-, -, 170, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="add_AXILiteS_s_axi_U">add_AXILiteS_s_axi, 0, 0, 106, 168</column>
<column name="add_A_BUS_m_axi_U">add_A_BUS_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="a2_sum_fu_131_p2">+, 0, 0, 31, 31, 31</column>
<column name="i_1_1_fu_142_p2">+, 0, 0, 16, 16, 15</column>
<column name="ret_val_2_2_fu_158_p2">+, 0, 0, 32, 32, 4</column>
<column name="tmp_1_2_fu_136_p2">icmp, 0, 0, 6, 16, 1</column>
<column name="tmp_fu_115_p2">icmp, 0, 0, 6, 16, 12</column>
<column name="i_1_s_fu_121_p2">or, 0, 0, 20, 16, 5</column>
<column name="ret_val_1_2_fu_163_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_BUS_blk_n_AR">1, 2, 1, 2</column>
<column name="A_BUS_blk_n_R">1, 2, 1, 2</column>
<column name="ap_NS_fsm">6, 12, 1, 12</column>
<column name="ap_sig_ioackin_A_BUS_ARREADY">1, 2, 1, 2</column>
<column name="i_reg_90">16, 2, 16, 32</column>
<column name="ret_val_reg_78">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_BUS_addr_read_reg_199">32, 0, 32, 0</column>
<column name="a2_sum_reg_178">31, 0, 31, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_reg_ioackin_A_BUS_ARREADY">1, 0, 1, 0</column>
<column name="i_1_1_reg_188">16, 0, 16, 0</column>
<column name="i_reg_90">16, 0, 16, 0</column>
<column name="ret_val_reg_78">32, 0, 32, 0</column>
<column name="tmp_1_2_reg_183">1, 0, 1, 0</column>
<column name="tmp_1_cast_reg_170">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, add, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, add, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, add, return value</column>
<column name="m_axi_A_BUS_AWVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_AWUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WDATA">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WSTRB">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WLAST">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_WUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARVALID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREADY">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARADDR">out, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARID">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLEN">out, 8, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARSIZE">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARBURST">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARLOCK">out, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARCACHE">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARPROT">out, 3, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARQOS">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARREGION">out, 4, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_ARUSER">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RDATA">in, 32, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RLAST">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RUSER">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_RRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BVALID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BREADY">out, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BRESP">in, 2, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BID">in, 1, m_axi, A_BUS, pointer</column>
<column name="m_axi_A_BUS_BUSER">in, 1, m_axi, A_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'a2_sum_cast', add.cpp:18">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_addr', add.cpp:18">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'A_BUS_load_req', add.cpp:18">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;A_BUS&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
