Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 26 10:35:55 2024
| Host         : secil5.siame.univ-tlse3.fr running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_timing_summary_routed.rpt -pb pulse_gen_timing_summary_routed.pb -rpx pulse_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.564        0.000                      0                    4        0.268        0.000                      0                    4        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MCLK   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK                6.564        0.000                      0                    4        0.268        0.000                      0                    4        3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        MCLK                        
(none)                      MCLK          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK
  To Clock:  MCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.952    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.478     6.430 f  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.699     7.128    cpt[1]
    SLICE_X112Y81        LUT3 (Prop_lut3_I1_O)        0.301     7.429 r  P_i_1/O
                         net (fo=1, routed)           0.000     7.429    p_0_in
    SLICE_X112Y81        FDCE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676    13.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C
                         clock pessimism              0.488    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.077    13.993    P_reg
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.952    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.478     6.430 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.699     7.128    cpt[1]
    SLICE_X112Y81        LUT3 (Prop_lut3_I1_O)        0.327     7.455 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.455    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676    13.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism              0.488    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.118    14.034    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.952    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.478     6.430 r  ppulse.cpt_reg[1]/Q
                         net (fo=3, routed)           0.689     7.118    cpt[1]
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.329     7.447 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.447    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676    13.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism              0.488    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.118    14.034    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MCLK rise@8.000ns - MCLK rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.952    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.518     6.470 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.664     7.134    cpt[0]
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.124     7.258 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.258    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       8.000     8.000 r  
    K17                                               0.000     8.000 r  MCLK (IN)
                         net (fo=0)                   0.000     8.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676    13.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism              0.488    13.952    
                         clock uncertainty           -0.035    13.916    
    SLICE_X112Y81        FDCE (Setup_fdce_C_D)        0.081    13.997    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  6.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.629     1.739    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.148     1.887 r  ppulse.cpt_reg[2]/Q
                         net (fo=2, routed)           0.150     2.038    cpt[2]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.101     2.139 r  ppulse.cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.139    ppulse.cpt[2]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C
                         clock pessimism             -0.526     1.739    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.131     1.870    ppulse.cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.629     1.739    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.148     1.887 f  ppulse.cpt_reg[2]/Q
                         net (fo=2, routed)           0.150     2.038    cpt[2]
    SLICE_X112Y81        LUT3 (Prop_lut3_I0_O)        0.098     2.136 r  P_i_1/O
                         net (fo=1, routed)           0.000     2.136    p_0_in
    SLICE_X112Y81        FDCE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C
                         clock pessimism             -0.526     1.739    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.120     1.859    P_reg
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.250%)  route 0.232ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.629     1.739    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.903 r  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.232     2.135    cpt[0]
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.044     2.179 r  ppulse.cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.179    ppulse.cpt[1]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C
                         clock pessimism             -0.526     1.739    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.131     1.870    ppulse.cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ppulse.cpt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ppulse.cpt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.370%)  route 0.232ns (52.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.629     1.739    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.903 f  ppulse.cpt_reg[0]/Q
                         net (fo=4, routed)           0.232     2.135    cpt[0]
    SLICE_X112Y81        LUT1 (Prop_lut1_I0_O)        0.045     2.180 r  ppulse.cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    ppulse.cpt[0]_i_1_n_0
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C
                         clock pessimism             -0.526     1.739    
    SLICE_X112Y81        FDCE (Hold_fdce_C_D)         0.121     1.860    ppulse.cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  MCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y81   P_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y81   ppulse.cpt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y81   ppulse.cpt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y81   ppulse.cpt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   P_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   P_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   P_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   P_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y81   ppulse.cpt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MCLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 4.099ns (62.629%)  route 2.446ns (37.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.952    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.518     6.470 r  P_reg/Q
                         net (fo=1, routed)           2.446     8.916    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.497 r  P_OBUF_inst/O
                         net (fo=0)                   0.000    12.497    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_reg/C
                            (rising edge-triggered cell FDCE clocked by MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.445ns (68.362%)  route 0.669ns (31.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.629     1.739    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDCE (Prop_fdce_C_Q)         0.164     1.903 r  P_reg/Q
                         net (fo=1, routed)           0.669     2.572    P_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.853 r  P_OBUF_inst/O
                         net (fo=0)                   0.000     3.853    P
    M14                                                               r  P (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MCLK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.596ns (39.342%)  route 2.461ns (60.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.840     3.312    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.622     4.058    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  P_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.596ns (39.342%)  route 2.461ns (60.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.840     3.312    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.622     4.058    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.596ns (39.342%)  route 2.461ns (60.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.840     3.312    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.622     4.058    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/CLR
                            (recovery check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.596ns (39.342%)  route 2.461ns (60.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  RST_IBUF_inst/O
                         net (fo=1, routed)           1.840     3.312    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.124     3.436 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.622     4.058    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.676     5.464    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            P_reg/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.285ns (22.815%)  route 0.965ns (77.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.982    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.045     1.027 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.224     1.251    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  P_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  P_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[0]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.285ns (22.815%)  route 0.965ns (77.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.982    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.045     1.027 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.224     1.251    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[1]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.285ns (22.815%)  route 0.965ns (77.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.982    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.045     1.027 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.224     1.251    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ppulse.cpt_reg[2]/CLR
                            (removal check against rising-edge clock MCLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.285ns (22.815%)  route 0.965ns (77.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    R18                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  RST_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.982    RST_IBUF
    SLICE_X112Y79        LUT1 (Prop_lut1_I0_O)        0.045     1.027 f  ppulse.cpt[2]_i_2/O
                         net (fo=4, routed)           0.224     1.251    ppulse.cpt[2]_i_2_n_0
    SLICE_X112Y81        FDCE                                         f  ppulse.cpt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    K17                                               0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    MCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.899     2.266    MCLK_IBUF_BUFG
    SLICE_X112Y81        FDCE                                         r  ppulse.cpt_reg[2]/C





