{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 09:56:31 2024 " "Info: Processing started: Sun May 19 09:56:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-8 -c register-8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-8 -c register-8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-4:inst1\|inst3 d0 CP 5.166 ns register " "Info: tsu for register \"register-4:inst1\|inst3\" (data pin = \"d0\", clock pin = \"CP\") is 5.166 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.069 ns + Longest pin register " "Info: + Longest pin to register delay is 8.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns d0 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'd0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d0 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 312 88 256 328 "d0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.781 ns) + CELL(0.206 ns) 7.961 ns register-4:inst1\|inst3~feeder 2 COMB LCCOMB_X26_Y6_N22 1 " "Info: 2: + IC(6.781 ns) + CELL(0.206 ns) = 7.961 ns; Loc. = LCCOMB_X26_Y6_N22; Fanout = 1; COMB Node = 'register-4:inst1\|inst3~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { d0 register-4:inst1|inst3~feeder } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.069 ns register-4:inst1\|inst3 3 REG LCFF_X26_Y6_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.069 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'register-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns ( 15.96 % ) " "Info: Total cell delay = 1.288 ns ( 15.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.781 ns ( 84.04 % ) " "Info: Total interconnect delay = 6.781 ns ( 84.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.069 ns" { d0 register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.069 ns" { d0 {} d0~combout {} register-4:inst1|inst3~feeder {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 6.781ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns register-4:inst1\|inst3 3 REG LCFF_X26_Y6_N23 1 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 1; REG Node = 'register-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CP~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.069 ns" { d0 register-4:inst1|inst3~feeder register-4:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.069 ns" { d0 {} d0~combout {} register-4:inst1|inst3~feeder {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 6.781ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst1|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst1|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP q6 register-4:inst\|inst1 9.132 ns register " "Info: tco from clock \"CP\" to destination pin \"q6\" through register \"register-4:inst\|inst1\" is 9.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns register-4:inst\|inst1 3 REG LCFF_X26_Y6_N27 1 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 1; REG Node = 'register-4:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CP~clkctrl register-4:inst|inst1 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 184 440 504 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 184 440 504 264 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.965 ns + Longest register pin " "Info: + Longest register to pin delay is 5.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-4:inst\|inst1 1 REG LCFF_X26_Y6_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N27; Fanout = 1; REG Node = 'register-4:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-4:inst|inst1 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 184 440 504 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.849 ns) + CELL(3.116 ns) 5.965 ns q6 2 PIN PIN_149 0 " "Info: 2: + IC(2.849 ns) + CELL(3.116 ns) = 5.965 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'q6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { register-4:inst|inst1 q6 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 80 616 792 96 "q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 52.24 % ) " "Info: Total cell delay = 3.116 ns ( 52.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.849 ns ( 47.76 % ) " "Info: Total interconnect delay = 2.849 ns ( 47.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { register-4:inst|inst1 q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.965 ns" { register-4:inst|inst1 {} q6 {} } { 0.000ns 2.849ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst1 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.965 ns" { register-4:inst|inst1 q6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.965 ns" { register-4:inst|inst1 {} q6 {} } { 0.000ns 2.849ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-4:inst\|inst3 d4 CP -4.245 ns register " "Info: th for register \"register-4:inst\|inst3\" (data pin = \"d4\", clock pin = \"CP\") is -4.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 40 88 256 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.863 ns register-4:inst\|inst3 3 REG LCFF_X26_Y6_N7 1 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X26_Y6_N7; Fanout = 1; REG Node = 'register-4:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CP~clkctrl register-4:inst|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.43 % ) " "Info: Total cell delay = 1.816 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 36.57 % ) " "Info: Total interconnect delay = 1.047 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.414 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns d4 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'd4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-8/register-8.bdf" { { 144 88 256 160 "d4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.136 ns) + CELL(0.206 ns) 7.306 ns register-4:inst\|inst3~feeder 2 COMB LCCOMB_X26_Y6_N6 1 " "Info: 2: + IC(6.136 ns) + CELL(0.206 ns) = 7.306 ns; Loc. = LCCOMB_X26_Y6_N6; Fanout = 1; COMB Node = 'register-4:inst\|inst3~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { d4 register-4:inst|inst3~feeder } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.414 ns register-4:inst\|inst3 3 REG LCFF_X26_Y6_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.414 ns; Loc. = LCFF_X26_Y6_N7; Fanout = 1; REG Node = 'register-4:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-4:inst|inst3~feeder register-4:inst|inst3 } "NODE_NAME" } } { "../register-4/register-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson1/register-4/register-4.bdf" { { 392 440 504 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 17.24 % ) " "Info: Total cell delay = 1.278 ns ( 17.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.136 ns ( 82.76 % ) " "Info: Total interconnect delay = 6.136 ns ( 82.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { d4 register-4:inst|inst3~feeder register-4:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { d4 {} d4~combout {} register-4:inst|inst3~feeder {} register-4:inst|inst3 {} } { 0.000ns 0.000ns 6.136ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl register-4:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} register-4:inst|inst3 {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { d4 register-4:inst|inst3~feeder register-4:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { d4 {} d4~combout {} register-4:inst|inst3~feeder {} register-4:inst|inst3 {} } { 0.000ns 0.000ns 6.136ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 09:56:32 2024 " "Info: Processing ended: Sun May 19 09:56:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
