{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524646131507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524646131510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 16:48:51 2018 " "Processing started: Wed Apr 25 16:48:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524646131510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646131510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646131510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524646131793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524646131793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/sw_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/sw_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_debounce " "Found entity 1: sw_debounce" {  } { { "../src/sw_debounce.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/sw_debounce.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../src/decoder.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/smg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/smg.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg " "Found entity 1: smg" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "../src/led.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/led.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/debounce.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/debounce.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/counter60.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/counter60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Found entity 1: counter60" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter60.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/counter24.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/counter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Found entity 1: counter24" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter24.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wen/desktop/interview/smg_alarm2/src/alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wen/desktop/interview/smg_alarm2/src/alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/alarm.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646139167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646139167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524646139211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm_inst " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm_inst\"" {  } { { "../src/top.v" "alarm_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 alarm.v(58) " "Verilog HDL assignment warning at alarm.v(58): truncated value with size 32 to match size of target (26)" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/alarm.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139228 "|top|alarm:alarm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alarm.v(76) " "Verilog HDL assignment warning at alarm.v(76): truncated value with size 32 to match size of target (2)" {  } { { "../src/alarm.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/alarm.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139228 "|top|alarm:alarm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 alarm:alarm_inst\|counter60:sec_inst " "Elaborating entity \"counter60\" for hierarchy \"alarm:alarm_inst\|counter60:sec_inst\"" {  } { { "../src/alarm.v" "sec_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/alarm.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter60.v(61) " "Verilog HDL assignment warning at counter60.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter60.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139241 "|top|alarm:alarm_inst|counter60:sec_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter60.v(91) " "Verilog HDL assignment warning at counter60.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter60.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter60.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139241 "|top|alarm:alarm_inst|counter60:sec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 alarm:alarm_inst\|counter24:hour_inst " "Elaborating entity \"counter24\" for hierarchy \"alarm:alarm_inst\|counter24:hour_inst\"" {  } { { "../src/alarm.v" "hour_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/alarm.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter24.v(62) " "Verilog HDL assignment warning at counter24.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter24.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139254 "|top|alarm:alarm_inst|counter24:hour_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter24.v(90) " "Verilog HDL assignment warning at counter24.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter24.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/counter24.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139255 "|top|alarm:alarm_inst|counter24:hour_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg smg:smg_inst " "Elaborating entity \"smg\" for hierarchy \"smg:smg_inst\"" {  } { { "../src/top.v" "smg_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 smg.v(60) " "Verilog HDL assignment warning at smg.v(60): truncated value with size 32 to match size of target (24)" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139272 "|top|smg:smg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder smg:smg_inst\|decoder:decoder_inst0 " "Elaborating entity \"decoder\" for hierarchy \"smg:smg_inst\|decoder:decoder_inst0\"" {  } { { "../src/smg.v" "decoder_inst0" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:led_inst " "Elaborating entity \"led\" for hierarchy \"led:led_inst\"" {  } { { "../src/top.v" "led_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 led.v(48) " "Verilog HDL assignment warning at led.v(48): truncated value with size 32 to match size of target (23)" {  } { { "../src/led.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/led.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139304 "|top|led:led_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst1\"" {  } { { "../src/top.v" "debounce_inst1" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debounce.v(49) " "Verilog HDL assignment warning at debounce.v(49): truncated value with size 32 to match size of target (25)" {  } { { "../src/debounce.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/debounce.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139316 "|top|debounce:debounce_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_debounce sw_debounce:sw_debounce_inst " "Elaborating entity \"sw_debounce\" for hierarchy \"sw_debounce:sw_debounce_inst\"" {  } { { "../src/top.v" "sw_debounce_inst" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646139330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sw_debounce.v(48) " "Verilog HDL assignment warning at sw_debounce.v(48): truncated value with size 32 to match size of target (25)" {  } { { "../src/sw_debounce.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/sw_debounce.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524646139331 "|top|sw_debounce:sw_debounce_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa24 " "Found entity 1: altsyncram_sa24" {  } { { "db/altsyncram_sa24.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/altsyncram_sa24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646140911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646140911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646141521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646141521 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646141900 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524646141992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.25.16:49:04 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2018.04.25.16:49:04 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646144996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646146632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646146742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646147790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646147915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646148039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646148180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646148186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646148188 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524646148858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/prj/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524646149291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646149291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524646150568 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_l\[0\] smg:smg_inst\|smg_min_l\[0\]~_emulated smg:smg_inst\|smg_min_l\[0\]~1 " "Register \"smg:smg_inst\|smg_min_l\[0\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_l\[0\]~_emulated\" and latch \"smg:smg_inst\|smg_min_l\[0\]~1\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_l[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_l\[1\] smg:smg_inst\|smg_min_l\[1\]~_emulated smg:smg_inst\|smg_min_l\[1\]~5 " "Register \"smg:smg_inst\|smg_min_l\[1\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_l\[1\]~_emulated\" and latch \"smg:smg_inst\|smg_min_l\[1\]~5\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_l[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_l\[2\] smg:smg_inst\|smg_min_l\[2\]~_emulated smg:smg_inst\|smg_min_l\[2\]~9 " "Register \"smg:smg_inst\|smg_min_l\[2\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_l\[2\]~_emulated\" and latch \"smg:smg_inst\|smg_min_l\[2\]~9\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_l[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_l\[3\] smg:smg_inst\|smg_min_l\[3\]~_emulated smg:smg_inst\|smg_min_l\[3\]~13 " "Register \"smg:smg_inst\|smg_min_l\[3\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_l\[3\]~_emulated\" and latch \"smg:smg_inst\|smg_min_l\[3\]~13\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_l[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_h\[0\] smg:smg_inst\|smg_min_h\[0\]~_emulated smg:smg_inst\|smg_min_h\[0\]~1 " "Register \"smg:smg_inst\|smg_min_h\[0\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_h\[0\]~_emulated\" and latch \"smg:smg_inst\|smg_min_h\[0\]~1\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_h[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_h\[1\] smg:smg_inst\|smg_min_h\[1\]~_emulated smg:smg_inst\|smg_min_h\[1\]~5 " "Register \"smg:smg_inst\|smg_min_h\[1\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_h\[1\]~_emulated\" and latch \"smg:smg_inst\|smg_min_h\[1\]~5\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_h[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_h\[2\] smg:smg_inst\|smg_min_h\[2\]~_emulated smg:smg_inst\|smg_min_h\[2\]~9 " "Register \"smg:smg_inst\|smg_min_h\[2\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_h\[2\]~_emulated\" and latch \"smg:smg_inst\|smg_min_h\[2\]~9\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_h[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_min_h\[3\] smg:smg_inst\|smg_min_h\[3\]~_emulated smg:smg_inst\|smg_min_h\[3\]~13 " "Register \"smg:smg_inst\|smg_min_h\[3\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_min_h\[3\]~_emulated\" and latch \"smg:smg_inst\|smg_min_h\[3\]~13\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_min_h[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_l\[0\] smg:smg_inst\|smg_hour_l\[0\]~_emulated smg:smg_inst\|smg_hour_l\[0\]~1 " "Register \"smg:smg_inst\|smg_hour_l\[0\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_l\[0\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_l\[0\]~1\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_l[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_l\[1\] smg:smg_inst\|smg_hour_l\[1\]~_emulated smg:smg_inst\|smg_hour_l\[1\]~5 " "Register \"smg:smg_inst\|smg_hour_l\[1\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_l\[1\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_l\[1\]~5\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_l[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_l\[2\] smg:smg_inst\|smg_hour_l\[2\]~_emulated smg:smg_inst\|smg_hour_l\[2\]~9 " "Register \"smg:smg_inst\|smg_hour_l\[2\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_l\[2\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_l\[2\]~9\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_l[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_l\[3\] smg:smg_inst\|smg_hour_l\[3\]~_emulated smg:smg_inst\|smg_hour_l\[3\]~13 " "Register \"smg:smg_inst\|smg_hour_l\[3\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_l\[3\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_l\[3\]~13\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_l[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_h\[0\] smg:smg_inst\|smg_hour_h\[0\]~_emulated smg:smg_inst\|smg_hour_h\[0\]~1 " "Register \"smg:smg_inst\|smg_hour_h\[0\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_h\[0\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_h\[0\]~1\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_h[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_h\[1\] smg:smg_inst\|smg_hour_h\[1\]~_emulated smg:smg_inst\|smg_hour_h\[1\]~5 " "Register \"smg:smg_inst\|smg_hour_h\[1\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_h\[1\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_h\[1\]~5\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_h[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_h\[2\] smg:smg_inst\|smg_hour_h\[2\]~_emulated smg:smg_inst\|smg_hour_h\[2\]~9 " "Register \"smg:smg_inst\|smg_hour_h\[2\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_h\[2\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_h\[2\]~9\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_h[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "smg:smg_inst\|smg_hour_h\[3\] smg:smg_inst\|smg_hour_h\[3\]~_emulated smg:smg_inst\|smg_hour_h\[3\]~13 " "Register \"smg:smg_inst\|smg_hour_h\[3\]\" is converted into an equivalent circuit using register \"smg:smg_inst\|smg_hour_h\[3\]~_emulated\" and latch \"smg:smg_inst\|smg_hour_h\[3\]~13\"" {  } { { "../src/smg.v" "" { Text "C:/Users/wen/Desktop/interview/smg_alarm2/src/smg.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1524646150633 "|top|smg:smg_inst|smg_hour_h[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1524646150633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646150823 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 79 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 79 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1524646152216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524646152233 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524646152233 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1649 " "Implemented 1649 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524646152411 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524646152411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1572 " "Implemented 1572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524646152411 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524646152411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524646152411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524646152450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 16:49:12 2018 " "Processing ended: Wed Apr 25 16:49:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524646152450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524646152450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524646152450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524646152450 ""}
