<profile>

<section name = "Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'" level="0">
<item name = "Date">Sat Feb  1 13:08:00 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">Lenet_HLS_Component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.057 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4739, 4739, 47.390 us, 47.390 us, 4705, 4705, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_101_2_VITIS_LOOP_102_3">4737, 4737, 35, 1, 1, 4704, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 606, 1135, -</column>
<column name="Memory">10, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 610, 128, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fdiv_32ns_32ns_32_9_no_dsp_1_U29">fdiv_32ns_32ns_32_9_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fexp_32ns_32ns_32_8_full_dsp_1_U30">fexp_32ns_32ns_32_8_full_dsp_1, 0, 7, 324, 905, 0</column>
<column name="mul_13ns_15ns_27_1_1_U33">mul_13ns_15ns_27_1_1, 0, 1, 0, 5, 0</column>
<column name="sparsemux_13_3_32_1_1_U31">sparsemux_13_3_32_1_1, 0, 0, 0, 31, 0</column>
<column name="urem_10ns_4ns_3_14_1_U32">urem_10ns_4ns_3_14_1, 0, 0, 282, 194, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10ns_3ns_10ns_13_4_1_U34">mac_muladd_10ns_3ns_10ns_13_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="hconv1_local_local_U">CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb, 2, 0, 0, 0, 941, 32, 1, 30112</column>
<column name="hconv1_1_local_local_U">CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb, 2, 0, 0, 0, 941, 32, 1, 30112</column>
<column name="hconv1_2_local_local_U">CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb, 2, 0, 0, 0, 941, 32, 1, 30112</column>
<column name="hconv1_3_local_local_U">CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb, 2, 0, 0, 0, 941, 32, 1, 30112</column>
<column name="hconv1_4_local_local_U">CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb, 2, 0, 0, 0, 941, 32, 1, 30112</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln101_1_fu_307_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln101_fu_359_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln102_fu_340_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln104_fu_420_p2">+, 0, 0, 17, 10, 10</column>
<column name="icmp_ln101_fu_301_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln102_fu_316_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="select_ln101_1_fu_365_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln101_fu_322_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten49_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 10, 20</column>
<column name="indvar_flatten49_fu_92">9, 2, 13, 26</column>
<column name="j_fu_88">9, 2, 3, 6</column>
<column name="k_fu_84">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln104_reg_554">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter24_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter25_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter26_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter27_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter28_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter29_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter30_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter31_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter32_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter33_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="div_i_reg_600">32, 0, 32, 0</column>
<column name="exp2x_reg_589">32, 0, 32, 0</column>
<column name="icmp_ln102_reg_504">1, 0, 1, 0</column>
<column name="indvar_flatten49_fu_92">13, 0, 13, 0</column>
<column name="j_fu_88">3, 0, 3, 0</column>
<column name="k_fu_84">10, 0, 10, 0</column>
<column name="mul_i_reg_575">32, 0, 32, 0</column>
<column name="select_ln101_reg_509">10, 0, 10, 0</column>
<column name="sub_i_reg_595">32, 0, 32, 0</column>
<column name="tmp_1_reg_565">11, 0, 11, 0</column>
<column name="tmp_reg_549">32, 0, 32, 0</column>
<column name="tmp_s_reg_584">32, 0, 32, 0</column>
<column name="trunc_ln104_reg_580">3, 0, 3, 0</column>
<column name="x_assign_reg_570">32, 0, 32, 0</column>
<column name="add_ln104_reg_554">64, 32, 10, 0</column>
<column name="exp2x_reg_589">64, 32, 32, 0</column>
<column name="tmp_1_reg_565">64, 32, 11, 0</column>
<column name="trunc_ln104_reg_580">64, 32, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_77_p_din0">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_77_p_din1">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_77_p_opcode">out, 2, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_77_p_dout0">in, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_77_p_ce">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_81_p_din0">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_81_p_din1">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_81_p_opcode">out, 2, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_81_p_dout0">in, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_81_p_ce">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_85_p_din0">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_85_p_din1">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_85_p_opcode">out, 2, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_85_p_dout0">in, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_85_p_ce">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_89_p_din0">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_89_p_din1">out, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_89_p_dout0">in, 32, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="grp_fu_89_p_ce">out, 1, ap_ctrl_hs, CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, return value</column>
<column name="OBRAM_address0">out, 10, ap_memory, OBRAM, array</column>
<column name="OBRAM_ce0">out, 1, ap_memory, OBRAM, array</column>
<column name="OBRAM_q0">in, 32, ap_memory, OBRAM, array</column>
<column name="OBRAM_1_address0">out, 10, ap_memory, OBRAM_1, array</column>
<column name="OBRAM_1_ce0">out, 1, ap_memory, OBRAM_1, array</column>
<column name="OBRAM_1_q0">in, 32, ap_memory, OBRAM_1, array</column>
<column name="OBRAM_2_address0">out, 10, ap_memory, OBRAM_2, array</column>
<column name="OBRAM_2_ce0">out, 1, ap_memory, OBRAM_2, array</column>
<column name="OBRAM_2_q0">in, 32, ap_memory, OBRAM_2, array</column>
<column name="OBRAM_3_address0">out, 10, ap_memory, OBRAM_3, array</column>
<column name="OBRAM_3_ce0">out, 1, ap_memory, OBRAM_3, array</column>
<column name="OBRAM_3_q0">in, 32, ap_memory, OBRAM_3, array</column>
<column name="OBRAM_4_address0">out, 10, ap_memory, OBRAM_4, array</column>
<column name="OBRAM_4_ce0">out, 1, ap_memory, OBRAM_4, array</column>
<column name="OBRAM_4_q0">in, 32, ap_memory, OBRAM_4, array</column>
<column name="OBRAM_5_address0">out, 10, ap_memory, OBRAM_5, array</column>
<column name="OBRAM_5_ce0">out, 1, ap_memory, OBRAM_5, array</column>
<column name="OBRAM_5_q0">in, 32, ap_memory, OBRAM_5, array</column>
</table>
</item>
</section>
</profile>
