
# ğŸš€ Moore FSM 0101 Sequence Detector (Verilog)

This project implements a **Finite State Machine (FSM)** in Verilog that detects the sequence `0101` in a serial input stream.
The FSM is designed as a **Moore machine**, where the output depends only on the current state.

---

## âœ¨ Features
- ğŸ” Detects overlapping sequence `0101` (e.g., `010101` will trigger detection twice).
- â±ï¸ Synchronous design with clock and asynchronous reset.
- ğŸ§ª Testbench included for easy simulation and verification.

---

## ğŸ“‚ Files Included
- `moore_seq0101_detector.v` â†’ RTL design of the Moore FSM.
- `moore_seq0101_detector_tb.v` â†’ Testbench for verifying the FSM.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© FSM Design

### ğŸ”¹ States
- **S0** â†’ Initial/Idle state (no sequence detected yet).
- **S1** â†’ Sequence detected: `0`.
- **S2** â†’ Sequence detected: `01`.
- **S3** â†’ Sequence detected: `010`.
- **S4** â†’ Sequence detected: `0101` â†’ Output **F = 1**.

### ğŸ”¹ State Transitions
```
S0 --0--> S1
S1 --1--> S2
S2 --0--> S3
S3 --1--> S4 (F=1)
S4 --0--> S3,  S4 --1--> S0
```

---

## ğŸ“Š Simulation
The testbench (`moore_seq0101_detector_tb.v`) applies input sequences and displays results.

### Example Output Log
```
Time     rst I  -> F
20       0   0  -> 0
30       0   1  -> 0
40       0   0  -> 0
50       0   1  -> 1   (Sequence 0101 detected)
60       0   0  -> 0
70       0   1  -> 1   (Sequence 0101 detected again)
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim
```tcl
vlog moore_seq0101_detector.v moore_seq0101_detector_tb.v
vsim -c moore_seq0101_detector_tb
run -all
```

---

## ğŸ”¹ License
This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
âœ‰ï¸ hithaishisr2002@gmail.com

