// Seed: 140594613
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    output tri1 id_13,
    input tri0 id_14,
    output tri id_15,
    input tri0 id_16,
    output wand id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input uwire id_22,
    input uwire id_23,
    input tri id_24,
    output wand id_25
);
  assign id_19 = ~id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output tri0 id_3,
    output wand id_4,
    input supply0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    output uwire id_12,
    inout tri id_13,
    input supply1 id_14,
    output supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    input wire id_19,
    output supply0 id_20
);
  wire id_22;
  module_0(
      id_2,
      id_6,
      id_2,
      id_19,
      id_9,
      id_19,
      id_0,
      id_11,
      id_17,
      id_13,
      id_9,
      id_15,
      id_20,
      id_1,
      id_8,
      id_15,
      id_19,
      id_13,
      id_16,
      id_6,
      id_8,
      id_16,
      id_13,
      id_18,
      id_16,
      id_1
  );
endmodule
