Analysis & Synthesis report for Processor
Fri Jun 08 02:37:53 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LabB|Processor:Test|State
 11. State Machine - |LabB|ButtonSyncReg:comb_3|State
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1
 18. Source assignments for Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1
 19. Parameter Settings for User Entity Instance: Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Processor:Test|ram:readwrite|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:WriteDecoder
 22. Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:ReadADecoder
 23. Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:ReadBDecoder
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "Processor:Test|ALU:arithmaticAndLogic"
 26. Port Connectivity Checks: "Processor:Test|RegisterFile:regs"
 27. In-System Memory Content Editor Settings
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 08 02:37:52 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Processor                                   ;
; Top-level Entity Name              ; LabB                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,274                                       ;
;     Total combinational functions  ; 1,000                                       ;
;     Dedicated logic registers      ; 485                                         ;
; Total registers                    ; 485                                         ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LabB               ; Processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; HexHEXd.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/HexHEXd.sv                                                         ;             ;
; LabB.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv                                                            ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ALU.sv                                                             ;             ;
; RegisterDualOE.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegisterDualOE.v                                                   ;             ;
; RegegisterFile.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v                                                   ;             ;
; GenericDecoder2.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/GenericDecoder2.v                                                  ;             ;
; Ram.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Ram.mif                                                            ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v                                                              ;             ;
; rom.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/rom.mif                                                            ;             ;
; instructionMemory.v                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v                                                ;             ;
; Processor.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv                                                       ;             ;
; buttonsyncreg.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/buttonsyncreg.sv                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;             ;
; db/altsyncram_6va1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf                                             ;             ;
; db/altsyncram_2fc2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_2fc2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
; db/altsyncram_r3i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf                                             ;             ;
; db/altsyncram_mf92.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_mf92.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 1,274                          ;
;                                             ;                                ;
; Total combinational functions               ; 1000                           ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 664                            ;
;     -- 3 input functions                    ; 174                            ;
;     -- <=2 input functions                  ; 162                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 939                            ;
;     -- arithmetic mode                      ; 61                             ;
;                                             ;                                ;
; Total registers                             ; 485                            ;
;     -- Dedicated logic registers            ; 485                            ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 62                             ;
; Total memory bits                           ; 8192                           ;
;                                             ;                                ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; ButtonSyncReg:comb_3|State.S_B ;
; Maximum fan-out                             ; 306                            ;
; Total fan-out                               ; 5865                           ;
; Average fan-out                             ; 3.55                           ;
+---------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |LabB                                                                                                                                   ; 1000 (57)           ; 485 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 62   ; 0            ; |LabB                                                                                                                                                                                                                                                                                                                                            ; LabB                              ; work         ;
;    |ButtonSyncReg:comb_3|                                                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|ButtonSyncReg:comb_3                                                                                                                                                                                                                                                                                                                       ; ButtonSyncReg                     ; work         ;
;    |HexHEXd:five|                                                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:five                                                                                                                                                                                                                                                                                                                               ; HexHEXd                           ; work         ;
;    |HexHEXd:four|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:four                                                                                                                                                                                                                                                                                                                               ; HexHEXd                           ; work         ;
;    |HexHEXd:one|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:one                                                                                                                                                                                                                                                                                                                                ; HexHEXd                           ; work         ;
;    |HexHEXd:seven|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:seven                                                                                                                                                                                                                                                                                                                              ; HexHEXd                           ; work         ;
;    |HexHEXd:siz|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:siz                                                                                                                                                                                                                                                                                                                                ; HexHEXd                           ; work         ;
;    |HexHEXd:three|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:three                                                                                                                                                                                                                                                                                                                              ; HexHEXd                           ; work         ;
;    |HexHEXd:two|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:two                                                                                                                                                                                                                                                                                                                                ; HexHEXd                           ; work         ;
;    |HexHEXd:zero|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|HexHEXd:zero                                                                                                                                                                                                                                                                                                                               ; HexHEXd                           ; work         ;
;    |Processor:Test|                                                                                                                     ; 695 (124)           ; 368 (18)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test                                                                                                                                                                                                                                                                                                                             ; Processor                         ; work         ;
;       |ALU:arithmaticAndLogic|                                                                                                          ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ALU:arithmaticAndLogic                                                                                                                                                                                                                                                                                                      ; ALU                               ; work         ;
;       |RegisterFile:regs|                                                                                                               ; 385 (320)           ; 256 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs                                                                                                                                                                                                                                                                                                           ; RegisterFile                      ; work         ;
;          |GenericDecoder:WriteDecoder|                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|GenericDecoder:WriteDecoder                                                                                                                                                                                                                                                                               ; GenericDecoder                    ; work         ;
;          |RegisterDualOE:rgen[0].U|                                                                                                     ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[0].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[10].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[10].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[11].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[11].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[12].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[12].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[13].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[13].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[14].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[14].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[15].U|                                                                                                    ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[15].U                                                                                                                                                                                                                                                                                 ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[1].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[1].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[2].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[2].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[3].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[3].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[4].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[4].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[5].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[5].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[6].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[6].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[7].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[7].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[8].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[8].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;          |RegisterDualOE:rgen[9].U|                                                                                                     ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[9].U                                                                                                                                                                                                                                                                                  ; RegisterDualOE                    ; work         ;
;       |instructionMemory:rom|                                                                                                           ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom                                                                                                                                                                                                                                                                                                       ; instructionMemory                 ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_6va1:auto_generated|                                                                                            ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_6va1                   ; work         ;
;                |altsyncram_2fc2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1                                                                                                                                                                                                            ; altsyncram_2fc2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 76 (53)             ; 47 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |ram:readwrite|                                                                                                                   ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite                                                                                                                                                                                                                                                                                                               ; ram                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_r3i1:auto_generated|                                                                                            ; 76 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_r3i1                   ; work         ;
;                |altsyncram_mf92:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1                                                                                                                                                                                                                    ; altsyncram_mf92                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 76 (53)             ; 47 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 177 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 176 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 176 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 175 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 175 (137)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+
; Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; rom.mif ;
; Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1|ALTSYNCRAM         ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; Ram.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; RAM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |LabB|Processor:Test|ram:readwrite                                                                                                                                                                                                                                        ; ram.v               ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |LabB|Processor:Test|instructionMemory:rom                                                                                                                                                                                                                                ; instructionMemory.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LabB|Processor:Test|State                                                                                                                ;
+----------------+------------+-------------+--------------+--------------+------------+----------------+-----------+------------+-------------+------------+
; Name           ; State.1111 ; State.fetch ; State.decode ; State.load_2 ; State.HALT ; State.SUBTRACT ; State.ADD ; State.LOAD ; State.STORE ; State.NOOP ;
+----------------+------------+-------------+--------------+--------------+------------+----------------+-----------+------------+-------------+------------+
; State.NOOP     ; 0          ; 0           ; 0            ; 0            ; 0          ; 0              ; 0         ; 0          ; 0           ; 0          ;
; State.STORE    ; 0          ; 0           ; 0            ; 0            ; 0          ; 0              ; 0         ; 0          ; 1           ; 1          ;
; State.LOAD     ; 0          ; 0           ; 0            ; 0            ; 0          ; 0              ; 0         ; 1          ; 0           ; 1          ;
; State.ADD      ; 0          ; 0           ; 0            ; 0            ; 0          ; 0              ; 1         ; 0          ; 0           ; 1          ;
; State.SUBTRACT ; 0          ; 0           ; 0            ; 0            ; 0          ; 1              ; 0         ; 0          ; 0           ; 1          ;
; State.HALT     ; 0          ; 0           ; 0            ; 0            ; 1          ; 0              ; 0         ; 0          ; 0           ; 1          ;
; State.load_2   ; 0          ; 0           ; 0            ; 1            ; 0          ; 0              ; 0         ; 0          ; 0           ; 1          ;
; State.decode   ; 0          ; 0           ; 1            ; 0            ; 0          ; 0              ; 0         ; 0          ; 0           ; 1          ;
; State.fetch    ; 0          ; 1           ; 0            ; 0            ; 0          ; 0              ; 0         ; 0          ; 0           ; 1          ;
; State.1111     ; 1          ; 0           ; 0            ; 0            ; 0          ; 0              ; 0         ; 0          ; 0           ; 1          ;
+----------------+------------+-------------+--------------+--------------+------------+----------------+-----------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |LabB|ButtonSyncReg:comb_3|State          ;
+-----------+-----------+-----------+-----------+-----------+
; Name      ; State.S_D ; State.S_C ; State.S_B ; State.S_A ;
+-----------+-----------+-----------+-----------+-----------+
; State.S_A ; 0         ; 0         ; 0         ; 0         ;
; State.S_B ; 0         ; 0         ; 1         ; 1         ;
; State.S_C ; 0         ; 1         ; 0         ; 1         ;
; State.S_D ; 1         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+-----------------------------------------------------+----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal        ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------+------------------------+
; Processor:Test|instruction[1]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[0]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[2]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[3]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[5]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[4]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[6]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[7]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[9]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[8]                       ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[10]                      ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[11]                      ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[13]                      ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[12]                      ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[14]                      ; Processor:Test|State.fetch ; yes                    ;
; Processor:Test|instruction[15]                      ; Processor:Test|State.fetch ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                            ;                        ;
+-----------------------------------------------------+----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ButtonSyncReg:comb_3|State.S_C        ; Lost fanout                            ;
; Processor:Test|State~2                ; Lost fanout                            ;
; Processor:Test|State~3                ; Lost fanout                            ;
; Processor:Test|State~4                ; Lost fanout                            ;
; Processor:Test|State~5                ; Lost fanout                            ;
; ButtonSyncReg:comb_3|State~2          ; Lost fanout                            ;
; ButtonSyncReg:comb_3|State~3          ; Lost fanout                            ;
; ButtonSyncReg:comb_3|State.S_D        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 485   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 105   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 422   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[0].U|Q[5]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[1].U|Q[9]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[2].U|Q[5]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[3].U|Q[4]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[4].U|Q[12]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[5].U|Q[14]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[6].U|Q[11]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[7].U|Q[6]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[8].U|Q[12]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[9].U|Q[6]                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[10].U|Q[13]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[11].U|Q[13]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[12].U|Q[11]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[13].U|Q[10]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[14].U|Q[14]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[15].U|Q[2]                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |LabB|Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |LabB|Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]              ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |LabB|Mux2                                                                                                                                                                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; No         ; |LabB|Mux4                                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |LabB|Mux15                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LabB|Processor:Test|Selector88                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LabB|Processor:Test|Selector84                                                                                                                                                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |LabB|Processor:Test|RegisterFile:regs|Ra_Data[4]                                                                                                                                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |LabB|Processor:Test|RegisterFile:regs|Rb_Data[15]                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; rom.mif              ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_6va1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Test|ram:readwrite|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; Ram.mif              ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_r3i1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:WriteDecoder ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:ReadADecoder ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:Test|RegisterFile:regs|GenericDecoder:ReadBDecoder ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Processor:Test|ram:readwrite|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Test|ALU:arithmaticAndLogic"                                                                                                                                                  ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; select       ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; select[2..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Test|RegisterFile:regs" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; Ra_en ; Input ; Info     ; Stuck at VCC                      ;
; Rb_en ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; rom1        ; 16    ; 256   ; Read/Write ; Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated ;
; 1              ; RAM1        ; 16    ; 256   ; Read/Write ; Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated         ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 371                         ;
;     CLR               ; 14                          ;
;     ENA               ; 296                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     SLD               ; 8                           ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 822                         ;
;     arith             ; 53                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 769                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 89                          ;
;         4 data inputs ; 595                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.60                       ;
; Average LUT depth     ; 7.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 08 02:37:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexhexd.sv
    Info (12023): Found entity 1: HexHEXd File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/HexHEXd.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file labb.sv
    Info (12023): Found entity 1: LabB File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file testprocessor.sv
    Info (12023): Found entity 1: testProcessor File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/testProcessor.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ALU.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file registerdualoe.v
    Info (12023): Found entity 1: RegisterDualOE File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegisterDualOE.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file regegisterfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file genericdecoder2.v
    Info (12023): Found entity 1: GenericDecoder File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/GenericDecoder2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: Processor File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at LabB.sv(28): instance has no name File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv Line: 28
Info (12127): Elaborating entity "LabB" for the top level hierarchy
Warning (12125): Using design file buttonsyncreg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ButtonSyncReg File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/buttonsyncreg.sv Line: 8
Info (12128): Elaborating entity "ButtonSyncReg" for hierarchy "ButtonSyncReg:comb_3" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv Line: 28
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:Test" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv Line: 37
Info (10264): Verilog HDL Case Statement information at Processor.sv(252): all case item expressions in this case statement are onehot File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 252
Warning (10230): Verilog HDL assignment warning at Processor.sv(539): truncated value with size 32 to match size of target (8) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 539
Info (10264): Verilog HDL Case Statement information at Processor.sv(536): all case item expressions in this case statement are onehot File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 536
Info (10041): Inferred latch for "instruction[0]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[1]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[2]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[3]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[4]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[5]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[6]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[7]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[8]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[9]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[10]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[11]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[12]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[13]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[14]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (10041): Inferred latch for "instruction[15]" at Processor.sv(86) File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 86
Info (12128): Elaborating entity "instructionMemory" for hierarchy "Processor:Test|instructionMemory:rom" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v Line: 82
Info (12130): Elaborated megafunction instantiation "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v Line: 82
Info (12133): Instantiated megafunction "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/instructionMemory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6va1.tdf
    Info (12023): Found entity 1: altsyncram_6va1 File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6va1" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2fc2.tdf
    Info (12023): Found entity 1: altsyncram_2fc2 File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_2fc2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2fc2" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|altsyncram_2fc2:altsyncram1" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf Line: 36
Info (12133): Instantiated megafunction "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_6va1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905073"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Processor:Test|instructionMemory:rom|altsyncram:altsyncram_component|altsyncram_6va1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "ram" for hierarchy "Processor:Test|ram:readwrite" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:Test|ram:readwrite|altsyncram:altsyncram_component" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "Processor:Test|ram:readwrite|altsyncram:altsyncram_component" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v Line: 86
Info (12133): Instantiated megafunction "Processor:Test|ram:readwrite|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf92.tdf
    Info (12023): Found entity 1: altsyncram_mf92 File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_mf92.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mf92" for hierarchy "Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|altsyncram_mf92:altsyncram1" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf Line: 38
Info (12133): Instantiated megafunction "Processor:Test|ram:readwrite|altsyncram:altsyncram_component|altsyncram_r3i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/altsyncram_r3i1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011313"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:Test|RegisterFile:regs" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 52
Info (12128): Elaborating entity "GenericDecoder" for hierarchy "Processor:Test|RegisterFile:regs|GenericDecoder:WriteDecoder" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v Line: 27
Info (12128): Elaborating entity "RegisterDualOE" for hierarchy "Processor:Test|RegisterFile:regs|RegisterDualOE:rgen[0].U" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/RegegisterFile.v Line: 34
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:Test|ALU:arithmaticAndLogic" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 53
Info (12128): Elaborating entity "HexHEXd" for hierarchy "HexHEXd:zero" File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/LabB.sv Line: 67
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.08.02:37:38 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[15]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[14]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[13]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[12]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[11]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[10]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[9]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[8]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[7]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[6]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[5]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[4]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[3]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[2]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[1]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Ra_Data[0]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 7
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[15]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[14]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[13]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[12]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[11]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[10]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[9]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[8]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[7]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[6]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[5]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[4]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[3]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[2]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[1]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
    Warning (13048): Converted tri-state node "Processor:Test|RegisterFile:regs|Rb_Data[0]" into a selector File: C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/Processor.sv Line: 8
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/output_files/Processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1402 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1303 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Fri Jun 08 02:37:53 2018
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/Processor/output_files/Processor.map.smsg.


