Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Oct 19 17:47:56 2018
| Host             : ispc2016 running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.638        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.159        |
| Device Static (W)        | 0.479        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 99.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        5 |       --- |             --- |
| CLB Logic               |     0.008 |     6203 |       --- |             --- |
|   LUT as Logic          |     0.008 |     3935 |    242400 |            1.62 |
|   LUT as Shift Register |    <0.001 |       19 |    112800 |            0.02 |
|   CARRY8                |    <0.001 |       32 |     30300 |            0.11 |
|   Register              |    <0.001 |     1427 |    484800 |            0.29 |
|   F7/F8 Muxes           |    <0.001 |      331 |    242400 |            0.14 |
|   BUFG                  |    <0.001 |        1 |        80 |            1.25 |
|   Others                |     0.000 |       46 |       --- |             --- |
| Signals                 |     0.011 |     4124 |       --- |             --- |
| Block RAM               |     0.013 |        4 |       600 |            0.67 |
| MMCM                    |     0.114 |        1 |        10 |           10.00 |
| I/O                     |     0.004 |        8 |       520 |            1.54 |
| Static Power            |     0.479 |          |           |                 |
| Total                   |     0.638 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.191 |       0.043 |      0.148 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.015 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| default_sysclk_300_clk_p      | default_sysclk_300_clk_p                                |             3.3 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     0.159 |
|   design_1_i                                                                |     0.158 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             DELAY_16_I                                                      |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             MID_START_BIT_SRL16_I                                           |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     blk_mem_gen_0                                                           |     0.013 |
|       U0                                                                    |     0.013 |
|         inst_blk_mem_gen                                                    |     0.013 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.013 |
|             valid.cstr                                                      |     0.013 |
|               ramloop[0].ram.r                                              |     0.007 |
|                 prim_noinit.ram                                             |     0.007 |
|               ramloop[1].ram.r                                              |     0.006 |
|                 prim_noinit.ram                                             |     0.006 |
|     blk_mem_gen_1                                                           |     0.006 |
|       U0                                                                    |     0.006 |
|         inst_blk_mem_gen                                                    |     0.006 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.006 |
|             valid.cstr                                                      |     0.006 |
|               ramloop[0].ram.r                                              |     0.003 |
|                 prim_init.ram                                               |     0.003 |
|               ramloop[1].ram.r                                              |     0.002 |
|                 prim_init.ram                                               |     0.002 |
|     clk_wiz_0                                                               |     0.119 |
|       inst                                                                  |     0.119 |
|         clkin1_ibufds                                                       |     0.003 |
|     f_core_0                                                                |     0.020 |
|       inst                                                                  |     0.020 |
|     rst_clk_wiz_0_100M                                                      |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                        |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|   reset_IBUF_inst                                                           |    <0.001 |
|   rs232_uart_rxd_IBUF_inst                                                  |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


