INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:13:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 buffer91/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.060ns period=6.120ns})
  Destination:            buffer30/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.060ns period=6.120ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.120ns  (clk rise@6.120ns - clk rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.863ns (32.681%)  route 3.838ns (67.319%))
  Logic Levels:           21  (CARRY4=8 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.603 - 6.120 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1860, unset)         0.508     0.508    buffer91/fifo/clk
    SLICE_X14Y87         FDRE                                         r  buffer91/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer91/fifo/Empty_reg/Q
                         net (fo=70, routed)          0.468     1.230    addi16/Empty
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043     1.273 r  addi16/Memory[1][4]_i_8/O
                         net (fo=1, routed)           0.000     1.273    addi16/Memory[1][4]_i_8_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.519 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.519    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.569 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.569    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.619 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.619    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.669 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.669    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.719 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.719    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.871 r  addi16/Memory_reg[3][0]_i_19/O[1]
                         net (fo=3, routed)           0.440     2.312    cmpi4/Memory_reg[1][0]_i_2_0[21]
    SLICE_X9Y90          LUT6 (Prop_lut6_I5_O)        0.121     2.433 r  cmpi4/Memory[1][0]_i_8/O
                         net (fo=1, routed)           0.000     2.433    cmpi4/Memory[1][0]_i_8_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.620 r  cmpi4/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.620    cmpi4/Memory_reg[1][0]_i_3_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.727 f  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=9, routed)           0.260     2.987    buffer101/fifo/result[0]
    SLICE_X10Y91         LUT6 (Prop_lut6_I1_O)        0.123     3.110 f  buffer101/fifo/i___3_i_10/O
                         net (fo=1, routed)           0.310     3.420    buffer101/fifo/i___3_i_10_n_0
    SLICE_X10Y92         LUT6 (Prop_lut6_I0_O)        0.043     3.463 f  buffer101/fifo/i___3_i_8/O
                         net (fo=1, routed)           0.187     3.650    fork31/control/generateBlocks[1].regblock/i___3_i_4_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.043     3.693 f  fork31/control/generateBlocks[1].regblock/i___3_i_6/O
                         net (fo=1, routed)           0.409     4.102    fork28/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X16Y92         LUT5 (Prop_lut5_I0_O)        0.043     4.145 f  fork28/control/generateBlocks[2].regblock/i___3_i_4/O
                         net (fo=8, routed)           0.297     4.442    buffer61/fifo/transmitValue_reg_16
    SLICE_X17Y91         LUT5 (Prop_lut5_I3_O)        0.043     4.485 f  buffer61/fifo/i___3_i_1/O
                         net (fo=3, routed)           0.224     4.710    fork16/control/generateBlocks[2].regblock/addi16_result_ready
    SLICE_X19Y90         LUT5 (Prop_lut5_I2_O)        0.043     4.753 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_23/O
                         net (fo=1, routed)           0.137     4.889    fork16/control/generateBlocks[2].regblock/transmitValue_i_23_n_0
    SLICE_X19Y90         LUT6 (Prop_lut6_I0_O)        0.043     4.932 r  fork16/control/generateBlocks[2].regblock/transmitValue_i_20/O
                         net (fo=1, routed)           0.308     5.241    fork16/control/generateBlocks[0].regblock/transmitValue_i_5__0
    SLICE_X23Y90         LUT6 (Prop_lut6_I3_O)        0.043     5.284 f  fork16/control/generateBlocks[0].regblock/transmitValue_i_14/O
                         net (fo=1, routed)           0.090     5.374    fork15/control/generateBlocks[12].regblock/transmitValue_reg_2
    SLICE_X23Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.417 r  fork15/control/generateBlocks[12].regblock/transmitValue_i_5__0/O
                         net (fo=2, routed)           0.170     5.587    buffer39/control/transmitValue_reg_38
    SLICE_X22Y91         LUT6 (Prop_lut6_I4_O)        0.043     5.630 f  buffer39/control/fullReg_i_3__17/O
                         net (fo=23, routed)          0.228     5.858    buffer39/control/outputValid_reg_1
    SLICE_X22Y93         LUT6 (Prop_lut6_I3_O)        0.043     5.901 r  buffer39/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.308     6.209    buffer30/E[0]
    SLICE_X25Y93         FDRE                                         r  buffer30/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.120     6.120 r  
                                                      0.000     6.120 r  clk (IN)
                         net (fo=1860, unset)         0.483     6.603    buffer30/clk
    SLICE_X25Y93         FDRE                                         r  buffer30/dataReg_reg[2]/C
                         clock pessimism              0.000     6.603    
                         clock uncertainty           -0.035     6.567    
    SLICE_X25Y93         FDRE (Setup_fdre_C_CE)      -0.194     6.373    buffer30/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.373    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  0.165    




