Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Thu Sep 18 13:26:39 2025
| Host              : ENG_8JCHGB4 running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
| Design            : fpga
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   240       [get_cells {{core_inst/gty_ch[0].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.751      1.731
2   242       [get_cells -quiet {core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.563      1.919
3   246       [get_cells {{core_inst/gty_ch[1].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.621      1.861
4   248       [get_cells -quiet {core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.838      1.644
5   252       [get_cells {{core_inst/gty_ch[2].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.798      1.684
6   254       [get_cells -quiet {core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.770      1.712
7   258       [get_cells {{core_inst/gty_ch[3].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.915      1.567
8   260       [get_cells -quiet {core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.903      1.579
9   264       [get_cells {{core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.588      1.894
10  266       [get_cells -quiet {core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.572      1.910
11  270       [get_cells {{core_inst/gty_ch[5].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.758      1.724
12  272       [get_cells -quiet {core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.538      1.944
13  276       [get_cells {{core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.519      1.963
14  278       [get_cells -quiet {core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       0.459      2.023
15  282       [get_cells {{core_inst/gty_ch[7].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       1.105      1.377
16  284       [get_cells -quiet {core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}]
                                              [get_cells {core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}]
                                                                              Slow              2.482       1.088      1.394
17  288       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.450      2.032
18  290       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.591      7.409
19  293       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.485      1.997
20  295       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.463      7.537
21  298       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.464      2.018
22  300       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.999      7.001
23  303       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.581      1.901
24  305       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.463      7.537
25  308       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.562      1.920
26  310       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.362      7.638
27  313       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.606      1.876
28  315       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.494      7.506
29  318       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.409      2.073
30  320       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.419      7.581
31  323       [get_cells {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.690      1.792
32  325       [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.506      7.494
33  328       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.830      1.652
34  330       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.586      7.414
35  333       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.502      1.980
36  335       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       1.192      6.808
37  338       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.401      2.081
38  340       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.324      7.676
39  343       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.369      2.113
40  345       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.477      7.523
41  348       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.914      1.568
42  350       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.400      7.600
43  353       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.477      2.005
44  355       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.470      7.530
45  358       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.445      2.037
46  360       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.554      7.446
47  363       [get_cells {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              2.482       0.467      2.015
48  365       [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}]
                                              [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}]
                                                                              Slow              8.000       0.349      7.651
49  577       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.455      7.358
50  579       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.314      7.499
51  581       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.406      7.407
52  583       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.433      7.380
53  585       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.334      7.479
54  587       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.631      7.182
55  589       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.299      7.514
56  591       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.351      7.462
57  593       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.432      7.381
58  595       [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              7.813       0.298      7.515
59  820       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              7.813       0.487      7.326
60  822       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              7.813       0.277      7.536
61  825       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              7.813       0.410      7.403
62  827       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              7.813       0.498      7.315


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {{core_inst/gty_ch[0].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      gtwiz_userclk_rx_srcclk_out[0]
                                            core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[6]/D
                                                                            core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[10]/D
                                                                                                            Slow         0.751      1.731


Slack (MET) :             1.731ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.379ns
  Reference Relative Delay:  -0.502ns
  Relative CRPR:              0.130ns
  Actual Bus Skew:            0.751ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.691     0.906    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X27Y392        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y392        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.984 r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.692     1.676    core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg_n_0_[6]
    SLICE_X30Y393        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.080     1.273    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X30Y393        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     1.273    
    SLICE_X30Y393        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.298    core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         data arrival                           1.676    
                         clock arrival                          1.298    
  -------------------------------------------------------------------
                         relative delay                         0.379    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.605     0.797    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X28Y391        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y391        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     0.855 r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.152     1.007    core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_reg_reg_n_0_[10]
    SLICE_X28Y395        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.231     1.447    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X28Y395        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[10]/C
                         clock pessimism              0.000     1.447    
    SLICE_X28Y395        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.509    core_inst/gty_ch[0].ch_fifo/rd_ptr_gray_sync1_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           1.007    
                         clock arrival                          1.509    
  -------------------------------------------------------------------
                         relative delay                        -0.502    



Id: 2
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      gtwiz_userclk_tx_srcclk_out[0]
                                            core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                                                                            core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                                                                                                            Slow         0.563      1.919


Slack (MET) :             1.919ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.162ns
  Reference Relative Delay:   0.469ns
  Relative CRPR:              0.130ns
  Actual Bus Skew:            0.563ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.227     1.443    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X30Y394        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y394        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.520 r  core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.459     1.979    core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg[11]
    SLICE_X30Y394        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.600     0.792    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X30Y394        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.000     0.792    
    SLICE_X30Y394        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     0.817    core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           1.979    
                         clock arrival                          0.817    
  -------------------------------------------------------------------
                         relative delay                         1.162    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.080     1.273    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X29Y394        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y394        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.332 r  core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.113     1.445    core_inst/gty_ch[0].ch_fifo/wr_ptr_sync_commit_reg[1]
    SLICE_X29Y391        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.700     0.915    core_inst/gty_ch[0].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X29Y391        FDRE                                         r  core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     0.915    
    SLICE_X29Y391        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     0.977    core_inst/gty_ch[0].ch_fifo/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.445    
                         clock arrival                          0.977    
  -------------------------------------------------------------------
                         relative delay                         0.469    



Id: 3
set_bus_skew -from [get_cells {{core_inst/gty_ch[1].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      gtwiz_userclk_rx_srcclk_out[0]_1
                                            core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[7]/D
                                                                                                            Slow         0.621      1.861


Slack (MET) :             1.861ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Reference Source:       core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.927ns
  Reference Relative Delay:   0.063ns
  Relative CRPR:              0.243ns
  Actual Bus Skew:            0.621ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.566     1.781    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X10Y331        FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y331        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.861 r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.489     2.350    core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X9Y329         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.205     1.398    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X9Y329         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.398    
    SLICE_X9Y329         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.423    core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.350    
                         clock arrival                          1.423    
  -------------------------------------------------------------------
                         relative delay                         0.927    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.362     1.554    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X9Y331         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y331         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.612 r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.109     1.721    core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_reg_reg_n_0_[7]
    SLICE_X9Y331         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.380     1.596    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X9Y331         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000     1.596    
    SLICE_X9Y331         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.658    core_inst/gty_ch[1].ch_fifo/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           1.721    
                         clock arrival                          1.658    
  -------------------------------------------------------------------
                         relative delay                         0.063    



Id: 4
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_1
                      gtwiz_userclk_tx_srcclk_out[0]_1
                                            core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                                                                            core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[4]/D
                                                                                                            Slow         0.838      1.644


Slack (MET) :             1.644ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Endpoint Destination:   core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Reference Destination:  core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.814ns
  Reference Relative Delay:  -0.267ns
  Relative CRPR:              0.243ns
  Actual Bus Skew:            0.838ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.372     1.588    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X11Y328        FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y328        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.666 r  core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.741     2.407    core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg[11]
    SLICE_X11Y328        FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.376     1.568    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X11Y328        FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.000     1.568    
    SLICE_X11Y328        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.593    core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           2.407    
                         clock arrival                          1.593    
  -------------------------------------------------------------------
                         relative delay                         0.814    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.202     1.395    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X8Y328         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y328         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.456 r  core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.122     1.578    core_inst/gty_ch[1].ch_fifo/wr_ptr_sync_commit_reg[4]
    SLICE_X8Y328         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.567     1.782    core_inst/gty_ch[1].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X8Y328         FDRE                                         r  core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000     1.782    
    SLICE_X8Y328         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.844    core_inst/gty_ch[1].ch_fifo/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.578    
                         clock arrival                          1.844    
  -------------------------------------------------------------------
                         relative delay                        -0.267    



Id: 5
set_bus_skew -from [get_cells {{core_inst/gty_ch[2].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      gtwiz_userclk_rx_srcclk_out[0]_2
                                            core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.798      1.684


Slack (MET) :             1.684ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Reference Source:       core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.817ns
  Reference Relative Delay:  -0.222ns
  Relative CRPR:              0.242ns
  Actual Bus Skew:            0.798ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.402     1.617    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X12Y353        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y353        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.697 r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.674     2.371    core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X12Y353        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.336     1.529    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X12Y353        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.529    
    SLICE_X12Y353        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.554    core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.371    
                         clock arrival                          1.554    
  -------------------------------------------------------------------
                         relative delay                         0.817    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.245     1.437    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X13Y357        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y357        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.495 r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.087     1.582    core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X13Y356        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.526     1.742    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X13Y356        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.742    
    SLICE_X13Y356        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.804    core_inst/gty_ch[2].ch_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.582    
                         clock arrival                          1.804    
  -------------------------------------------------------------------
                         relative delay                        -0.222    



Id: 6
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_2
                      gtwiz_userclk_tx_srcclk_out[0]_2
                                            core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                                                                            core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
                                                                                                            Slow         0.770      1.712


Slack (MET) :             1.712ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Endpoint Destination:   core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Reference Destination:  core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.106ns
  Reference Relative Delay:   0.046ns
  Relative CRPR:              0.289ns
  Actual Bus Skew:            0.770ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.549     1.765    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X13Y353        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y353        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.845 r  core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.714     2.559    core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg[1]
    SLICE_X12Y355        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.236     1.428    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X12Y355        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     1.428    
    SLICE_X12Y355        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     1.453    core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.559    
                         clock arrival                          1.453    
  -------------------------------------------------------------------
                         relative delay                         1.106    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.342     1.535    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X14Y351        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y351        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.595 r  core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.137     1.732    core_inst/gty_ch[2].ch_fifo/wr_ptr_sync_commit_reg[7]
    SLICE_X13Y351        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.411     1.626    core_inst/gty_ch[2].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X13Y351        FDRE                                         r  core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     1.626    
    SLICE_X13Y351        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.686    core_inst/gty_ch[2].ch_fifo/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           1.732    
                         clock arrival                          1.686    
  -------------------------------------------------------------------
                         relative delay                         0.046    



Id: 7
set_bus_skew -from [get_cells {{core_inst/gty_ch[3].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_3
                      gtwiz_userclk_rx_srcclk_out[0]_3
                                            core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
                                                                                                            Slow         0.915      1.567


Slack (MET) :             1.567ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Endpoint Destination:   core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Reference Source:       core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Reference Destination:  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.976ns
  Reference Relative Delay:  -0.041ns
  Relative CRPR:              0.102ns
  Actual Bus Skew:            0.915ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.622     0.837    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X13Y377        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y377        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.914 r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.800     1.714    core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X12Y376        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.521     0.714    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X12Y376        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     0.714    
    SLICE_X12Y376        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     0.739    core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.714    
                         clock arrival                          0.739    
  -------------------------------------------------------------------
                         relative delay                         0.976    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.525     0.717    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X14Y378        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y378        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     0.776 r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.067     0.843    core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X14Y377        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.606     0.822    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X14Y377        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/C
                         clock pessimism              0.000     0.822    
    SLICE_X14Y377        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     0.884    core_inst/gty_ch[3].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           0.843    
                         clock arrival                          0.884    
  -------------------------------------------------------------------
                         relative delay                        -0.041    



Id: 8
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_3
                      gtwiz_userclk_tx_srcclk_out[0]_3
                                            core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
                                                                            core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
                                                                                                            Slow         0.903      1.579


Slack (MET) :             1.579ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Endpoint Destination:   core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Reference Source:       core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Reference Destination:  core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.949ns
  Reference Relative Delay:  -0.007ns
  Relative CRPR:              0.054ns
  Actual Bus Skew:            0.903ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.596     0.812    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X12Y374        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y374        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.893 r  core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.798     1.691    core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg[8]
    SLICE_X12Y378        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.525     0.717    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X12Y378        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000     0.717    
    SLICE_X12Y378        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     0.742    core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           1.691    
                         clock arrival                          0.742    
  -------------------------------------------------------------------
                         relative delay                         0.949    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.532     0.725    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X14Y376        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y376        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     0.785 r  core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.106     0.891    core_inst/gty_ch[3].ch_fifo/wr_ptr_sync_commit_reg[9]
    SLICE_X13Y377        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.621     0.836    core_inst/gty_ch[3].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X13Y377        FDRE                                         r  core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/C
                         clock pessimism              0.000     0.836    
    SLICE_X13Y377        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     0.898    core_inst/gty_ch[3].ch_fifo/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           0.891    
                         clock arrival                          0.898    
  -------------------------------------------------------------------
                         relative delay                        -0.007    



Id: 9
set_bus_skew -from [get_cells {{core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_4
                      gtwiz_userclk_rx_srcclk_out[0]_4
                                            core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
                                                                                                            Slow         0.588      1.894


Slack (MET) :             1.894ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Endpoint Destination:   core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Reference Source:       core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Reference Destination:  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.138ns
  Reference Relative Delay:   0.314ns
  Relative CRPR:              0.236ns
  Actual Bus Skew:            0.588ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.674     1.889    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X31Y430        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y430        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.966 r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.471     2.437    core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X33Y430        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.081     1.274    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X33Y430        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.274    
    SLICE_X33Y430        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.299    core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.437    
                         clock arrival                          1.299    
  -------------------------------------------------------------------
                         relative delay                         1.138    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.483     1.675    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X30Y434        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y434        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.734 r  core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[11]/Q
                         net (fo=4, routed)           0.088     1.822    core_inst/gty_ch[4].ch_fifo/rd_ptr_reg_reg[11]
    SLICE_X30Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.231     1.447    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X30Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/C
                         clock pessimism              0.000     1.447    
    SLICE_X30Y433        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.508    core_inst/gty_ch[4].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           1.822    
                         clock arrival                          1.508    
  -------------------------------------------------------------------
                         relative delay                         0.314    



Id: 10
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_4
                      gtwiz_userclk_tx_srcclk_out[0]_4
                                            core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                                                                            core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
                                                                                                            Slow         0.572      1.910


Slack (MET) :             1.910ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Endpoint Destination:   core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Reference Source:       core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Reference Destination:  core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.422ns
  Reference Relative Delay:  -0.433ns
  Relative CRPR:              0.283ns
  Actual Bus Skew:            0.572ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.267     1.483    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X31Y431        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y431        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.561 r  core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.557     2.118    core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg[1]
    SLICE_X30Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.479     1.671    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X30Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     1.671    
    SLICE_X30Y433        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     1.696    core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.118    
                         clock arrival                          1.696    
  -------------------------------------------------------------------
                         relative delay                         0.422    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.093     1.286    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X31Y432        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y432        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.345 r  core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.179     1.524    core_inst/gty_ch[4].ch_fifo/wr_ptr_sync_commit_reg[7]
    SLICE_X31Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.682     1.897    core_inst/gty_ch[4].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X31Y433        FDRE                                         r  core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     1.897    
    SLICE_X31Y433        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.957    core_inst/gty_ch[4].ch_fifo/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         data arrival                           1.524    
                         clock arrival                          1.957    
  -------------------------------------------------------------------
                         relative delay                        -0.433    



Id: 11
set_bus_skew -from [get_cells {{core_inst/gty_ch[5].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_5
                      gtwiz_userclk_rx_srcclk_out[0]_5
                                            core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
                                                                                                            Slow         0.758      1.724


Slack (MET) :             1.724ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Endpoint Destination:   core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Reference Source:       core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Reference Destination:  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.695ns
  Reference Relative Delay:   0.793ns
  Relative CRPR:              0.144ns
  Actual Bus Skew:            0.758ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.477     1.692    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X6Y462         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y462         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     1.769 r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.637     2.406    core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X10Y461        FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.493     0.686    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X10Y461        FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     0.686    
    SLICE_X10Y461        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     0.711    core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.406    
                         clock arrival                          0.711    
  -------------------------------------------------------------------
                         relative delay                         1.695    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.288     1.480    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X8Y460         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y460         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.538 r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.107     1.645    core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X8Y460         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.574     0.790    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X8Y460         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]/C
                         clock pessimism              0.000     0.790    
    SLICE_X8Y460         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     0.852    core_inst/gty_ch[5].ch_fifo/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           1.645    
                         clock arrival                          0.852    
  -------------------------------------------------------------------
                         relative delay                         0.793    



Id: 12
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_5
                      gtwiz_userclk_tx_srcclk_out[0]_5
                                            core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                                                                            core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                                                                                                            Slow         0.538      1.944


Slack (MET) :             1.944ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Endpoint Destination:   core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Reference Source:       core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Reference Destination:  core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:   -0.151ns
  Reference Relative Delay:  -0.907ns
  Relative CRPR:              0.218ns
  Actual Bus Skew:            0.538ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.575     0.791    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X6Y464         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y464         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.869 r  core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.488     1.357    core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg[1]
    SLICE_X7Y463         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.291     1.483    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X7Y463         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     1.483    
    SLICE_X7Y463         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     1.508    core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.357    
                         clock arrival                          1.508    
  -------------------------------------------------------------------
                         relative delay                        -0.151    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.490     0.683    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X9Y463         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y463         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     0.742 r  core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.091     0.833    core_inst/gty_ch[5].ch_fifo/wr_ptr_sync_commit_reg[11]
    SLICE_X7Y463         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.465     1.680    core_inst/gty_ch[5].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X7Y463         FDRE                                         r  core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.000     1.680    
    SLICE_X7Y463         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.740    core_inst/gty_ch[5].ch_fifo/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           0.833    
                         clock arrival                          1.740    
  -------------------------------------------------------------------
                         relative delay                        -0.907    



Id: 13
set_bus_skew -from [get_cells {{core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_6
                      gtwiz_userclk_rx_srcclk_out[0]_6
                                            core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
                                                                                                            Slow         0.519      1.963


Slack (MET) :             1.963ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Endpoint Destination:   core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Reference Source:       core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Reference Destination:  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.717ns
  Reference Relative Delay:  -0.003ns
  Relative CRPR:              0.201ns
  Actual Bus Skew:            0.519ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.302     1.517    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X35Y458        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y458        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.595 r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.418     2.013    core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X34Y460        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.078     1.271    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X34Y460        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.271    
    SLICE_X34Y460        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.296    core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.013    
                         clock arrival                          1.296    
  -------------------------------------------------------------------
                         relative delay                         0.717    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.139     1.331    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X33Y461        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y461        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.392 r  core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[11]/Q
                         net (fo=4, routed)           0.104     1.496    core_inst/gty_ch[6].ch_fifo/rd_ptr_reg_reg[11]
    SLICE_X33Y461        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.221     1.437    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X33Y461        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]/C
                         clock pessimism              0.000     1.437    
    SLICE_X33Y461        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.499    core_inst/gty_ch[6].ch_fifo/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         data arrival                           1.496    
                         clock arrival                          1.499    
  -------------------------------------------------------------------
                         relative delay                        -0.003    



Id: 14
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_6
                      gtwiz_userclk_tx_srcclk_out[0]_6
                                            core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[3]/D
                                                                            core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[10]/D
                                                                                                            Slow         0.459      2.023


Slack (MET) :             2.023ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Endpoint Destination:   core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Reference Source:       core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Reference Destination:  core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    0.582ns
  Reference Relative Delay:  -0.124ns
  Relative CRPR:              0.247ns
  Actual Bus Skew:            0.459ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.256     1.472    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X35Y461        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y461        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.550 r  core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.395     1.945    core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg[3]
    SLICE_X35Y460        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.146     1.338    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X35Y460        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     1.338    
    SLICE_X35Y460        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     1.363    core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.945    
                         clock arrival                          1.363    
  -------------------------------------------------------------------
                         relative delay                         0.582    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.083     1.276    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y463        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y463        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.335 r  core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.113     1.448    core_inst/gty_ch[6].ch_fifo/wr_ptr_sync_commit_reg[10]
    SLICE_X36Y462        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.297     1.512    core_inst/gty_ch[6].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X36Y462        FDRE                                         r  core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[10]/C
                         clock pessimism              0.000     1.512    
    SLICE_X36Y462        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.572    core_inst/gty_ch[6].ch_fifo/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         data arrival                           1.448    
                         clock arrival                          1.572    
  -------------------------------------------------------------------
                         relative delay                        -0.124    



Id: 15
set_bus_skew -from [get_cells {{core_inst/gty_ch[7].ch_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_7
                      gtwiz_userclk_rx_srcclk_out[0]_7
                                            core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                                                            Slow         1.105      1.377


Slack (MET) :             1.377ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Endpoint Destination:   core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Reference Source:       core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Reference Destination:  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.314ns
  Reference Relative Delay:  -0.156ns
  Relative CRPR:              0.365ns
  Actual Bus Skew:            1.105ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.803     2.018    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X39Y396        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y396        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.098 r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           1.009     3.107    core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X38Y396        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.575     1.768    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X38Y396        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.768    
    SLICE_X38Y396        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.793    core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.107    
                         clock arrival                          1.793    
  -------------------------------------------------------------------
                         relative delay                         1.314    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.598     1.790    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X39Y396        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y396        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.849 r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.083     1.932    core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X39Y395        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.810     2.026    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X39Y395        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     2.026    
    SLICE_X39Y395        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.088    core_inst/gty_ch[7].ch_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           1.932    
                         clock arrival                          2.088    
  -------------------------------------------------------------------
                         relative delay                        -0.156    



Id: 16
set_bus_skew -from [get_cells -quiet {core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[*]}] -to [get_cells {core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 12

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_7
                      gtwiz_userclk_tx_srcclk_out[0]_7
                                            core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
                                                                            core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
                                                                                                            Slow         1.088      1.394


Slack (MET) :             1.394ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Endpoint Destination:   core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Reference Source:       core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Reference Destination:  core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    1.244ns
  Reference Relative Delay:  -0.135ns
  Relative CRPR:              0.292ns
  Actual Bus Skew:            1.088ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.797     2.013    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X40Y397        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y397        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.093 r  core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.978     3.071    core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg[9]
    SLICE_X39Y398        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.610     1.802    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X39Y398        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[9]/C
                         clock pessimism              0.000     1.802    
    SLICE_X39Y398        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     1.827    core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         data arrival                           3.071    
                         clock arrival                          1.827    
  -------------------------------------------------------------------
                         relative delay                         1.244    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.587     1.780    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X41Y397        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y397        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.840 r  core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.112     1.952    core_inst/gty_ch[7].ch_fifo/wr_ptr_sync_commit_reg[8]
    SLICE_X41Y398        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.810     2.025    core_inst/gty_ch[7].ch_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y398        FDRE                                         r  core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000     2.025    
    SLICE_X41Y398        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.087    core_inst/gty_ch[7].ch_fifo/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         data arrival                           1.952    
                         clock arrival                          2.087    
  -------------------------------------------------------------------
                         relative delay                        -0.135    



Id: 17
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]
                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.450      2.032


Slack (MET) :             2.032ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.408ns
  Reference Relative Delay:   4.700ns
  Relative CRPR:              0.257ns
  Actual Bus Skew:            0.450ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.807     6.335    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X38Y388        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y388        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.414 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.384     6.797    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X40Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.172     1.365    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X40Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.365    
    SLICE_X40Y392        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.390    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.797    
                         clock arrival                          1.390    
  -------------------------------------------------------------------
                         relative delay                         5.408    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.514     6.178    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X38Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y392        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.237 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.077     6.314    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X40Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.335     1.551    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X40Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.551    
    SLICE_X40Y392        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.613    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.314    
                         clock arrival                          1.613    
  -------------------------------------------------------------------
                         relative delay                         4.700    



Id: 18
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.591      7.409


Slack (MET) :             7.409ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0])
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.053ns
  Reference Relative Delay:  -4.886ns
  Relative CRPR:              0.243ns
  Actual Bus Skew:            0.591ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.357     1.573    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X40Y391        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y391        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.654 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.493     2.147    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X41Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.510     6.175    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X41Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.175    
    SLICE_X41Y392        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.200    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.147    
                         clock arrival                          6.200    
  -------------------------------------------------------------------
                         relative delay                        -4.053    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.186     1.379    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X39Y391        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y391        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.437 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.079     1.516    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X39Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.813     6.341    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X39Y392        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     6.341    
    SLICE_X39Y392        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.403    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.516    
                         clock arrival                          6.403    
  -------------------------------------------------------------------
                         relative delay                        -4.886    



Id: 19
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]
                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.485      1.997


Slack (MET) :             1.997ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    6.080ns
  Reference Relative Delay:   5.362ns
  Relative CRPR:              0.233ns
  Actual Bus Skew:            0.485ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.865     6.393    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X36Y399        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y399        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.472 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.452     6.924    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[5]
    SLICE_X35Y400        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.627     0.819    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X35Y400        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     0.819    
    SLICE_X35Y400        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     0.844    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           6.924    
                         clock arrival                          0.844    
  -------------------------------------------------------------------
                         relative delay                         6.080    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.569     6.234    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X36Y399        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y399        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.294 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.065     6.359    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[0]
    SLICE_X36Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.720     0.935    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X36Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     0.935    
    SLICE_X36Y401        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     0.997    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.359    
                         clock arrival                          0.997    
  -------------------------------------------------------------------
                         relative delay                         5.362    



Id: 20
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.463      7.537


Slack (MET) :             7.537ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0])
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.907ns
  Reference Relative Delay:  -5.490ns
  Relative CRPR:              0.119ns
  Actual Bus Skew:            0.463ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.717     0.932    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X34Y400        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y400        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.010 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.347     1.357    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[3]
    SLICE_X35Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.575     6.240    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X35Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     6.240    
    SLICE_X35Y401        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.265    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.357    
                         clock arrival                          6.265    
  -------------------------------------------------------------------
                         relative delay                        -4.907    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y15  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y163       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1013, routed)        0.627     0.819    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X35Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y401        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     0.877 r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.091     0.968    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[1]
    SLICE_X37Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.868     6.396    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X37Y401        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     6.396    
    SLICE_X37Y401        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     6.458    core_inst/gty_quad[0].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           0.968    
                         clock arrival                          6.458    
  -------------------------------------------------------------------
                         relative delay                        -5.490    



Id: 21
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_1
                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.464      2.018


Slack (MET) :             2.018ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.545ns
  Reference Relative Delay:   4.830ns
  Relative CRPR:              0.251ns
  Actual Bus Skew:            0.464ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.955     6.483    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X20Y352        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y352        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.562 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.449     7.011    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X15Y352        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.248     1.441    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X15Y352        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.441    
    SLICE_X15Y352        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.466    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           7.011    
                         clock arrival                          1.466    
  -------------------------------------------------------------------
                         relative delay                         5.545    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.684     6.349    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X16Y354        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y354        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     6.408 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.116     6.524    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X15Y353        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.416     1.632    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X15Y353        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.632    
    SLICE_X15Y353        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.694    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.524    
                         clock arrival                          1.694    
  -------------------------------------------------------------------
                         relative delay                         4.830    



Id: 22
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_1
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.999      7.001


Slack (MET) :             7.001ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_1)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -3.740ns
  Reference Relative Delay:  -4.938ns
  Relative CRPR:              0.199ns
  Actual Bus Skew:            0.999ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.426     1.642    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X15Y352        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y352        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.721 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.902     2.623    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X16Y351        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.674     6.339    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X16Y351        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     6.339    
    SLICE_X16Y351        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.364    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.623    
                         clock arrival                          6.364    
  -------------------------------------------------------------------
                         relative delay                        -3.740    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y148       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.245     1.438    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X16Y355        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y355        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.497 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.149     1.646    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X15Y354        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.995     6.523    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X15Y354        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.523    
    SLICE_X15Y354        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.585    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.646    
                         clock arrival                          6.585    
  -------------------------------------------------------------------
                         relative delay                        -4.938    



Id: 23
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_1
                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.581      1.901


Slack (MET) :             1.901ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.434ns
  Reference Relative Delay:   4.576ns
  Relative CRPR:              0.278ns
  Actual Bus Skew:            0.581ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.968     6.496    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X19Y350        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y350        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.575 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.491     7.066    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[5]
    SLICE_X19Y347        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.415     1.607    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X19Y347        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.607    
    SLICE_X19Y347        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.632    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           7.066    
                         clock arrival                          1.632    
  -------------------------------------------------------------------
                         relative delay                         5.434    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.657     6.321    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X19Y350        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y350        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.380 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.085     6.466    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[2]
    SLICE_X20Y350        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.613     1.828    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X20Y350        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.828    
    SLICE_X20Y350        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.890    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.466    
                         clock arrival                          1.890    
  -------------------------------------------------------------------
                         relative delay                         4.576    



Id: 24
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_1
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.463      7.537


Slack (MET) :             7.537ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_1)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.101ns
  Reference Relative Delay:  -4.776ns
  Relative CRPR:              0.212ns
  Actual Bus Skew:            0.463ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.612     1.827    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X20Y349        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y349        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.905 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.279     2.184    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[5]
    SLICE_X21Y349        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.596     6.261    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X21Y349        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     6.261    
    SLICE_X21Y349        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.286    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.184    
                         clock arrival                          6.286    
  -------------------------------------------------------------------
                         relative delay                        -4.101    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y12  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y153       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.414     1.606    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X19Y348        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y348        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.665 r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.104     1.769    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[3]
    SLICE_X19Y349        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.956     6.484    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X19Y349        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     6.484    
    SLICE_X19Y349        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.546    core_inst/gty_quad[0].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.769    
                         clock arrival                          6.546    
  -------------------------------------------------------------------
                         relative delay                        -4.776    



Id: 25
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_2
                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.562      1.920


Slack (MET) :             1.920ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.423ns
  Reference Relative Delay:   4.540ns
  Relative CRPR:              0.320ns
  Actual Bus Skew:            0.562ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.899     6.427    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X25Y358        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y358        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     6.507 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.534     7.040    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X24Y358        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.400     1.593    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/CLK
    SLICE_X24Y358        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.593    
    SLICE_X24Y358        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.618    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           7.040    
                         clock arrival                          1.618    
  -------------------------------------------------------------------
                         relative delay                         5.423    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.601     6.265    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X25Y358        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y358        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.323 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.071     6.394    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X25Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.576     1.792    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/CLK
    SLICE_X25Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     1.792    
    SLICE_X25Y359        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.854    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.394    
                         clock arrival                          1.854    
  -------------------------------------------------------------------
                         relative delay                         4.540    



Id: 26
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_2
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.362      7.638


Slack (MET) :             7.638ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_2)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.011ns
  Reference Relative Delay:  -4.693ns
  Relative CRPR:              0.319ns
  Actual Bus Skew:            0.362ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.599     1.815    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/CLK
    SLICE_X25Y357        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y357        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.894 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.388     2.282    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X25Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.603     6.268    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X25Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     6.268    
    SLICE_X25Y359        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.293    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.282    
                         clock arrival                          6.293    
  -------------------------------------------------------------------
                         relative delay                        -4.011    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y157       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=976, routed)         1.400     1.593    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/CLK
    SLICE_X24Y355        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y355        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.652 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.160     1.812    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X24Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.915     6.443    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X24Y359        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.443    
    SLICE_X24Y359        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.505    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.812    
                         clock arrival                          6.505    
  -------------------------------------------------------------------
                         relative delay                        -4.693    



Id: 27
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_2
                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.606      1.876


Slack (MET) :             1.876ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.529ns
  Reference Relative Delay:   4.600ns
  Relative CRPR:              0.324ns
  Actual Bus Skew:            0.606ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.933     6.461    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X23Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y364        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.539 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.556     7.095    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[5]
    SLICE_X22Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.349     1.541    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X22Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.541    
    SLICE_X22Y365        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     1.566    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           7.095    
                         clock arrival                          1.566    
  -------------------------------------------------------------------
                         relative delay                         5.529    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.623     6.287    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X23Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y364        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.346 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.083     6.430    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[0]
    SLICE_X22Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.553     1.768    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X22Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.768    
    SLICE_X22Y364        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.830    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.430    
                         clock arrival                          1.830    
  -------------------------------------------------------------------
                         relative delay                         4.600    



Id: 28
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_2
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.494      7.506


Slack (MET) :             7.506ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_2)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -3.992ns
  Reference Relative Delay:  -4.748ns
  Relative CRPR:              0.261ns
  Actual Bus Skew:            0.494ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.544     1.759    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X23Y360        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y360        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.837 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.491     2.328    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[2]
    SLICE_X24Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.631     6.295    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X24Y364        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.295    
    SLICE_X24Y364        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.320    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.328    
                         clock arrival                          6.320    
  -------------------------------------------------------------------
                         relative delay                        -3.992    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_2 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y13  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y154       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y5 (CLOCK_ROOT)    net (fo=1014, routed)        1.355     1.547    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X23Y361        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y361        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.605 r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.157     1.762    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[4]
    SLICE_X23Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.921     6.449    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X23Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     6.449    
    SLICE_X23Y365        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     6.510    core_inst/gty_quad[0].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.762    
                         clock arrival                          6.510    
  -------------------------------------------------------------------
                         relative delay                        -4.748    



Id: 29
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_3
                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.409      2.073


Slack (MET) :             2.073ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.988ns
  Reference Relative Delay:   5.412ns
  Relative CRPR:              0.166ns
  Actual Bus Skew:            0.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.881     6.409    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y369        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y369        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.487 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.336     6.822    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[2]
    SLICE_X37Y370        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.617     0.810    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y370        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     0.810    
    SLICE_X37Y370        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     0.835    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.822    
                         clock arrival                          0.835    
  -------------------------------------------------------------------
                         relative delay                         5.988    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.585     6.249    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y371        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.307 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.077     6.384    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[3]
    SLICE_X36Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.694     0.910    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     0.910    
    SLICE_X36Y371        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     0.972    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.384    
                         clock arrival                          0.972    
  -------------------------------------------------------------------
                         relative delay                         5.412    



Id: 30
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_3
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.419      7.581


Slack (MET) :             7.581ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_3)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.823ns
  Reference Relative Delay:  -5.502ns
  Relative CRPR:              0.260ns
  Actual Bus Skew:            0.419ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.723     0.939    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X35Y370        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y370        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.017 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.439     1.455    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[4]
    SLICE_X35Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.589     6.253    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X35Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     6.253    
    SLICE_X35Y371        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.278    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.455    
                         clock arrival                          6.278    
  -------------------------------------------------------------------
                         relative delay                        -4.823    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y149       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=976, routed)         0.622     0.815    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X35Y370        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y370        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     0.873 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.103     0.976    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X36Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.888     6.416    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X36Y371        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     6.416    
    SLICE_X36Y371        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.478    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           0.976    
                         clock arrival                          6.478    
  -------------------------------------------------------------------
                         relative delay                        -5.502    



Id: 31
set_bus_skew -from [get_cells {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_3
                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.690      1.792


Slack (MET) :             1.792ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    6.565ns
  Reference Relative Delay:   5.711ns
  Relative CRPR:              0.164ns
  Actual Bus Skew:            0.690ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.930     6.458    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X22Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y366        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.537 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.787     7.324    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[2]
    SLICE_X18Y367        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.542     0.734    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X18Y367        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     0.734    
    SLICE_X18Y367        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     0.759    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           7.324    
                         clock arrival                          0.759    
  -------------------------------------------------------------------
                         relative delay                         6.565    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.617     6.282    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X24Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y366        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.340 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.274     6.614    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[1]
    SLICE_X18Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.627     0.842    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X18Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     0.842    
    SLICE_X18Y366        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     0.903    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.614    
                         clock arrival                          0.903    
  -------------------------------------------------------------------
                         relative delay                         5.711    



Id: 32
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_3
                      clk_125mhz_mmcm_out   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.506      7.494


Slack (MET) :             7.494ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Endpoint Destination:   core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_3)
  Reference Destination:  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.873ns
  Reference Relative Delay:  -5.504ns
  Relative CRPR:              0.125ns
  Actual Bus Skew:            0.506ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.677     0.892    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X23Y368        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y368        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.970 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.519     1.489    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[3]
    SLICE_X19Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.673     6.338    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X19Y365        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     6.338    
    SLICE_X19Y365        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.363    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.489    
                         clock arrival                          6.363    
  -------------------------------------------------------------------
                         relative delay                        -4.873    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y14  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y159       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X0Y6 (CLOCK_ROOT)    net (fo=1014, routed)        0.550     0.742    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X20Y368        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y368        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     0.803 r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.283     1.086    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[0]
    SLICE_X18Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        3.001     6.529    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X18Y366        FDRE                                         r  core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.529    
    SLICE_X18Y366        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.591    core_inst/gty_quad[0].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.086    
                         clock arrival                          6.591    
  -------------------------------------------------------------------
                         relative delay                        -5.504    



Id: 33
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_4
                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.830      1.652


Slack (MET) :             1.652ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.876ns
  Reference Relative Delay:   4.807ns
  Relative CRPR:              0.239ns
  Actual Bus Skew:            0.830ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.874     6.402    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X39Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y437        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.480 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.700     7.180    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X37Y436        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.086     1.279    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y436        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.279    
    SLICE_X37Y436        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.304    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           7.180    
                         clock arrival                          1.304    
  -------------------------------------------------------------------
                         relative delay                         5.876    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.558     6.222    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X40Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y437        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.280 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.159     6.439    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X41Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.354     1.570    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X41Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.570    
    SLICE_X41Y437        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.632    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.439    
                         clock arrival                          1.632    
  -------------------------------------------------------------------
                         relative delay                         4.807    



Id: 34
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_4
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.586      7.414


Slack (MET) :             7.414ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_4)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.071ns
  Reference Relative Delay:  -4.896ns
  Relative CRPR:              0.239ns
  Actual Bus Skew:            0.586ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.324     1.540    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X38Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y437        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.619 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.598     2.217    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X37Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.599     6.263    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     6.263    
    SLICE_X37Y437        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.288    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.217    
                         clock arrival                          6.288    
  -------------------------------------------------------------------
                         relative delay                        -4.071    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y170       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.171     1.364    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X38Y434        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y434        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.422 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.141     1.563    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X40Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.869     6.397    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X40Y437        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.397    
    SLICE_X40Y437        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     6.459    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.563    
                         clock arrival                          6.459    
  -------------------------------------------------------------------
                         relative delay                        -4.896    



Id: 35
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_4
                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.502      1.980


Slack (MET) :             1.980ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    4.998ns
  Reference Relative Delay:   4.268ns
  Relative CRPR:              0.227ns
  Actual Bus Skew:            0.502ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.846     6.374    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X41Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y443        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     6.452 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.360     6.811    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[5]
    SLICE_X44Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.597     1.789    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X44Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.789    
    SLICE_X44Y443        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.814    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           6.811    
                         clock arrival                          1.814    
  -------------------------------------------------------------------
                         relative delay                         4.998    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.541     6.205    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X40Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y443        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     6.263 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.080     6.343    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[2]
    SLICE_X41Y442        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.797     2.012    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y442        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     2.012    
    SLICE_X41Y442        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.074    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           6.343    
                         clock arrival                          2.074    
  -------------------------------------------------------------------
                         relative delay                         4.268    



Id: 36
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_4
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         1.192      6.808


Slack (MET) :             6.808ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_4)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -3.014ns
  Reference Relative Delay:  -4.433ns
  Relative CRPR:              0.228ns
  Actual Bus Skew:            1.192ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.782     1.997    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X39Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y443        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.075 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           1.146     3.221    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[5]
    SLICE_X42Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.545     6.210    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X42Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     6.210    
    SLICE_X42Y443        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.235    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           3.221    
                         clock arrival                          6.235    
  -------------------------------------------------------------------
                         relative delay                        -3.014    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_4 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y17  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y176       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_full_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.571     1.763    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X38Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y443        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.823 r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.179     2.002    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[0]
    SLICE_X40Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.846     6.374    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X40Y443        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.374    
    SLICE_X40Y443        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.436    core_inst/gty_quad[1].mac_inst/ch[0].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.002    
                         clock arrival                          6.436    
  -------------------------------------------------------------------
                         relative delay                        -4.433    



Id: 37
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_5
                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.401      2.081


Slack (MET) :             2.081ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    6.042ns
  Reference Relative Delay:   5.471ns
  Relative CRPR:              0.170ns
  Actual Bus Skew:            0.401ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.887     6.415    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y455        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y455        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.494 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.371     6.864    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X36Y456        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.605     0.798    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y456        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     0.798    
    SLICE_X36Y456        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     0.823    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.864    
                         clock arrival                          0.823    
  -------------------------------------------------------------------
                         relative delay                         6.042    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.591     6.255    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y456        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y456        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     6.313 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.139     6.453    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X37Y457        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.704     0.920    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y457        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     0.920    
    SLICE_X37Y457        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     0.982    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           6.453    
                         clock arrival                          0.982    
  -------------------------------------------------------------------
                         relative delay                         5.471    



Id: 38
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_5
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.324      7.676


Slack (MET) :             7.676ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_5)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -5.011ns
  Reference Relative Delay:  -5.516ns
  Relative CRPR:              0.181ns
  Actual Bus Skew:            0.324ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.707     0.923    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y458        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y458        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.001 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.266     1.267    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X36Y455        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.589     6.253    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X36Y455        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.253    
    SLICE_X36Y455        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.278    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.267    
                         clock arrival                          6.278    
  -------------------------------------------------------------------
                         relative delay                        -5.011    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y183       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X0Y7 (CLOCK_ROOT)    net (fo=976, routed)         0.605     0.798    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y458        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y458        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     0.858 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.108     0.966    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X36Y455        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.892     6.420    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X36Y455        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.420    
    SLICE_X36Y455        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.482    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           0.966    
                         clock arrival                          6.482    
  -------------------------------------------------------------------
                         relative delay                        -5.516    



Id: 39
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_5
                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.369      2.113


Slack (MET) :             2.113ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.242ns
  Reference Relative Delay:   4.677ns
  Relative CRPR:              0.197ns
  Actual Bus Skew:            0.369ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.840     6.368    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X41Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y461        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.445 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.268     6.712    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[0]
    SLICE_X41Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.253     1.445    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X41Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.445    
    SLICE_X41Y461        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.470    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.712    
                         clock arrival                          1.470    
  -------------------------------------------------------------------
                         relative delay                         5.242    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.557     6.222    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X39Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y461        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.280 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.106     6.386    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[3]
    SLICE_X40Y462        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.432     1.647    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X40Y462        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     1.647    
    SLICE_X40Y462        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.709    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.386    
                         clock arrival                          1.709    
  -------------------------------------------------------------------
                         relative delay                         4.677    



Id: 40
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_5
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.477      7.523


Slack (MET) :             7.523ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_5)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.104ns
  Reference Relative Delay:  -4.889ns
  Relative CRPR:              0.307ns
  Actual Bus Skew:            0.477ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.432     1.647    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X39Y460        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y460        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.725 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.403     2.128    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[2]
    SLICE_X40Y460        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.543     6.207    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X40Y460        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.207    
    SLICE_X40Y460        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.232    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.128    
                         clock arrival                          6.232    
  -------------------------------------------------------------------
                         relative delay                        -4.104    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_5 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y19  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y184       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.250     1.442    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X40Y460        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y460        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.500 r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.066     1.566    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[4]
    SLICE_X40Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.865     6.392    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X40Y461        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     6.392    
    SLICE_X40Y461        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.454    core_inst/gty_quad[1].mac_inst/ch[1].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           1.566    
                         clock arrival                          6.454    
  -------------------------------------------------------------------
                         relative delay                        -4.889    



Id: 41
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_6
                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.914      1.568


Slack (MET) :             1.568ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    6.050ns
  Reference Relative Delay:   4.906ns
  Relative CRPR:              0.230ns
  Actual Bus Skew:            0.914ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.832     6.360    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X38Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y446        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.439 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.899     7.337    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[1]
    SLICE_X34Y449        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.070     1.263    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X34Y449        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.263    
    SLICE_X34Y449        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.288    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           7.337    
                         clock arrival                          1.288    
  -------------------------------------------------------------------
                         relative delay                         6.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.596     6.260    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X34Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y446        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     6.319 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.090     6.409    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X34Y448        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.226     1.442    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X34Y448        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.442    
    SLICE_X34Y448        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.503    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.409    
                         clock arrival                          1.503    
  -------------------------------------------------------------------
                         relative delay                         4.906    



Id: 42
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_6
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                                                                                                            Slow         0.400      7.600


Slack (MET) :             7.600ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_6)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.390ns
  Reference Relative Delay:  -4.976ns
  Relative CRPR:              0.185ns
  Actual Bus Skew:            0.400ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.231     1.447    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X34Y445        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y445        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.525 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.369     1.894    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[3]
    SLICE_X33Y448        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.595     6.259    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X33Y448        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     6.259    
    SLICE_X33Y448        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     6.284    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           1.894    
                         clock arrival                          6.284    
  -------------------------------------------------------------------
                         relative delay                        -4.390    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=976, routed)         1.069     1.262    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X33Y447        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y447        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.321 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.187     1.508    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[1]
    SLICE_X34Y447        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.894     6.422    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X34Y447        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     6.422    
    SLICE_X34Y447        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     6.484    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.508    
                         clock arrival                          6.484    
  -------------------------------------------------------------------
                         relative delay                        -4.976    



Id: 43
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_6
                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                                                                                                            Slow         0.477      2.005


Slack (MET) :             2.005ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.295ns
  Reference Relative Delay:   4.625ns
  Relative CRPR:              0.194ns
  Actual Bus Skew:            0.477ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.842     6.370    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X46Y445        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y445        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.448 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.331     6.778    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[1]
    SLICE_X45Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.266     1.458    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X45Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.458    
    SLICE_X45Y446        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.483    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.778    
                         clock arrival                          1.483    
  -------------------------------------------------------------------
                         relative delay                         5.295    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.537     6.201    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X43Y445        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y445        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.259 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=2, routed)           0.071     6.331    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[3]
    SLICE_X43Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.429     1.644    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X43Y446        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     1.644    
    SLICE_X43Y446        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.706    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           6.331    
                         clock arrival                          1.706    
  -------------------------------------------------------------------
                         relative delay                         4.625    



Id: 44
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_6
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.470      7.530


Slack (MET) :             7.530ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_6)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.076ns
  Reference Relative Delay:  -4.852ns
  Relative CRPR:              0.306ns
  Actual Bus Skew:            0.470ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.423     1.638    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X42Y444        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.716 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.438     2.154    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[5]
    SLICE_X43Y444        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.540     6.205    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X43Y444        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     6.205    
    SLICE_X43Y444        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     6.230    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.154    
                         clock arrival                          6.230    
  -------------------------------------------------------------------
                         relative delay                        -4.076    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_6 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y18  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y186       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y7 (CLOCK_ROOT)    net (fo=1014, routed)        1.256     1.448    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X42Y447        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y447        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.506 r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.084     1.590    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[2]
    SLICE_X42Y444        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.852     6.380    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X42Y444        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.380    
    SLICE_X42Y444        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     6.442    core_inst/gty_quad[1].mac_inst/ch[2].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.590    
                         clock arrival                          6.442    
  -------------------------------------------------------------------
                         relative delay                        -4.852    



Id: 45
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_rx_srcclk_out[0]_7
                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                                                                                                            Slow         0.445      2.037


Slack (MET) :             2.037ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    5.126ns
  Reference Relative Delay:   4.388ns
  Relative CRPR:              0.293ns
  Actual Bus Skew:            0.445ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.913     6.441    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X34Y427        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y427        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     6.519 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.376     6.895    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X36Y425        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.550     1.743    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y425        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.743    
    SLICE_X36Y425        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.768    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           6.895    
                         clock arrival                          1.768    
  -------------------------------------------------------------------
                         relative delay                         5.126    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.602     6.267    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X36Y427        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y427        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     6.326 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.105     6.430    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_reg_reg_n_0_[0]
    SLICE_X36Y425        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.764     1.980    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y425        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.980    
    SLICE_X36Y425        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.042    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           6.430    
                         clock arrival                          2.042    
  -------------------------------------------------------------------
                         relative delay                         4.388    



Id: 46
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_rx_srcclk_out[0]_7
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.554      7.446


Slack (MET) :             7.446ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_rx_srcclk_out[0]_7)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -3.862ns
  Reference Relative Delay:  -4.650ns
  Relative CRPR:              0.235ns
  Actual Bus Skew:            0.554ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.086     0.086    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.216 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.752     1.968    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X37Y427        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y427        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.045 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=2, routed)           0.388     2.434    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[0]
    SLICE_X37Y426        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.606     6.270    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X37Y426        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     6.270    
    SLICE_X37Y426        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.295    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.434    
                         clock arrival                          6.295    
  -------------------------------------------------------------------
                         relative delay                        -3.862    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_rx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.079     0.079    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y180       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.193 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=976, routed)         1.539     1.732    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X36Y427        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y427        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.791 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.071     1.862    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_reg_reg_n_0_[2]
    SLICE_X36Y426        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.923     6.451    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/clk_125mhz
    SLICE_X36Y426        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.451    
    SLICE_X36Y426        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     6.513    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/rx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           1.862    
                         clock arrival                          6.513    
  -------------------------------------------------------------------
                         relative delay                        -4.650    



Id: 47
set_bus_skew -from [get_cells {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[*]}] 2.482
Requirement: 2.482ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_125mhz_mmcm_out   gtwiz_userclk_tx_srcclk_out[0]_7
                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
                                                                                                            Slow         0.467      2.015


Slack (MET) :             2.015ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            2.482ns
  Endpoint Relative Delay:    4.886ns
  Reference Relative Delay:   4.186ns
  Relative CRPR:              0.232ns
  Actual Bus Skew:            0.467ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.856     6.384    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X46Y431        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y431        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.462 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=2, routed)           0.324     6.786    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[1]
    SLICE_X45Y431        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.683     1.875    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X45Y431        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.875    
    SLICE_X45Y431        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.900    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           6.786    
                         clock arrival                          1.900    
  -------------------------------------------------------------------
                         relative delay                         4.886    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.556     6.220    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X44Y431        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y431        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.278 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=2, routed)           0.067     6.345    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_reg[4]
    SLICE_X44Y430        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.882     2.097    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X44Y430        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     2.097    
    SLICE_X44Y430        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.159    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         data arrival                           6.345    
                         clock arrival                          2.159    
  -------------------------------------------------------------------
                         relative delay                         4.186    



Id: 48
set_bus_skew -from [get_cells -quiet {{core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_reg_reg[*]} {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[*]}}] -to [get_cells {core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwiz_userclk_tx_srcclk_out[0]_7
                      clk_125mhz_mmcm_out   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                                                                            core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                                                                                                            Slow         0.349      7.651


Slack (MET) :             7.651ns  (requirement - actual skew)
  Endpoint Source:        core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Endpoint Destination:   core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Reference Source:       core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwiz_userclk_tx_srcclk_out[0]_7)
  Reference Destination:  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -3.751ns
  Reference Relative Delay:  -4.390ns
  Relative CRPR:              0.289ns
  Actual Bus Skew:            0.349ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.892     2.107    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X45Y430        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y430        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.185 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[5]/Q
                         net (fo=4, routed)           0.303     2.488    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[5]
    SLICE_X44Y430        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.858     0.858 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.034     0.892    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.061    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.085 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.711     2.796    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.426 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.215     3.641    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.665 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.550     6.215    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X44Y430        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     6.215    
    SLICE_X44Y430        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.240    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.488    
                         clock arrival                          6.240    
  -------------------------------------------------------------------
                         relative delay                        -3.751    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwiz_userclk_tx_srcclk_out[0]_7 rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y16  GTYE4_CHANNEL                0.000     0.000 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.078     0.078    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y189       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/gt.gt_inst/xcvr.taxi_eth_phy_25g_us_gty_ll_ch_inst/inst/gen_gtwizard_gtye4_top.taxi_eth_phy_25g_us_gty_ll_ch_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y6 (CLOCK_ROOT)    net (fo=1014, routed)        1.684     1.876    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X45Y431        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y431        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.934 r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg_reg[2]/Q
                         net (fo=2, routed)           0.116     2.050    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_reg[2]
    SLICE_X45Y432        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  clk_pl_user1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_pl_user1_ibufg_inst/I
    HDIOBDIFFINBUF_X0Y16 DIFFINBUF (Prop_DIFFINBUF_HDIOBDIFFINBUF_DIFF_IN_P_O)
                                                      1.194     1.194 r  clk_pl_user1_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.045     1.239    clk_pl_user1_ibufg_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.239 r  clk_pl_user1_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.443    clk_pl_user1_ibufg
    BUFGCE_HDIO_X1Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.471 r  clk_pl_user1_bufg_inst/O
                         net (fo=1, routed)           1.911     3.382    clk_pl_user1_bufg
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     3.255 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.245     3.500    clk_125mhz_mmcm_out
    BUFGCE_X0Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.528 r  clk_125mhz_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=9488, routed)        2.850     6.378    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/clk_125mhz
    SLICE_X45Y432        FDRE                                         r  core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     6.378    
    SLICE_X45Y432        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     6.440    core_inst/gty_quad[1].mac_inst/ch[3].ch_inst/mac.mac_phy_inst/stats.mac_stats_inst/tx_stat_fifo/wr_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.050    
                         clock arrival                          6.440    
  -------------------------------------------------------------------
                         relative delay                        -4.390    



Id: 49
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.455      7.358


Slack (MET) :             7.358ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -2.024ns
  Reference Relative Delay:  -2.346ns
  Relative CRPR:             -0.132ns
  Actual Bus Skew:            0.455ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.177     2.403    <hidden>
    SLICE_X34Y9          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.481 r  <hidden>
                         net (fo=1, routed)           0.336     2.817    <hidden>
    SLICE_X34Y8          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.565     4.816    <hidden>
    SLICE_X34Y8          FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.816    
    SLICE_X34Y8          FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.841    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.817    
                         clock arrival                          4.841    
  -------------------------------------------------------------------
                         relative delay                        -2.024    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.942     2.124    <hidden>
    SLICE_X33Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.183 r  <hidden>
                         net (fo=1, routed)           0.094     2.277    <hidden>
    SLICE_X33Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.868     4.561    <hidden>
    SLICE_X33Y6          FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.561    
    SLICE_X33Y6          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.623    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.277    
                         clock arrival                          4.623    
  -------------------------------------------------------------------
                         relative delay                        -2.346    



Id: 50
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.314      7.499


Slack (MET) :             7.499ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -2.112ns
  Reference Relative Delay:  -2.397ns
  Relative CRPR:             -0.028ns
  Actual Bus Skew:            0.314ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.092     2.318    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.397 r  <hidden>
                         net (fo=1, routed)           0.264     2.661    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.497     4.748    <hidden>
    SLICE_X39Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.748    
    SLICE_X39Y33         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.773    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.661    
                         clock arrival                          4.773    
  -------------------------------------------------------------------
                         relative delay                        -2.112    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.861     2.043    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.102 r  <hidden>
                         net (fo=1, routed)           0.070     2.172    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.814     4.507    <hidden>
    SLICE_X40Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.507    
    SLICE_X40Y35         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.569    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.172    
                         clock arrival                          4.569    
  -------------------------------------------------------------------
                         relative delay                        -2.397    



Id: 51
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      clk_pl_0              qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.406      7.407


Slack (MET) :             7.407ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    2.809ns
  Reference Relative Delay:   2.502ns
  Relative CRPR:             -0.100ns
  Actual Bus Skew:            0.406ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.782     4.475    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.551 r  <hidden>
                         net (fo=1, routed)           0.324     4.875    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.859     2.041    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.041    
    SLICE_X41Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.066    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.875    
                         clock arrival                          2.066    
  -------------------------------------------------------------------
                         relative delay                         2.809    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.500     4.751    <hidden>
    SLICE_X40Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.810 r  <hidden>
                         net (fo=1, routed)           0.082     4.892    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.103     2.329    <hidden>
    SLICE_X41Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.329    
    SLICE_X41Y34         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.390    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.892    
                         clock arrival                          2.390    
  -------------------------------------------------------------------
                         relative delay                         2.502    



Id: 52
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.433      7.380


Slack (MET) :             7.380ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -1.971ns
  Reference Relative Delay:  -2.341ns
  Relative CRPR:             -0.063ns
  Actual Bus Skew:            0.433ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.191     2.417    <hidden>
    SLICE_X25Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.497 r  <hidden>
                         net (fo=1, routed)           0.386     2.883    <hidden>
    SLICE_X23Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.578     4.829    <hidden>
    SLICE_X23Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.829    
    SLICE_X23Y52         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.854    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.883    
                         clock arrival                          4.854    
  -------------------------------------------------------------------
                         relative delay                        -1.971    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.951     2.133    <hidden>
    SLICE_X25Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.191 r  <hidden>
                         net (fo=1, routed)           0.094     2.285    <hidden>
    SLICE_X25Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.871     4.564    <hidden>
    SLICE_X25Y53         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.564    
    SLICE_X25Y53         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.626    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.285    
                         clock arrival                          4.626    
  -------------------------------------------------------------------
                         relative delay                        -2.341    



Id: 53
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      clk_pl_0              qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.334      7.479


Slack (MET) :             7.479ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    2.787ns
  Reference Relative Delay:   2.468ns
  Relative CRPR:             -0.015ns
  Actual Bus Skew:            0.334ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.870     4.563    <hidden>
    SLICE_X25Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.644 r  <hidden>
                         net (fo=1, routed)           0.301     4.945    <hidden>
    SLICE_X25Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.951     2.133    <hidden>
    SLICE_X25Y51         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.133    
    SLICE_X25Y51         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.158    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.945    
                         clock arrival                          2.158    
  -------------------------------------------------------------------
                         relative delay                         2.787    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.574     4.825    <hidden>
    SLICE_X25Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.884 r  <hidden>
                         net (fo=1, routed)           0.069     4.953    <hidden>
    SLICE_X25Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.197     2.423    <hidden>
    SLICE_X25Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.423    
    SLICE_X25Y50         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.485    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.953    
                         clock arrival                          2.485    
  -------------------------------------------------------------------
                         relative delay                         2.468    



Id: 54
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      clk_pl_0              qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.631      7.182


Slack (MET) :             7.182ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    3.084ns
  Reference Relative Delay:   2.466ns
  Relative CRPR:             -0.013ns
  Actual Bus Skew:            0.631ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.853     4.546    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.625 r  <hidden>
                         net (fo=1, routed)           0.608     5.233    <hidden>
    SLICE_X28Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.942     2.124    <hidden>
    SLICE_X28Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.124    
    SLICE_X28Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     2.149    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.233    
                         clock arrival                          2.149    
  -------------------------------------------------------------------
                         relative delay                         3.084    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.554     4.805    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.864 r  <hidden>
                         net (fo=1, routed)           0.081     4.945    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.191     2.417    <hidden>
    SLICE_X28Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.417    
    SLICE_X28Y33         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.479    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.945    
                         clock arrival                          2.479    
  -------------------------------------------------------------------
                         relative delay                         2.466    



Id: 55
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.299      7.514


Slack (MET) :             7.514ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -2.018ns
  Reference Relative Delay:  -2.315ns
  Relative CRPR:             -0.002ns
  Actual Bus Skew:            0.299ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.186     2.412    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.491 r  <hidden>
                         net (fo=1, routed)           0.319     2.810    <hidden>
    SLICE_X31Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.552     4.803    <hidden>
    SLICE_X31Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.803    
    SLICE_X31Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.828    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.810    
                         clock arrival                          4.828    
  -------------------------------------------------------------------
                         relative delay                        -2.018    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.936     2.118    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.176 r  <hidden>
                         net (fo=1, routed)           0.122     2.298    <hidden>
    SLICE_X32Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.858     4.551    <hidden>
    SLICE_X32Y32         FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.551    
    SLICE_X32Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.613    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.298    
                         clock arrival                          4.613    
  -------------------------------------------------------------------
                         relative delay                        -2.315    



Id: 56
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.351      7.462


Slack (MET) :             7.462ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -2.074ns
  Reference Relative Delay:  -2.342ns
  Relative CRPR:             -0.083ns
  Actual Bus Skew:            0.351ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.187     2.413    <hidden>
    SLICE_X33Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.492 r  <hidden>
                         net (fo=1, routed)           0.276     2.768    <hidden>
    SLICE_X34Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.567     4.818    <hidden>
    SLICE_X34Y6          FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.818    
    SLICE_X34Y6          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.843    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.768    
                         clock arrival                          4.843    
  -------------------------------------------------------------------
                         relative delay                        -2.074    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.936     2.118    <hidden>
    SLICE_X33Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.177 r  <hidden>
                         net (fo=1, routed)           0.099     2.276    <hidden>
    SLICE_X33Y4          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.863     4.556    <hidden>
    SLICE_X33Y4          FDRE                                         r  <hidden>
                         clock pessimism              0.000     4.556    
    SLICE_X33Y4          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.618    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.276    
                         clock arrival                          4.618    
  -------------------------------------------------------------------
                         relative delay                        -2.342    



Id: 57
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      clk_pl_0              qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.432      7.381


Slack (MET) :             7.381ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    2.774ns
  Reference Relative Delay:   2.474ns
  Relative CRPR:             -0.132ns
  Actual Bus Skew:            0.432ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.857     4.550    <hidden>
    SLICE_X33Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.631 r  <hidden>
                         net (fo=1, routed)           0.287     4.918    <hidden>
    SLICE_X33Y7          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.937     2.119    <hidden>
    SLICE_X33Y7          FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.119    
    SLICE_X33Y7          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     2.144    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.918    
                         clock arrival                          2.144    
  -------------------------------------------------------------------
                         relative delay                         2.774    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.567     4.818    <hidden>
    SLICE_X34Y6          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.876 r  <hidden>
                         net (fo=1, routed)           0.076     4.952    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.189     2.415    <hidden>
    SLICE_X34Y5          FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.415    
    SLICE_X34Y5          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.477    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.952    
                         clock arrival                          2.477    
  -------------------------------------------------------------------
                         relative delay                         2.474    



Id: 58
set_bus_skew -from [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      clk_pl_0              qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            qpsk_for_htg_i/axi_interconnect_2/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.298      7.515


Slack (MET) :             7.515ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    2.755ns
  Reference Relative Delay:   2.478ns
  Relative CRPR:             -0.021ns
  Actual Bus Skew:            0.298ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.872     4.565    <hidden>
    SLICE_X32Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.644 r  <hidden>
                         net (fo=1, routed)           0.272     4.916    <hidden>
    SLICE_X32Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        1.954     2.136    <hidden>
    SLICE_X32Y2          FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.136    
    SLICE_X32Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     2.161    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.916    
                         clock arrival                          2.161    
  -------------------------------------------------------------------
                         relative delay                         2.755    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.570     4.821    <hidden>
    SLICE_X32Y3          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.882 r  <hidden>
                         net (fo=1, routed)           0.098     4.980    <hidden>
    SLICE_X31Y2          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  qpsk_for_htg_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y3 (CLOCK_ROOT)    net (fo=9883, routed)        2.214     2.440    <hidden>
    SLICE_X31Y2          FDRE                                         r  <hidden>
                         clock pessimism              0.000     2.440    
    SLICE_X31Y2          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.502    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.980    
                         clock arrival                          2.502    
  -------------------------------------------------------------------
                         relative delay                         2.478    



Id: 59
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.487      7.326


Slack (MET) :             7.326ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    6.151ns
  Reference Relative Delay:   0.756ns
  Relative CRPR:              4.908ns
  Actual Bus Skew:            0.487ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.085     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.879    10.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    10.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.536    10.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.481     4.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     4.732    
    SLICE_X46Y67         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                          10.908    
                         clock arrival                          4.757    
  -------------------------------------------------------------------
                         relative delay                         6.151    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.576     5.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     5.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.124     5.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.776     4.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     4.469    
    SLICE_X46Y67         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.287    
                         clock arrival                          4.531    
  -------------------------------------------------------------------
                         relative delay                         0.756    



Id: 60
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                                                            Slow         0.277      7.536


Slack (MET) :             7.536ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -0.294ns
  Reference Relative Delay:  -5.458ns
  Relative CRPR:              4.887ns
  Actual Bus Skew:            0.277ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.772     4.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.544 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296     4.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X44Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.581     5.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     5.109    
    SLICE_X44Y66         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.840    
                         clock arrival                          5.134    
  -------------------------------------------------------------------
                         relative delay                        -0.294    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.481     4.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.105     4.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.085     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.879    10.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X44Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000    10.292    
    SLICE_X44Y67         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062    10.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.896    
                         clock arrival                         10.354    
  -------------------------------------------------------------------
                         relative delay                        -5.458    



Id: 61
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_qpsk_for_htg_clk_wiz_0_0
                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.410      7.403


Slack (MET) :             7.403ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:   -0.271ns
  Reference Relative Delay:  -5.441ns
  Relative CRPR:              4.760ns
  Actual Bus Skew:            0.410ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.777     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292     4.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.559     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     5.087    
    SLICE_X50Y69         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           4.841    
                         clock arrival                          5.112    
  -------------------------------------------------------------------
                         relative delay                        -0.271    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.470     4.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.155     4.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.085     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.899    10.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000    10.312    
    SLICE_X48Y68         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.933    
                         clock arrival                         10.374    
  -------------------------------------------------------------------
                         relative delay                        -5.441    



Id: 62
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 7.813
Requirement: 7.813ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_out1_qpsk_for_htg_clk_wiz_0_0
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.498      7.315


Slack (MET) :             7.315ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_qpsk_for_htg_clk_wiz_0_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.813ns
  Endpoint Relative Delay:    5.971ns
  Reference Relative Delay:   0.713ns
  Relative CRPR:              4.760ns
  Actual Bus Skew:            0.498ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.085     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.899    10.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    10.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.328    10.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.383     1.383    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.013 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.227    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.251 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.470     4.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X48Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     4.721    
    SLICE_X48Y68         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                          10.717    
                         clock arrival                          4.746    
  -------------------------------------------------------------------
                         relative delay                         5.971    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.039     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.559     5.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     5.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.099     5.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_qpsk_for_htg_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y119       BUFG_GT                      0.000     0.000 r  rfdc_inst/inst/i_usp_rfdc_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=2, routed)           1.548     1.548    qpsk_for_htg_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.421 r  qpsk_for_htg_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.665    qpsk_for_htg_i/clk_wiz_0/inst/clk_out1_qpsk_for_htg_clk_wiz_0_0
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.693 r  qpsk_for_htg_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=34054, routed)       2.777     4.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     4.470    
    SLICE_X50Y69         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           5.245    
                         clock arrival                          4.532    
  -------------------------------------------------------------------
                         relative delay                         0.713    



