$date
	Sat Apr 22 16:19:23 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module WBb $end
$scope module test $end
$var wire 32 ! Address_In [31:0] $end
$var wire 1 " Clk $end
$var wire 32 # Data_In [31:0] $end
$var wire 2 $ WBControl_In [1:0] $end
$var wire 1 % RegWrite $end
$var reg 32 & Data_Out [31:0] $end
$var reg 1 ' RegWrite_Out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b10 &
1%
b11 $
b10 #
1"
b1 !
$end
#40
