vsim work.MiniLab1_tb -voptargs=+acc
# vsim work.MiniLab1_tb -voptargs="+acc" 
# Start time: 14:44:34 on Feb 22,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# Compile of mini0tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
add wave -position insertpoint sim:/MiniLab1_tb/comms/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ramnarayanan  Hostname: WIN-8120  ProcessID: 12268
#           Attempting to use alternate WLF file "./wlft5m8f86".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5m8f86
view -new wave
# .main_pane.wave3.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/*
view -new wave
# .main_pane.wave4.interior.cs.body.pw.wf
add wave -position insertpoint sim:/MiniLab1_tb/iDUT/iCPU/*
run -all
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
# Compile of mini0tb.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.MiniLab1_tb(fast)
# Loading work.MiniLab1(fast)
# Loading work.reset_synch(fast)
# Loading work.spart(fast)
# Loading work.circular_queue(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.cpu(fast)
# Loading work.pc(fast)
# Loading work.IM(fast)
# Loading work.id(fast)
# Loading work.rf(fast)
# Loading work.src_mux(fast)
# Loading work.alu(fast)
# Loading work.DM(fast)
# Loading work.dst_mux(fast)
# Loading work.br_bool(fast)
# Loading work.RemoteComm(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'wdata'. The port definition is at: I:/win/554_git/Mini_1_1/cpu.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /MiniLab1_tb/iDUT/iCPU File: I:/win/554_git/Mini_1_1/MiniLab1.v Line: 33
run -all
# ** Note: $stop    : I:/win/554_git/Mini_1_1/mini0tb.sv(28)
#    Time: 1000005 ns  Iteration: 1  Instance: /MiniLab1_tb
# Break in Module MiniLab1_tb at I:/win/554_git/Mini_1_1/mini0tb.sv line 28
# End time: 16:09:31 on Feb 22,2024, Elapsed time: 1:24:57
# Errors: 0, Warnings: 2
