Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Single-Ended I/O,Differential I/O Pairs,Chip Globals,PLL
BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/Primitives,34,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/Primitives,2,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/APB_ARBITER_0/Primitives,183,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/Primitives,113,78,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_1/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,103,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,69,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,105,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,17,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,178,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,74,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,68,128,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_E51_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,16,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/Primitives,4,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/Primitives,89,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,13,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,8,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_2/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/Primitives,6,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,108,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,10,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,13,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/Primitives,4,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,107,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,9,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_1_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,11,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/Primitives,79,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,8,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_3/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/Primitives,4,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,84,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,8,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_2_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,11,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/Primitives,6,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/Primitives,105,76,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_a_to_b_mem/Primitives,37,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_b_to_a_mem/Primitives,37,64,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/CHANNEL_U54_3_TO_U54_4/amp_miv_ihcc_ctrl/u_miv_ihcc_ctrl/Primitives,13,22,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/E51_IRQ_AGGREGATOR_0/Primitives,25,21,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/Primitives,4,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_0/IHC_APB_0/u_mux_p_to_b3/Primitives,335,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/Primitives,5,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/IHC_APB_1/IHC_APB_0/u_mux_p_to_b3/Primitives,16,0,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_1_IRQ_AGGREGATOR/Primitives,33,21,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_2_IRQ_AGGREGATOR/Primitives,32,21,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_3_IRQ_AGGREGATOR/Primitives,24,21,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/IHC_SUBSYSTEM_0/U54_4_IRQ_AGGREGATOR/Primitives,33,21,0,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A0_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A1_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A2_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A3_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A4_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_A5_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_CKE0_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_CS0_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM0_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM1_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM2_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DM3_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ0_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ10_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ11_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ12_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ13_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ14_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ15_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ16_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ17_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ18_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ19_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ1_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ20_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ21_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ22_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ23_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ24_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ25_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ26_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ27_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ28_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ29_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ2_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ30_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ31_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ3_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ4_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ5_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ6_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ7_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ8_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_DQ9_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_ODT0_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/DDR_RAM_RST_N_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO0_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO10_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO11_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO12_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO13_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO14_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO15_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO16_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO17_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO18_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO19_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO1_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO20_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO21_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO22_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO23_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO24_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO25_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO26_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO27_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO28_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO29_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO2_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO30_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO31_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO32_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO33_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO34_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO35_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO36_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO37_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO3_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO4_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO5_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO6_IN_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO7_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO8_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/MSSIO9_OUT_IOINST/Primitives,0,0,1,0,0,0
BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/Primitives,7,0,0,10,0,0
BVF_RISCV_SUBSYSTEM_inst_0/Primitives,1,0,2,0,0,0
CAPE_inst_0/P8_IOPADS_0/Primitives,0,0,44,0,0,0
CAPE_inst_0/P9_11_18_IOPADS_0/Primitives,0,0,8,0,0,0
CAPE_inst_0/P9_21_31_IOPADS_0/Primitives,0,0,11,0,0,0
CAPE_inst_0/P9_41_42_IOPADS_0/Primitives,0,0,2,0,0,0
CAPE_inst_0/apb_ctrl_status_0/Primitives,60,96,0,0,0,0
CAPE_inst_0/blinky_0/Primitives,24,23,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/Primitives,1,16,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/Primitives,0,16,0,0,0,0
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/Primitives,0,0,0,0,4,1
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/Primitives,0,0,0,0,1,0
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/Primitives,0,0,0,0,1,1
CLOCKS_AND_RESETS_inst_0/Primitives,1,0,0,0,0,0
Primitives/Primitives,0,0,8,0,0,0
