<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper12'" level="0">
<item name = "Date">Sat Oct 15 10:48:53 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.254 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1425, 1425, 7.125 us, 7.125 us, 1425, 1425, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_fu_56">C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1, 66, 66, 0.330 us, 0.330 us, 66, 66, no</column>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_fu_63">C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI, 18, 18, 90.000 ns, 90.000 ns, 18, 18, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_1000_1_VITIS_LOOP_1001_2">1424, 1424, 89, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 39, 363, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_fu_63">C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI, 0, 0, 14, 154, 0</column>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_fu_56">C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1, 0, 0, 25, 209, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_V_U">C_drain_IO_L1_out_boundary_wrapper12_local_C_V, 4, 0, 0, 0, 16, 128, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1069_fu_84_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln1069_fu_78_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_193_write">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_1_089_read">9, 2, 1, 2</column>
<column name="indvar_flatten15_fu_48">9, 2, 5, 10</column>
<column name="local_C_V_address0">14, 3, 4, 12</column>
<column name="local_C_V_ce0">14, 3, 1, 3</column>
<column name="local_C_V_ce1">9, 2, 1, 2</column>
<column name="local_C_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_fu_63_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten15_fu_48">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_boundary_wrapper12, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_193_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_193, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_193_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_193, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_193_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_193, pointer</column>
<column name="fifo_C_drain_PE_1_089_dout">in, 32, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
<column name="fifo_C_drain_PE_1_089_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
<column name="fifo_C_drain_PE_1_089_read">out, 1, ap_fifo, fifo_C_drain_PE_1_089, pointer</column>
</table>
</item>
</section>
</profile>
