Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar  6 15:27:32 2025
| Host         : merledu1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.637        0.000                      0                 1379        0.153        0.000                      0                 1379        4.500        0.000                       0                   694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.637        0.000                      0                 1379        0.153        0.000                      0                 1379        4.500        0.000                       0                   694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.244ns (20.604%)  route 4.794ns (79.396%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.618    11.520    uut/y[36][7]_i_1_n_0
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.671    15.093    uut/CLK
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][4]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X12Y177        FDRE (Setup_fdre_C_CE)      -0.169    15.157    uut/y_reg[36][4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.244ns (20.604%)  route 4.794ns (79.396%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.618    11.520    uut/y[36][7]_i_1_n_0
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.671    15.093    uut/CLK
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][5]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X12Y177        FDRE (Setup_fdre_C_CE)      -0.169    15.157    uut/y_reg[36][5]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.244ns (20.604%)  route 4.794ns (79.396%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.618    11.520    uut/y[36][7]_i_1_n_0
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.671    15.093    uut/CLK
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][6]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X12Y177        FDRE (Setup_fdre_C_CE)      -0.169    15.157    uut/y_reg[36][6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.244ns (20.604%)  route 4.794ns (79.396%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.618    11.520    uut/y[36][7]_i_1_n_0
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.671    15.093    uut/CLK
    SLICE_X12Y177        FDRE                                         r  uut/y_reg[36][7]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X12Y177        FDRE (Setup_fdre_C_CE)      -0.169    15.157    uut/y_reg[36][7]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.244ns (20.962%)  route 4.691ns (79.038%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.515    11.417    uut/y[36][7]_i_1_n_0
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.668    15.090    uut/CLK
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][0]/C
                         clock pessimism              0.268    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X13Y174        FDRE (Setup_fdre_C_CE)      -0.205    15.118    uut/y_reg[36][0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.244ns (20.962%)  route 4.691ns (79.038%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.515    11.417    uut/y[36][7]_i_1_n_0
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.668    15.090    uut/CLK
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][1]/C
                         clock pessimism              0.268    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X13Y174        FDRE (Setup_fdre_C_CE)      -0.205    15.118    uut/y_reg[36][1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[36][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.244ns (20.962%)  route 4.691ns (79.038%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.413    10.778    uut/y[71][7]_i_2_n_0
    SLICE_X12Y177        LUT5 (Prop_lut5_I4_O)        0.124    10.902 r  uut/y[36][7]_i_1/O
                         net (fo=8, routed)           0.515    11.417    uut/y[36][7]_i_1_n_0
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.668    15.090    uut/CLK
    SLICE_X13Y174        FDRE                                         r  uut/y_reg[36][2]/C
                         clock pessimism              0.268    15.359    
                         clock uncertainty           -0.035    15.323    
    SLICE_X13Y174        FDRE (Setup_fdre_C_CE)      -0.205    15.118    uut/y_reg[36][2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[37][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.244ns (21.061%)  route 4.663ns (78.939%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.405    10.770    uut/y[71][7]_i_2_n_0
    SLICE_X12Y178        LUT5 (Prop_lut5_I4_O)        0.124    10.894 r  uut/y[37][7]_i_1/O
                         net (fo=8, routed)           0.495    11.389    uut/y[37][7]_i_1_n_0
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.674    15.096    uut/CLK
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][1]/C
                         clock pessimism              0.268    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X11Y178        FDRE (Setup_fdre_C_CE)      -0.205    15.124    uut/y_reg[37][1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[37][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.244ns (21.061%)  route 4.663ns (78.939%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.405    10.770    uut/y[71][7]_i_2_n_0
    SLICE_X12Y178        LUT5 (Prop_lut5_I4_O)        0.124    10.894 r  uut/y[37][7]_i_1/O
                         net (fo=8, routed)           0.495    11.389    uut/y[37][7]_i_1_n_0
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.674    15.096    uut/CLK
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][2]/C
                         clock pessimism              0.268    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X11Y178        FDRE (Setup_fdre_C_CE)      -0.205    15.124    uut/y_reg[37][2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/y_reg[37][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.244ns (21.061%)  route 4.663ns (78.939%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.483ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.880     5.483    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     6.001 f  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.997     6.998    uut/j_reg_n_0_[1]
    SLICE_X2Y168         LUT3 (Prop_lut3_I2_O)        0.150     7.148 r  uut/y[82][7]_i_10/O
                         net (fo=1, routed)           0.801     7.949    uut/y[82][7]_i_10_n_0
    SLICE_X3Y169         LUT6 (Prop_lut6_I2_O)        0.328     8.277 f  uut/y[82][7]_i_6/O
                         net (fo=5, routed)           0.964     9.241    uut/y[82][7]_i_6_n_0
    SLICE_X5Y167         LUT6 (Prop_lut6_I2_O)        0.124     9.365 f  uut/y[71][7]_i_2/O
                         net (fo=20, routed)          1.405    10.770    uut/y[71][7]_i_2_n_0
    SLICE_X12Y178        LUT5 (Prop_lut5_I4_O)        0.124    10.894 r  uut/y[37][7]_i_1/O
                         net (fo=8, routed)           0.495    11.389    uut/y[37][7]_i_1_n_0
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         1.674    15.096    uut/CLK
    SLICE_X11Y178        FDRE                                         r  uut/y_reg[37][3]/C
                         clock pessimism              0.268    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X11Y178        FDRE (Setup_fdre_C_CE)      -0.205    15.124    uut/y_reg[37][3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uut/j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/j_reg[3]/Q
                         net (fo=14, routed)          0.101     1.832    uut/j_reg_n_0_[3]
    SLICE_X2Y170         LUT6 (Prop_lut6_I0_O)        0.045     1.877 r  uut/j[5]_i_1/O
                         net (fo=1, routed)           0.000     1.877    uut/j[5]
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[5]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.121     1.725    uut/j_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uut/j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/j_reg[3]/Q
                         net (fo=14, routed)          0.103     1.834    uut/j_reg_n_0_[3]
    SLICE_X2Y170         LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  uut/j[4]_i_1/O
                         net (fo=1, routed)           0.000     1.879    uut/j[4]
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[4]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.120     1.724    uut/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uut/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X4Y169         FDRE                                         r  uut/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/index_reg[2]/Q
                         net (fo=11, routed)          0.087     1.819    uut/index_reg_n_0_[2]
    SLICE_X5Y169         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  uut/index[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    uut/index[4]
    SLICE_X5Y169         FDRE                                         r  uut/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X5Y169         FDRE                                         r  uut/index_reg[4]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X5Y169         FDRE (Hold_fdre_C_D)         0.092     1.696    uut/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uut/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X4Y169         FDRE                                         r  uut/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/index_reg[2]/Q
                         net (fo=11, routed)          0.088     1.820    uut/index_reg_n_0_[2]
    SLICE_X5Y169         LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  uut/index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uut/index[3]
    SLICE_X5Y169         FDRE                                         r  uut/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X5Y169         FDRE                                         r  uut/index_reg[3]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X5Y169         FDRE (Hold_fdre_C_D)         0.091     1.695    uut/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uut/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.996%)  route 0.108ns (34.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     1.755 r  uut/j_reg[1]/Q
                         net (fo=17, routed)          0.108     1.863    uut/j_reg_n_0_[1]
    SLICE_X3Y170         LUT5 (Prop_lut5_I3_O)        0.045     1.908 r  uut/j[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    uut/j[2]
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[2]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.092     1.696    uut/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uut/j_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.690%)  route 0.188ns (50.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.670     1.590    uut/CLK
    SLICE_X4Y170         FDRE                                         r  uut/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  uut/j_reg[0]/Q
                         net (fo=16, routed)          0.188     1.919    uut/j_reg_n_0_[0]
    SLICE_X3Y170         LUT6 (Prop_lut6_I0_O)        0.045     1.964 r  uut/j[3]_i_1/O
                         net (fo=1, routed)           0.000     1.964    uut/j[3]
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[3]/C
                         clock pessimism             -0.483     1.628    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.092     1.720    uut/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uut/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.741%)  route 0.141ns (40.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X2Y170         FDRE                                         r  uut/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     1.755 r  uut/j_reg[4]/Q
                         net (fo=7, routed)           0.141     1.896    uut/j_reg_n_0_[4]
    SLICE_X3Y170         LUT6 (Prop_lut6_I0_O)        0.045     1.941 r  uut/j[6]_i_1/O
                         net (fo=1, routed)           0.000     1.941    uut/j[6]
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[6]/C
                         clock pessimism             -0.507     1.604    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.091     1.695    uut/j_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/index_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X4Y169         FDRE                                         r  uut/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/index_reg[7]/Q
                         net (fo=9, routed)           0.155     1.887    uut/index_reg_n_0_[7]
    SLICE_X4Y169         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  uut/index[7]_i_2/O
                         net (fo=1, routed)           0.000     1.932    uut/index[7]
    SLICE_X4Y169         FDRE                                         r  uut/index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X4Y169         FDRE                                         r  uut/index_reg[7]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X4Y169         FDRE (Hold_fdre_C_D)         0.092     1.683    uut/index_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uut/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.178%)  route 0.177ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.672     1.592    uut/CLK
    SLICE_X4Y168         FDRE                                         r  uut/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  uut/FSM_onehot_state_reg[1]/Q
                         net (fo=43, routed)          0.177     1.910    uut/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y166         LUT3 (Prop_lut3_I0_O)        0.045     1.955 r  uut/index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    uut/index[1]
    SLICE_X4Y166         FDRE                                         r  uut/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.949     2.114    uut/CLK
    SLICE_X4Y166         FDRE                                         r  uut/index_reg[1]/C
                         clock pessimism             -0.506     1.608    
    SLICE_X4Y166         FDRE (Hold_fdre_C_D)         0.092     1.700    uut/index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uut/j_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/j_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.671     1.591    uut/CLK
    SLICE_X3Y170         FDRE                                         r  uut/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uut/j_reg[6]/Q
                         net (fo=6, routed)           0.182     1.913    uut/j_reg_n_0_[6]
    SLICE_X1Y170         LUT5 (Prop_lut5_I0_O)        0.045     1.958 r  uut/j[8]_i_2/O
                         net (fo=1, routed)           0.000     1.958    uut/j[8]
    SLICE_X1Y170         FDRE                                         r  uut/j_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=693, routed)         0.946     2.111    uut/CLK
    SLICE_X1Y170         FDRE                                         r  uut/j_reg[8]/C
                         clock pessimism             -0.506     1.605    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.092     1.697    uut/j_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y169    h_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y169    h_reg[4][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y169    h_reg[5][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y168    led_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168    uut/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168    uut/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y168    uut/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y168    uut/endpin_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y170    uut/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173    uut/y_reg[28][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y171    uut/y_reg[28][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y173    uut/y_reg[28][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y172    uut/y_reg[29][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y172    uut/y_reg[29][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y172    uut/y_reg[27][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y172    uut/y_reg[27][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y172    uut/y_reg[27][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y172    uut/y_reg[27][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y172    uut/y_reg[27][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y176   uut/y_reg[33][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y176    uut/y_reg[40][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y177    uut/y_reg[40][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y177    uut/y_reg[40][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y177    uut/y_reg[40][3]/C



