# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram


## Procedure
## Program:
/*
![Screenshot 2023-11-26 144456](https://github.com/TimmapuramYogeeswar/Experiment--02-Implementation-of-combinational-logic-/assets/154494746/b768ceda-fa21-4fdb-b904-f39ada80630f)
 
*/
## RTL realization
![WhatsApp Image 2023-11-27 at 21 37 10_ad9480d2](https://github.com/TimmapuramYogeeswar/Experiment--02-Implementation-of-combinational-logic-/assets/154494746/ce6a190e-dd77-46d2-aec8-234489f87471)

## Output:
## RTL
## Truth table:
![Exp2 truthtable](https://github.com/TimmapuramYogeeswar/Experiment--02-Implementation-of-combinational-logic-/assets/154494746/6995a87b-d9b8-461f-8ff1-ae096271b71d)

## Timing Diagram
![Screenshot 2023-11-26 141011](https://github.com/TimmapuramYogeeswar/Experiment--02-Implementation-of-combinational-logic-/assets/154494746/77915368-1bc0-403b-9779-1383060f89a4)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
