{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525090237287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525090237287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 14:10:37 2018 " "Processing started: Mon Apr 30 14:10:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525090237287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525090237287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_TOP -c DE1_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525090237288 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1525090237587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525090237902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I2F i2f fpUnit.v(11) " "Verilog HDL Declaration information at fpUnit.v(11): object \"I2F\" differs only in case from object \"i2f\" in the same scope" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525090237940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpunit.v 1 1 " "Found 1 design units, including 1 entities, in source file fpunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpUnit " "Found entity 1: fpUnit" {  } { { "fpUnit.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_fitler.v(32) " "Verilog HDL information at noise_fitler.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525090237947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noise_fitler.v 1 1 " "Found 1 design units, including 1 entities, in source file noise_fitler.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_filter " "Found entity 1: noise_filter" {  } { { "noise_fitler.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/noise_fitler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_top.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237949 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_TOP " "Found entity 2: DE1_TOP" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core " "Found entity 1: audio_core" {  } { { "audio_core.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "audio_core/altera_up_audio_bit_counter.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "audio_core/altera_up_audio_in_deserializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "audio_core/altera_up_audio_out_serializer.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "audio_core/altera_up_clock_edge.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237959 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1525090237961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "audio_core/altera_up_sync_fifo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_core/audio_core_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_core/audio_core_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_core_0002 " "Found entity 1: audio_core_0002" {  } { { "audio_core/audio_core_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_core/audio_core_0002.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config " "Found entity 1: av_config" {  } { { "av_config.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "av_config/altera_up_av_config_serial_bus_controller.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "av_config/altera_up_slow_clock_generator.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237969 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525090237971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "av_config/altera_up_av_config_auto_init.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "av_config/altera_up_av_config_auto_init_dc2.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "av_config/altera_up_av_config_auto_init_d5m.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "av_config/altera_up_av_config_auto_init_lcm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "av_config/altera_up_av_config_auto_init_ltm.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "av_config/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "av_config/altera_up_av_config_auto_init_ob_audio.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "av_config/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_config/av_config_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file av_config/av_config_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 av_config_0002 " "Found entity 1: av_config_0002" {  } { { "av_config/av_config_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/av_config/av_config_0002.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen " "Found entity 1: audio_clock_gen" {  } { { "audio_clock_gen.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock_gen/audio_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clock_gen/audio_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_gen_0002 " "Found entity 1: audio_clock_gen_0002" {  } { { "audio_clock_gen/audio_clock_gen_0002.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/audio_clock_gen/audio_clock_gen_0002.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 smart_ram " "Found entity 1: smart_ram" {  } { { "smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/smart_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_smart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_smart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_smart_ram " "Found entity 1: test_smart_ram" {  } { { "Tests/test_smart_ram.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_smart_ram.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090237999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090237999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE echo.v(27) " "Verilog HDL Declaration information at echo.v(27): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/echo.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525090238001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo.v 1 1 " "Found 1 design units, including 1 entities, in source file echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo " "Found entity 1: echo" {  } { { "echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/test_echo.v 1 1 " "Found 1 design units, including 1 entities, in source file tests/test_echo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_echo " "Found entity 1: test_echo" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinus.v 32 32 " "Found 32 design units, including 32 entities, in source file sinus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinus_altfp_sincos_cordic_atan_08b " "Found entity 1: sinus_altfp_sincos_cordic_atan_08b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "2 sinus_altfp_sincos_cordic_atan_h9b " "Found entity 2: sinus_altfp_sincos_cordic_atan_h9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinus_altfp_sincos_cordic_atan_i9b " "Found entity 3: sinus_altfp_sincos_cordic_atan_i9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "4 sinus_altfp_sincos_cordic_atan_j9b " "Found entity 4: sinus_altfp_sincos_cordic_atan_j9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "5 sinus_altfp_sincos_cordic_atan_k9b " "Found entity 5: sinus_altfp_sincos_cordic_atan_k9b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "6 sinus_altfp_sincos_cordic_atan_18b " "Found entity 6: sinus_altfp_sincos_cordic_atan_18b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "7 sinus_altfp_sincos_cordic_atan_28b " "Found entity 7: sinus_altfp_sincos_cordic_atan_28b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "8 sinus_altfp_sincos_cordic_atan_38b " "Found entity 8: sinus_altfp_sincos_cordic_atan_38b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "9 sinus_altfp_sincos_cordic_atan_48b " "Found entity 9: sinus_altfp_sincos_cordic_atan_48b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "10 sinus_altfp_sincos_cordic_atan_58b " "Found entity 10: sinus_altfp_sincos_cordic_atan_58b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "11 sinus_altfp_sincos_cordic_atan_68b " "Found entity 11: sinus_altfp_sincos_cordic_atan_68b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "12 sinus_altfp_sincos_cordic_atan_78b " "Found entity 12: sinus_altfp_sincos_cordic_atan_78b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "13 sinus_altfp_sincos_cordic_atan_88b " "Found entity 13: sinus_altfp_sincos_cordic_atan_88b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "14 sinus_altfp_sincos_cordic_atan_98b " "Found entity 14: sinus_altfp_sincos_cordic_atan_98b" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "15 sinus_altfp_sincos_cordic_start_339 " "Found entity 15: sinus_altfp_sincos_cordic_start_339" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "16 sinus_altfp_sincos_cordic_m_a8e " "Found entity 16: sinus_altfp_sincos_cordic_m_a8e" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "17 sinus_altfp_sincos_srrt_gra " "Found entity 17: sinus_altfp_sincos_srrt_gra" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "18 sinus_altpriority_encoder_3e8 " "Found entity 18: sinus_altpriority_encoder_3e8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "19 sinus_altpriority_encoder_3v7 " "Found entity 19: sinus_altpriority_encoder_3v7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "20 sinus_altpriority_encoder_6v7 " "Found entity 20: sinus_altpriority_encoder_6v7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "21 sinus_altpriority_encoder_6e8 " "Found entity 21: sinus_altpriority_encoder_6e8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "22 sinus_altpriority_encoder_bv7 " "Found entity 22: sinus_altpriority_encoder_bv7" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "23 sinus_altpriority_encoder_be8 " "Found entity 23: sinus_altpriority_encoder_be8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "24 sinus_altpriority_encoder_r08 " "Found entity 24: sinus_altpriority_encoder_r08" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "25 sinus_altpriority_encoder_rf8 " "Found entity 25: sinus_altpriority_encoder_rf8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 2984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "26 sinus_altpriority_encoder_qb6 " "Found entity 26: sinus_altpriority_encoder_qb6" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "27 sinus_altfp_sincos_range_79c " "Found entity 27: sinus_altfp_sincos_range_79c" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "28 sinus_altpriority_encoder_q08 " "Found entity 28: sinus_altpriority_encoder_q08" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "29 sinus_altpriority_encoder_qf8 " "Found entity 29: sinus_altpriority_encoder_qf8" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3673 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "30 sinus_altpriority_encoder_0c6 " "Found entity 30: sinus_altpriority_encoder_0c6" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "31 sinus_altfp_sincos_cue " "Found entity 31: sinus_altfp_sincos_cue" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 3734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""} { "Info" "ISGN_ENTITY_NAME" "32 sinus " "Found entity 32: sinus" {  } { { "sinus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sinus.v" 4402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "sin.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE vibrato.v(31) " "Verilog HDL Declaration information at vibrato.v(31): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525090238062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vibrato.v 1 1 " "Found 1 design units, including 1 entities, in source file vibrato.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibrato " "Found entity 1: vibrato" {  } { { "vibrato.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/vibrato.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadd.v 22 22 " "Found 22 design units, including 22 entities, in source file fpadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpAdd_altbarrel_shift_h0e " "Found entity 1: fpAdd_altbarrel_shift_h0e" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpAdd_altbarrel_shift_6hb " "Found entity 2: fpAdd_altbarrel_shift_6hb" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpAdd_altpriority_encoder_3e8 " "Found entity 3: fpAdd_altpriority_encoder_3e8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpAdd_altpriority_encoder_6e8 " "Found entity 4: fpAdd_altpriority_encoder_6e8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpAdd_altpriority_encoder_be8 " "Found entity 5: fpAdd_altpriority_encoder_be8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpAdd_altpriority_encoder_3v7 " "Found entity 6: fpAdd_altpriority_encoder_3v7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpAdd_altpriority_encoder_6v7 " "Found entity 7: fpAdd_altpriority_encoder_6v7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpAdd_altpriority_encoder_bv7 " "Found entity 8: fpAdd_altpriority_encoder_bv7" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpAdd_altpriority_encoder_r08 " "Found entity 9: fpAdd_altpriority_encoder_r08" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpAdd_altpriority_encoder_rf8 " "Found entity 10: fpAdd_altpriority_encoder_rf8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpAdd_altpriority_encoder_qb6 " "Found entity 11: fpAdd_altpriority_encoder_qb6" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpAdd_altpriority_encoder_nh8 " "Found entity 12: fpAdd_altpriority_encoder_nh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpAdd_altpriority_encoder_qh8 " "Found entity 13: fpAdd_altpriority_encoder_qh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpAdd_altpriority_encoder_vh8 " "Found entity 14: fpAdd_altpriority_encoder_vh8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpAdd_altpriority_encoder_fj8 " "Found entity 15: fpAdd_altpriority_encoder_fj8" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpAdd_altpriority_encoder_n28 " "Found entity 16: fpAdd_altpriority_encoder_n28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpAdd_altpriority_encoder_q28 " "Found entity 17: fpAdd_altpriority_encoder_q28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpAdd_altpriority_encoder_v28 " "Found entity 18: fpAdd_altpriority_encoder_v28" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpAdd_altpriority_encoder_f48 " "Found entity 19: fpAdd_altpriority_encoder_f48" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpAdd_altpriority_encoder_e48 " "Found entity 20: fpAdd_altpriority_encoder_e48" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpAdd_altfp_add_sub_etk " "Found entity 21: fpAdd_altfp_add_sub_etk" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpAdd " "Found entity 22: fpAdd" {  } { { "fpAdd.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpAdd.v" 2664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpint2float.v 12 12 " "Found 12 design units, including 12 entities, in source file fpint2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpInt2Float_altbarrel_shift_brf " "Found entity 1: fpInt2Float_altbarrel_shift_brf" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpInt2Float_altpriority_encoder_3e8 " "Found entity 2: fpInt2Float_altpriority_encoder_3e8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpInt2Float_altpriority_encoder_6e8 " "Found entity 3: fpInt2Float_altpriority_encoder_6e8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpInt2Float_altpriority_encoder_be8 " "Found entity 4: fpInt2Float_altpriority_encoder_be8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpInt2Float_altpriority_encoder_rf8 " "Found entity 5: fpInt2Float_altpriority_encoder_rf8" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpInt2Float_altpriority_encoder_3v7 " "Found entity 6: fpInt2Float_altpriority_encoder_3v7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpInt2Float_altpriority_encoder_6v7 " "Found entity 7: fpInt2Float_altpriority_encoder_6v7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpInt2Float_altpriority_encoder_bv7 " "Found entity 8: fpInt2Float_altpriority_encoder_bv7" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpInt2Float_altpriority_encoder_r08 " "Found entity 9: fpInt2Float_altpriority_encoder_r08" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpInt2Float_altpriority_encoder_qb6 " "Found entity 10: fpInt2Float_altpriority_encoder_qb6" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpInt2Float_altfp_convert_fhn " "Found entity 11: fpInt2Float_altfp_convert_fhn" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpInt2Float " "Found entity 12: fpInt2Float" {  } { { "fpInt2Float.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpInt2Float.v" 835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpfloat2int.v 3 3 " "Found 3 design units, including 3 entities, in source file fpfloat2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpFloat2Int_altbarrel_shift_grf " "Found entity 1: fpFloat2Int_altbarrel_shift_grf" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238190 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpFloat2Int_altfp_convert_fhn " "Found entity 2: fpFloat2Int_altfp_convert_fhn" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238190 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpFloat2Int " "Found entity 3: fpFloat2Int" {  } { { "fpFloat2Int.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpFloat2Int.v" 913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.v 2 2 " "Found 2 design units, including 2 entities, in source file fpmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpMult_altfp_mult_nbo " "Found entity 1: fpMult_altfp_mult_nbo" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238228 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpMult " "Found entity 2: fpMult" {  } { { "fpMult.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpMult.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdiv.v 3 3 " "Found 3 design units, including 3 entities, in source file fpdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpDiv_altfp_div_pst_jge " "Found entity 1: fpDiv_altfp_div_pst_jge" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238269 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpDiv_altfp_div_jth " "Found entity 2: fpDiv_altfp_div_jth" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238269 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpDiv " "Found entity 3: fpDiv" {  } { { "fpDiv.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/fpDiv.v" 1577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE chorus.v(23) " "Verilog HDL Declaration information at chorus.v(23): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525090238271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chorus.v 1 1 " "Found 1 design units, including 1 entities, in source file chorus.v" { { "Info" "ISGN_ENTITY_NAME" "1 chorus " "Found entity 1: chorus" {  } { { "chorus.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/chorus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525090238271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525090238271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done DE1_TOP.v(294) " "Verilog HDL Implicit Net warning at DE1_TOP.v(294): created implicit net for \"done\"" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525090238271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test_echo.v(69) " "Verilog HDL Implicit Net warning at test_echo.v(69): created implicit net for \"reset\"" {  } { { "Tests/test_echo.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/Tests/test_echo.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525090238271 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "chorus_sram_rd_reg DE1_TOP.v(566) " "Verilog HDL error at DE1_TOP.v(566): object \"chorus_sram_rd_reg\" is not declared" {  } { { "DE1_TOP.v" "" { Text "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.v" 566 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1525090238294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg " "Generated suppressed messages file G:/Projects/FPGAGuitarProcessor/DE1_TOP/DE1_TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525090238315 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525090238694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 30 14:10:38 2018 " "Processing ended: Mon Apr 30 14:10:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525090238694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525090238694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525090238694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525090238694 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525090239287 ""}
