
State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state
Name state.STATE_RW_IDLE state.STATE_RW_DONE state.STATE_RW_EXEC 
state.STATE_RW_IDLE 0 0 0 
state.STATE_RW_EXEC 1 0 1 
state.STATE_RW_DONE 1 1 0 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_DONE 
state_avl_curr.STATE_AVL_IDLE 0 
state_avl_curr.STATE_AVL_DONE 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr
Name state_avl_curr.STATE_AVL_IDLE state_avl_curr.STATE_AVL_DONE state_avl_curr.STATE_AVL_EXEC 
state_avl_curr.STATE_AVL_IDLE 0 0 0 
state_avl_curr.STATE_AVL_EXEC 1 0 1 
state_avl_curr.STATE_AVL_DONE 1 1 0 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
Name state.READ4 state.READ3 state.READ2 state.WRITE2 state.IDLE state.INIT 
state.INIT 0 0 0 0 0 0 
state.IDLE 0 0 0 0 1 1 
state.WRITE2 0 0 0 1 0 1 
state.READ2 0 0 1 0 0 1 
state.READ3 0 1 0 0 0 1 
state.READ4 1 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
Name scc_state_curr.STATE_SCC_IDLE scc_state_curr.STATE_SCC_DONE scc_state_curr.STATE_SCC_LOAD 
scc_state_curr.STATE_SCC_IDLE 0 0 0 
scc_state_curr.STATE_SCC_LOAD 1 0 1 
scc_state_curr.STATE_SCC_DONE 1 1 0 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state
Name state.RW_MGR_STATE_DONE state.RW_MGR_STATE_READING state.RW_MGR_STATE_RUNNING state.RW_MGR_STATE_IDLE 
state.RW_MGR_STATE_IDLE 0 0 0 0 
state.RW_MGR_STATE_RUNNING 0 0 1 1 
state.RW_MGR_STATE_READING 0 1 0 1 
state.RW_MGR_STATE_DONE 1 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|state
Name state.send_package state.send_package_header state.send_ping state.idle 
state.idle 0 0 0 0 
state.send_ping 0 0 1 1 
state.send_package_header 0 1 0 1 
state.send_package 1 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|l2r_state
Name l2r_state.read_data l2r_state.write_en l2r_state.write_data l2r_state.idle 
l2r_state.idle 0 0 0 0 
l2r_state.write_data 0 0 1 1 
l2r_state.write_en 0 1 0 1 
l2r_state.read_data 1 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|mem_state
Name mem_state.write_s mem_state.read_s mem_state.idle 
mem_state.idle 0 0 0 
mem_state.read_s 0 1 1 
mem_state.write_s 1 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state
Name avl_state.TRK_MGR_STATE_DONE avl_state.TRK_MGR_STATE_RELEASE avl_state.TRK_MGR_STATE_UPDATE avl_state.TRK_MGR_STATE_PAR_SCAN_2 avl_state.TRK_MGR_STATE_PAR_SCAN_1 avl_state.TRK_MGR_STATE_SER_SCAN avl_state.TRK_MGR_STATE_DECR_VFIFO avl_state.TRK_MGR_STATE_INCR_VFIFO avl_state.TRK_MGR_STATE_WR_PHASE avl_state.TRK_MGR_STATE_WR_DELAY avl_state.TRK_MGR_STATE_RD_PHASE avl_state.TRK_MGR_STATE_RD_DELAY avl_state.TRK_MGR_STATE_CLR_SAMPLE avl_state.TRK_MGR_STATE_CLR_ALL_SMPL avl_state.TRK_MGR_STATE_RD_SAMPLE avl_state.TRK_MGR_STATE_DO_SAMPLE avl_state.TRK_MGR_STATE_PRECHARGE avl_state.TRK_MGR_STATE_READ avl_state.TRK_MGR_STATE_ACTIVATE avl_state.TRK_MGR_STATE_REFRESH avl_state.TRK_MGR_STATE_INIT avl_state.TRK_MGR_STATE_JMPADDR avl_state.TRK_MGR_STATE_JMPCOUNT avl_state.TRK_MGR_STATE_IDLE 
avl_state.TRK_MGR_STATE_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
avl_state.TRK_MGR_STATE_JMPCOUNT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
avl_state.TRK_MGR_STATE_JMPADDR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
avl_state.TRK_MGR_STATE_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
avl_state.TRK_MGR_STATE_REFRESH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
avl_state.TRK_MGR_STATE_ACTIVATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
avl_state.TRK_MGR_STATE_READ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PRECHARGE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DO_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_CLR_ALL_SMPL 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_CLR_SAMPLE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_DELAY 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RD_PHASE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_WR_DELAY 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_WR_PHASE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_INCR_VFIFO 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DECR_VFIFO 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_SER_SCAN 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PAR_SCAN_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_PAR_SCAN_2 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_UPDATE 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_RELEASE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
avl_state.TRK_MGR_STATE_DONE 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr
Name state_phy_curr.STATE_PHY_DONE 
state_phy_curr.STATE_PHY_IDLE 0 
state_phy_curr.STATE_PHY_DONE 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
Name read_state.ST_HEADER read_state.ST_READ_DATA read_state.ST_PADDED 
read_state.ST_HEADER 0 0 0 
read_state.ST_PADDED 1 0 1 
read_state.ST_READ_DATA 1 1 0 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
Name write_state.ST_WRITE_DATA write_state.ST_HEADER_2 write_state.ST_HEADER_1 write_state.ST_BYPASS 
write_state.ST_BYPASS 0 0 0 0 
write_state.ST_HEADER_1 0 0 1 1 
write_state.ST_HEADER_2 0 1 0 1 
write_state.ST_WRITE_DATA 1 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|mem_if_ddr3_emif_0_example_design_example_if0:if0|mem_if_ddr3_emif_0_example_design_example_if0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
Name state.READ_SEND_WAIT state.READ_SEND_ISSUE state.READ_DATA_WAIT state.READ_CMD_WAIT state.READ_ASSERT state.RETURN_PACKET state.WRITE_WAIT state.GET_WRITE_DATA state.GET_ADDR4 state.GET_ADDR3 state.GET_ADDR2 state.GET_ADDR1 state.GET_SIZE2 state.GET_SIZE1 state.GET_EXTRA state.0000 
state.0000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.GET_EXTRA 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.GET_SIZE1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.GET_SIZE2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.GET_ADDR1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.GET_ADDR2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.GET_ADDR3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.GET_ADDR4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.GET_WRITE_DATA 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.WRITE_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.RETURN_PACKET 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.READ_ASSERT 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.READ_CMD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_DATA_WAIT 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_ISSUE 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.READ_SEND_WAIT 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|root:root_module|refresh_timer:ref_timer|state
Name state.halt state.idle state.refresh2 state.refresh1 
state.refresh1 0 0 0 0 
state.refresh2 0 0 1 1 
state.idle 0 1 0 1 
state.halt 1 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|ocpburst_testbench:\burstmodule:3:ocpburst|state
Name state.read state.read_await_resp state.read_await_accept state.write_response state.writing state.write 
state.write 0 0 0 0 0 0 
state.writing 0 0 0 0 1 1 
state.write_response 0 0 0 1 0 1 
state.read_await_accept 0 0 1 0 0 1 
state.read_await_resp 0 1 0 0 0 1 
state.read 1 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|ocpburst_testbench:\burstmodule:2:ocpburst|state
Name state.read state.read_await_resp state.read_await_accept state.write_response state.writing state.write 
state.write 0 0 0 0 0 0 
state.writing 0 0 0 0 1 1 
state.write_response 0 0 0 1 0 1 
state.read_await_accept 0 0 1 0 0 1 
state.read_await_resp 0 1 0 0 0 1 
state.read 1 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|network_adapter:\leafs:3:leaf_node|state
Name state.read state.read_wait state.writebyteen state.writedata state.idle 
state.idle 0 0 0 0 0 
state.writedata 0 0 0 1 1 
state.writebyteen 0 0 1 0 1 
state.read_wait 0 1 0 0 1 
state.read 1 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|network_adapter:\leafs:2:leaf_node|state
Name state.read state.read_wait state.writebyteen state.writedata state.idle 
state.idle 0 0 0 0 0 
state.writedata 0 0 0 1 1 
state.writebyteen 0 0 1 0 1 
state.read_wait 0 1 0 0 1 
state.read 1 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|ocpburst_testbench:\burstmodule:1:ocpburst|state
Name state.read state.read_await_resp state.read_await_accept state.write_response state.writing state.write 
state.write 0 0 0 0 0 0 
state.writing 0 0 0 0 1 1 
state.write_response 0 0 0 1 0 1 
state.read_await_accept 0 0 1 0 0 1 
state.read_await_resp 0 1 0 0 0 1 
state.read 1 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|ocpburst_testbench:\burstmodule:0:ocpburst|state
Name state.read state.read_await_resp state.read_await_accept state.write_response state.writing state.write 
state.write 0 0 0 0 0 0 
state.writing 0 0 0 0 1 1 
state.write_response 0 0 0 1 0 1 
state.read_await_accept 0 0 1 0 0 1 
state.read_await_resp 0 1 0 0 0 1 
state.read 1 0 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|network_adapter:\leafs:1:leaf_node|state
Name state.read state.read_wait state.writebyteen state.writedata state.idle 
state.idle 0 0 0 0 0 
state.writedata 0 0 0 1 1 
state.writebyteen 0 0 1 0 1 
state.read_wait 0 1 0 0 1 
state.read 1 0 0 0 1 

State Machine - |mem_if_ddr3_emif_0_example_design_example|noc_wrapper:noc|network_adapter:\leafs:0:leaf_node|state
Name state.read state.read_wait state.writebyteen state.writedata state.idle 
state.idle 0 0 0 0 0 
state.writedata 0 0 0 1 1 
state.writebyteen 0 0 1 0 1 
state.read_wait 0 1 0 0 1 
state.read 1 0 0 0 1 
