INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.sim/sim_1/synth/func/xsim/test_1_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module pc_vga_8x16
INFO: [VRFC 10-311] analyzing module pc_vga_8x16_00_7F
INFO: [VRFC 10-311] analyzing module pc_vga_8x16_80_FF
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-311] analyzing module show_0
INFO: [VRFC 10-311] analyzing module show_1
INFO: [VRFC 10-311] analyzing module show_2
INFO: [VRFC 10-311] analyzing module vga640x480
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamChip
WARNING: [VRFC 10-756] identifier Mem is used before its declaration [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/ram.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sim_1/new/test_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_1
