
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003608                       # Number of seconds simulated
sim_ticks                                  3608316429                       # Number of ticks simulated
final_tick                               530574679614                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79509                       # Simulator instruction rate (inst/s)
host_op_rate                                   100448                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 284055                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878012                       # Number of bytes of host memory used
host_seconds                                 12702.89                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1275980947                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       257792                       # Number of bytes read from this memory
system.physmem.bytes_read::total               259584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        54656                       # Number of bytes written to this memory
system.physmem.bytes_written::total             54656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2014                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2028                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             427                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  427                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       496631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     71443845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71940476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       496631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             496631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15147230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15147230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15147230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       496631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     71443845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87087706                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8653038                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3126339                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2541504                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       214844                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1275533                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1214659                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           328434                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9207                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3129587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17318397                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3126339                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1543093                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3806737                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1151288                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         645775                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines           1532467                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         92276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8513845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.514353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.307539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4707108     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           333864      3.92%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           269555      3.17%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           654531      7.69%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           178497      2.10%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           228000      2.68%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           164846      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            92369      1.08%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1885075     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8513845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.361300                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.001424                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3276191                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        626783                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3658720                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         25043                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         927106                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       532815                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4695                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20704411                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          9839                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         927106                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3517567                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          138656                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       133512                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3436585                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        360417                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19966931                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3340                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         148732                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        112198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          547                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27949050                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93195352                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93195352                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17069291                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10879740                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4099                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2329                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            992127                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1867550                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       946933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14787                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       274791                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18872194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3949                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14964275                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29476                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6562055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20033816                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8513845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.757640                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.888362                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2972776     34.92%     34.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1834260     21.54%     56.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1182076     13.88%     70.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       887467     10.42%     80.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       765904      9.00%     89.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       396107      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       339568      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        63593      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        72094      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8513845                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87581     70.68%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18393     14.84%     85.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17944     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12466894     83.31%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212868      1.42%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1483949      9.92%     94.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       798911      5.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14964275                       # Type of FU issued
system.switch_cpus.iq.rate                   1.729367                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              123920                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008281                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38595787                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25438262                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14581988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15088195                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56757                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       744192                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       244318                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         927106                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           55617                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8121                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18876143                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        41335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1867550                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       946933                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2297                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       248976                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14724985                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1393199                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       239286                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2170179                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2076735                       # Number of branches executed
system.switch_cpus.iew.exec_stores             776980                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.701713                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14591797                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14581988                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9498976                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26817019                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.685187                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354214                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6595507                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       214859                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7586739                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.618711                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.139000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2962736     39.05%     39.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2098406     27.66%     66.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       853007     11.24%     77.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       479382      6.32%     84.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       391096      5.15%     89.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       157169      2.07%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       188368      2.48%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94863      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       361712      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7586739                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12280740                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1825970                       # Number of memory references committed
system.switch_cpus.commit.loads               1123355                       # Number of loads committed
system.switch_cpus.commit.membars                1652                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1764545                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11065293                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        361712                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             26101274                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38680190                       # The number of ROB writes
system.switch_cpus.timesIdled                    4439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  139193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.865304                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.865304                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.155663                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.155663                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66239195                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20151458                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19103001                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                           2028                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           672221                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10220                       # Sample count of references to valid blocks.
system.l2.avg_refs                          65.775049                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           206.144379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.419690                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     961.477779                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7010.958152                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.117368                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.855830                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         5219                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5219                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1947                       # number of Writeback hits
system.l2.Writeback_hits::total                  1947                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          5219                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5219                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         5219                       # number of overall hits
system.l2.overall_hits::total                    5219                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2014                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2028                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2014                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2028                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2014                       # number of overall misses
system.l2.overall_misses::total                  2028                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       823215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    108025749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       108848964                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       823215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    108025749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108848964                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       823215                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    108025749                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108848964                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7247                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1947                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7247                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7247                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.278446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.279840                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.278446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279840                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.278446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279840                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 58801.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53637.412612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53673.059172                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 58801.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 53637.412612                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53673.059172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 58801.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 53637.412612                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53673.059172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  427                       # number of writebacks
system.l2.writebacks::total                       427                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2028                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2028                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2028                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       741373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     96038873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     96780246                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       741373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     96038873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     96780246                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       741373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     96038873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     96780246                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.278446                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.279840                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.278446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.278446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279840                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 52955.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47685.637041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47722.014793                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 52955.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 47685.637041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47722.014793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 52955.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 47685.637041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47722.014793                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.961081                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001540068                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2015171.162978                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.961081                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022374                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796412                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1532451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1532451                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1532451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1532451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1532451                       # number of overall hits
system.cpu.icache.overall_hits::total         1532451                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1011500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1011500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1011500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1011500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1011500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1011500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1532467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1532467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1532467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1532467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1532467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1532467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63218.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63218.750000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63218.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63218.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63218.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63218.750000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       863555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       863555                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       863555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       863555                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       863555                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       863555                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61682.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61682.500000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61682.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61682.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61682.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61682.500000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7233                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164722059                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   7489                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               21995.200828                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   223.452677                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      32.547323                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.872862                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.127138                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1058412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1058412                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       699310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         699310                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2201                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2201                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1757722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1757722                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1757722                       # number of overall hits
system.cpu.dcache.overall_hits::total         1757722                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15220                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15220                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15220                       # number of overall misses
system.cpu.dcache.overall_misses::total         15220                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    513767264                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    513767264                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    513767264                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    513767264                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    513767264                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    513767264                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1073632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1073632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1772942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1772942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1772942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1772942                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014176                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008585                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008585                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008585                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 33756.062024                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33756.062024                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 33756.062024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33756.062024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 33756.062024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33756.062024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu.dcache.writebacks::total              1947                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7987                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7987                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7987                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7987                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7987                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7233                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7233                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    151135227                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151135227                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    151135227                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    151135227                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    151135227                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    151135227                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006737                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004080                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20895.233928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20895.233928                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 20895.233928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20895.233928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20895.233928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20895.233928                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
