$date
	Sat Oct 22 22:18:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#728116
b1010 !
1"
#728118
b1010 &
b1010 %
1$
#728119
0"
#728122
b101 &
b101 %
#728126
b10000 &
b10000 %
#728130
b1000 &
b1000 %
#728134
b100 &
b100 %
#728138
b10 &
b10 %
#728142
b1 &
1#
b1 %
#728146
b0 &
b0 %
0#
0$
#1652861
b11110 !
1"
#1652862
b11110 &
b11110 %
1$
#1652863
0"
#1652866
b1111 &
b1111 %
#1652870
b101110 &
b101110 %
#1652874
b10111 &
b10111 %
#1652878
b1000110 &
b1000110 %
#1652882
b100011 &
b100011 %
#1652886
b1101010 &
b1101010 %
#1652890
b110101 &
b110101 %
#1652894
b10100000 &
b10100000 %
#1652898
b1010000 &
b1010000 %
#1652902
b101000 &
b101000 %
#1652906
b10100 &
b10100 %
#1652910
b1010 &
b1010 %
#1652914
b101 &
b101 %
#1652918
b10000 &
b10000 %
#1652922
b1000 &
b1000 %
#1652926
b100 &
b100 %
#1652930
b10 &
b10 %
#1652934
b1 &
1#
b1 %
#1652938
b0 &
b0 %
0#
0$
#2723055
b11000 !
1"
#2723058
b11000 &
b11000 %
1$
#2723059
0"
#2723062
b1100 &
b1100 %
#2723066
b110 &
b110 %
#2723070
b11 &
b11 %
#2723074
b1010 &
b1010 %
#2723078
b101 &
b101 %
#2723082
b10000 &
b10000 %
#2723086
b1000 &
b1000 %
#2723090
b100 &
b100 %
#2723094
b10 &
b10 %
#2723098
b1 &
b1 %
1#
#2723102
b0 &
0#
b0 %
0$
#4500012
