{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402600037260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402600037263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:07:16 2014 " "Processing started: Thu Jun 12 20:07:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402600037263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402600037263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonocicloQuartus -c MonocicloQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402600037264 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1402600038527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../microc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux16_e " "Found entity 5: mux16_e" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux16_s " "Found entity 6: mux16_s" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1402600038682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_generator " "Found entity 1: Clk_generator" {  } { { "../audio_clk_generator.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600038684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600038684 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL Implicit Net warning at cpu.v(33): created implicit net for \"AUD_ADCLRCK\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402600038685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402600038804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL or VHDL warning at cpu.v(33): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1402600038808 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"microc:micro1\"" {  } { { "../cpu.v" "micro1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"microc:micro1\|sum:sum_pc\"" {  } { { "../microc.v" "sum_pc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:pc\"" {  } { { "../microc.v" "pc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:micro1\|memprog:mem_instr " "Elaborating entity \"memprog\" for hierarchy \"microc:micro1\|memprog:mem_instr\"" {  } { { "../microc.v" "mem_instr" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038821 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "101 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (101) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1402600038830 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402600038858 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402600038859 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402600038859 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux_inc " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux_inc\"" {  } { { "../microc.v" "mux_inc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"microc:micro1\|regfile:registros\"" {  } { { "../microc.v" "registros" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(18) " "Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600038886 "|cpu|microc:micro1|regfile:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(19) " "Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600038886 "|cpu|microc:micro1|regfile:registros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"microc:micro1\|alu:alu1\"" {  } { { "../microc.v" "alu1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600038889 "|cpu|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux_inm " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux_inm\"" {  } { { "../microc.v" "mux_inm" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:ffzero " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:ffzero\"" {  } { { "../microc.v" "ffzero" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_e microc:micro1\|mux16_e:mux_puerto_e " "Elaborating entity \"mux16_e\" for hierarchy \"microc:micro1\|mux16_e:mux_puerto_e\"" {  } { { "../microc.v" "mux_puerto_e" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_s microc:micro1\|mux16_s:mux_puerto_s " "Elaborating entity \"mux16_s\" for hierarchy \"microc:micro1\|mux16_s:mux_puerto_s\"" {  } { { "../microc.v" "mux_puerto_s" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:puerto_s0 " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:puerto_s0\"" {  } { { "../microc.v" "puerto_s0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"uc:uc1\"" {  } { { "../cpu.v" "uc1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u3 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u3\"" {  } { { "../cpu.v" "u3" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600038911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../VGA_Audio_PLL.v" "altpll_component" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600039051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402600039060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u3\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600039062 ""}  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402600039062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "../cpu.v" "u7" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600039066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039069 "|cpu|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039069 "|cpu|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "../I2C_AV_Config.v" "u0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600039071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039073 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039073 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039073 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u8 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u8\"" {  } { { "../cpu.v" "u8" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600039075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(65) " "Verilog HDL assignment warning at AUDIO_DAC.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (9)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(100) " "Verilog HDL assignment warning at AUDIO_DAC.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(108) " "Verilog HDL assignment warning at AUDIO_DAC.v(108): truncated value with size 32 to match size of target (7)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(121) " "Verilog HDL assignment warning at AUDIO_DAC.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(134) " "Verilog HDL assignment warning at AUDIO_DAC.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402600039078 "|cpu|AUDIO_DAC:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_generator Clk_generator:Generator " "Elaborating entity \"Clk_generator\" for hierarchy \"Clk_generator:Generator\"" {  } { { "../cpu.v" "Generator" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402600039080 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:micro1\|regfile:registros\|regb " "RAM logic \"microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../componentes.v" "regb" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1402600039587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1402600039587 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/MonocicloQuartus.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/MonocicloQuartus.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1402600039617 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AUDIO_DAC:u8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AUDIO_DAC:u8\|Div1\"" {  } { { "../AUDIO_DAC.v" "Div1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1402600040710 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AUDIO_DAC:u8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AUDIO_DAC:u8\|Div0\"" {  } { { "../AUDIO_DAC.v" "Div0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1402600040710 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1402600040710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_DAC:u8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"AUDIO_DAC:u8\|lpm_divide:Div1\"" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402600040768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_DAC:u8\|lpm_divide:Div1 " "Instantiated megafunction \"AUDIO_DAC:u8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600040769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 52 " "Parameter \"LPM_WIDTHD\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600040769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600040769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600040769 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402600040769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600040842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600040842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600040851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600040851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600041180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600041180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600041363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600041363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402600041434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402600041434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_DAC:u8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"AUDIO_DAC:u8\|lpm_divide:Div0\"" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402600041452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_DAC:u8\|lpm_divide:Div0 " "Instantiated megafunction \"AUDIO_DAC:u8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600041453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 52 " "Parameter \"LPM_WIDTHD\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600041453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600041453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402600041453 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402600041453 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1402600045114 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1402600045315 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1402600045315 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 18 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1402600045402 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1402600045402 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 72 -1 0 } } { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 63 -1 0 } } { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1402600045554 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1402600045554 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1402600052167 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1402600052167 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_35_result_int\[8\]~56 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_35_result_int\[8\]~56\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_35_result_int\[8\]~56" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/alt_u_div_s5f.tdf" 171 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402600060953 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_32~64 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_32~64\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402600060953 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_34~66 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_34~66\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402600060953 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_37~72 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_37~72\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402600060953 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_39~76 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_39~76\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402600060953 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1402600060953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.map.smsg " "Generated suppressed messages file /home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402600061125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402600061945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402600061945 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402600062591 "|cpu|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1402600062591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6707 " "Implemented 6707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402600062593 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402600062593 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1402600062593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6615 " "Implemented 6615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402600062593 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1402600062593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402600062593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402600062644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:07:42 2014 " "Processing ended: Thu Jun 12 20:07:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402600062644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402600062644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402600062644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402600062644 ""}
