$date
	Fri Mar  7 19:46:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_left_right_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " dir $end
$var reg 4 # in [3:0] $end
$var reg 2 $ num [1:0] $end
$scope module shift_left_right_0 $end
$var wire 1 " dir $end
$var wire 4 % in [3:0] $end
$var wire 2 & num [1:0] $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b11 &
b1011 %
b11 $
b1011 #
0"
b1 !
$end
#10
b1000 !
b1000 '
1"
#20
