

================================================================
== Vitis HLS Report for 'lz4CompressPart2_Pipeline_lz4_compress'
================================================================
* Date:           Sun Oct 26 16:53:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  9.168 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_compress  |        ?|        ?|         3|          3|          4|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    800|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    331|    -|
|Register         |        -|    -|     267|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     267|   1131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln228_fu_733_p2                    |         +|   0|  0|  16|          16|           3|
    |compressedSize_2_fu_916_p2             |         +|   0|  0|  39|          32|           1|
    |inIdx_3_fu_749_p2                      |         +|   0|  0|  39|          32|          32|
    |lit_length_2_fu_814_p2                 |         +|   0|  0|  23|          16|           5|
    |lit_length_5_fu_692_p2                 |         +|   0|  0|  23|          16|           9|
    |match_length_13_fu_862_p2              |         +|   0|  0|  23|          16|           5|
    |match_length_15_fu_515_p2              |         +|   0|  0|  23|          16|           9|
    |match_offset_plus_one_1_fu_423_p2      |         +|   0|  0|  23|          16|           1|
    |sum_with_4_low_fu_739_p2               |         +|   0|  0|  16|          16|          16|
    |write_lit_length_2_fu_617_p2           |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_149                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_711                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_721                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_725                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_730                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_733                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_737                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_740                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_743                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_746                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_749                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state3          |       and|   0|  0|   2|           1|           1|
    |is_special_end_1_fu_387_p2             |       and|   0|  0|   2|           1|           1|
    |readOffsetFlag_6_fu_637_p2             |       and|   0|  0|   2|           1|           1|
    |icmp_ln182_fu_329_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln201_1_fu_381_p2                 |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln201_fu_375_p2                   |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln310_fu_623_p2                   |      icmp|   0|  0|  23|          16|           1|
    |is_normal_end_1_fu_399_p2              |      icmp|   0|  0|  23|          16|           1|
    |lit_len_ge_15_1_fu_405_p2              |      icmp|   0|  0|  39|          32|           4|
    |lit_len_ge_255_fu_673_p2               |      icmp|   0|  0|  23|          16|           8|
    |lit_len_gt_0_1_fu_411_p2               |      icmp|   0|  0|  39|          32|           1|
    |match_len_ge_15_1_fu_417_p2            |      icmp|   0|  0|  23|          16|           4|
    |match_len_ge_255_fu_496_p2             |      icmp|   0|  0|  23|          16|           8|
    |should_write_fu_350_p2                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state4_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |lit_ending_fu_767_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln182_fu_340_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_393_p2                     |        or|   0|  0|  16|          16|          16|
    |or_ln246_fu_761_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln270_fu_844_p2                     |        or|   0|  0|   2|           1|           1|
    |readOffsetFlag_8_fu_527_p2             |        or|   0|  0|   2|           1|           1|
    |inIdx_4_fu_754_p3                      |    select|   0|  0|  32|           1|          32|
    |lit_length_3_fu_820_p3                 |    select|   0|  0|  16|           1|           1|
    |lit_length_4_fu_828_p3                 |    select|   0|  0|  16|           1|          16|
    |lit_length_6_fu_698_p3                 |    select|   0|  0|  16|           1|          16|
    |lit_token_1_fu_785_p3                  |    select|   0|  0|   4|           1|           2|
    |lit_token_fu_777_p3                    |    select|   0|  0|   4|           1|           4|
    |match_length_14_fu_868_p3              |    select|   0|  0|  16|           1|          16|
    |match_length_16_fu_532_p3              |    select|   0|  0|  16|           1|          16|
    |match_token_1_fu_797_p3                |    select|   0|  0|   4|           1|           2|
    |next_state_2_fu_629_p3                 |    select|   0|  0|   4|           1|           1|
    |next_state_3_fu_643_p3                 |    select|   0|  0|   3|           1|           3|
    |next_state_tmp_fu_850_p3               |    select|   0|  0|   4|           1|           3|
    |outValue_10_fu_506_p3                  |    select|   0|  0|   8|           1|           2|
    |outValue_6_fu_683_p3                   |    select|   0|  0|   8|           1|           2|
    |select_ln152_fu_706_p3                 |    select|   0|  0|   2|           1|           1|
    |select_ln153_fu_540_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln270_1_fu_836_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln330_fu_575_p3                 |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |readOffsetFlag_7_fu_583_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln182_fu_334_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln338_fu_521_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 800|         496|         366|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_outValue_11_phi_fu_223_p14  |  42|          8|    8|         64|
    |compressedSize_fu_164                  |   9|          2|   32|         64|
    |extra_match_len_fu_120                 |   9|          2|    1|          2|
    |inIdx_fu_112                           |   9|          2|   32|         64|
    |is_normal_end_fu_148                   |   9|          2|    1|          2|
    |is_special_end_fu_144                  |   9|          2|    1|          2|
    |lenOffset_Stream_blk_n                 |   9|          2|    1|          2|
    |lit_len_ge_15_fu_152                   |   9|          2|    1|          2|
    |lit_len_gt_0_fu_156                    |   9|          2|    1|          2|
    |lit_length_fu_124                      |  14|          3|   16|         48|
    |lit_outStream_blk_n                    |   9|          2|    1|          2|
    |lz4Out_blk_n                           |   9|          2|    1|          2|
    |lz4Out_eos_blk_n                       |   9|          2|    1|          2|
    |match_len_ge_15_fu_160                 |   9|          2|    1|          2|
    |match_length_fu_128                    |  14|          3|   16|         48|
    |match_offset_plus_one_fu_176           |   9|          2|   16|         32|
    |next_state_fu_136                      |  37|          7|    3|         21|
    |readOffsetFlag_1_fu_116                |   9|          2|    1|          2|
    |readOffsetFlag_fu_140                  |  37|          7|    1|          7|
    |write_lit_length_fu_132                |  14|          3|   16|         48|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 331|         69|  155|        428|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |compressedSize_1_reg_1077                  |  32|   0|   32|          0|
    |compressedSize_fu_164                      |  32|   0|   32|          0|
    |extra_match_len_fu_120                     |   1|   0|    1|          0|
    |inIdx_2_reg_1063                           |  32|   0|   32|          0|
    |inIdx_fu_112                               |  32|   0|   32|          0|
    |is_normal_end_fu_148                       |   1|   0|    1|          0|
    |is_special_end_fu_144                      |   1|   0|    1|          0|
    |lit_len_ge_15_fu_152                       |   1|   0|    1|          0|
    |lit_len_gt_0_fu_156                        |   1|   0|    1|          0|
    |lit_len_tmp_fu_172                         |  32|   0|   32|          0|
    |lit_length_fu_124                          |  16|   0|   16|          0|
    |match_len_ge_15_fu_160                     |   1|   0|    1|          0|
    |match_len_tmp_fu_168                       |  16|   0|   16|          0|
    |match_length_fu_128                        |  16|   0|   16|          0|
    |match_offset_plus_one_fu_176               |  16|   0|   16|          0|
    |next_state_fu_136                          |   3|   0|   32|         29|
    |next_state_load_reg_1086                   |   3|   0|   32|         29|
    |or_ln182_reg_1073                          |   1|   0|    1|          0|
    |readOffsetFlag_1_fu_116                    |   1|   0|    1|          0|
    |readOffsetFlag_3_reg_1068                  |   1|   0|    1|          0|
    |readOffsetFlag_fu_140                      |   1|   0|    1|          0|
    |should_write_reg_1082                      |   1|   0|    1|          0|
    |write_lit_length_fu_132                    |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 267|   0|  325|         58|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart2_Pipeline_lz4_compress|  return value|
|lit_outStream_dout               |   in|    8|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_empty_n            |   in|    1|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_read               |  out|    1|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   13|     ap_fifo|                           lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   13|     ap_fifo|                           lit_outStream|       pointer|
|lz4Out_din                       |  out|    8|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_full_n                    |   in|    1|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_write                     |  out|    1|     ap_fifo|                                  lz4Out|       pointer|
|lz4Out_eos_din                   |  out|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lz4Out_eos_full_n                |   in|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lz4Out_eos_write                 |  out|    1|     ap_fifo|                              lz4Out_eos|       pointer|
|lenOffset_Stream_dout            |   in|   64|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_empty_n         |   in|    1|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_read            |  out|    1|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|    6|     ap_fifo|                        lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|    6|     ap_fifo|                        lenOffset_Stream|       pointer|
|input_size_4                     |   in|   32|     ap_none|                            input_size_4|        scalar|
|compressedSize_out               |  out|   32|      ap_vld|                      compressedSize_out|       pointer|
|compressedSize_out_ap_vld        |  out|    1|      ap_vld|                      compressedSize_out|       pointer|
+---------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inIdx = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 6 'alloca' 'inIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%readOffsetFlag_1 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 7 'alloca' 'readOffsetFlag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%extra_match_len = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 8 'alloca' 'extra_match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:152]   --->   Operation 9 'alloca' 'lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%match_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 10 'alloca' 'match_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_lit_length = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:154]   --->   Operation 11 'alloca' 'write_lit_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%next_state = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 12 'alloca' 'next_state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%readOffsetFlag = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 13 'alloca' 'readOffsetFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%is_special_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:168]   --->   Operation 14 'alloca' 'is_special_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%is_normal_end = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:169]   --->   Operation 15 'alloca' 'is_normal_end' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lit_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170]   --->   Operation 16 'alloca' 'lit_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lit_len_gt_0 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:171]   --->   Operation 17 'alloca' 'lit_len_gt_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%match_len_ge_15 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:172]   --->   Operation 18 'alloca' 'match_len_ge_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%compressedSize = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:150]   --->   Operation 19 'alloca' 'compressedSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%match_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:166]   --->   Operation 20 'alloca' 'match_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lit_len_tmp = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:165]   --->   Operation 21 'alloca' 'lit_len_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%match_offset_plus_one = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 22 'alloca' 'match_offset_plus_one' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:139]   --->   Operation 28 'read' 'input_size_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln162 = store i16 0, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 29 'store' 'store_ln162' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln150 = store i32 0, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:150]   --->   Operation 30 'store' 'store_ln150' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln172 = store i1 0, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:172]   --->   Operation 31 'store' 'store_ln172' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln171 = store i1 0, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:171]   --->   Operation 32 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln170 = store i1 0, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170]   --->   Operation 33 'store' 'store_ln170' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln169 = store i1 0, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:169]   --->   Operation 34 'store' 'store_ln169' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln168 = store i1 0, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:168]   --->   Operation 35 'store' 'store_ln168' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 1, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 36 'store' 'store_ln158' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 37 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 0, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 37 'store' 'store_ln151' <Predicate = true> <Delay = 2.18>
ST_1 : Operation 38 [1/1] (1.70ns)   --->   "%store_ln154 = store i16 0, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:154]   --->   Operation 38 'store' 'store_ln154' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 39 [1/1] (1.70ns)   --->   "%store_ln153 = store i16 0, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 39 'store' 'store_ln153' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 40 [1/1] (1.70ns)   --->   "%store_ln152 = store i16 0, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:152]   --->   Operation 40 'store' 'store_ln152' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln157 = store i1 0, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 41 'store' 'store_ln157' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln158 = store i1 0, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 42 'store' 'store_ln158' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln182 = store i32 0, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 43 'store' 'store_ln182' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 44 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%inIdx_2 = load i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 45 'load' 'inIdx_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%readOffsetFlag_3 = load i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:338]   --->   Operation 46 'load' 'readOffsetFlag_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.55ns)   --->   "%icmp_ln182 = icmp_ult  i32 %inIdx_2, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 47 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln182)   --->   "%xor_ln182 = xor i1 %readOffsetFlag_3, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 48 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln182 = or i1 %icmp_ln182, i1 %xor_ln182" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 49 'or' 'or_ln182' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.36>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%compressedSize_1 = load i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:352]   --->   Operation 50 'load' 'compressedSize_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln182 = br i1 %or_ln182, void %for.end.exitStub, void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 51 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:183]   --->   Operation 52 'specpipeline' 'specpipeline_ln183' <Predicate = (or_ln182)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 53 'specloopname' 'specloopname_ln182' <Predicate = (or_ln182)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.55ns)   --->   "%should_write = icmp_ult  i32 %compressedSize_1, i32 %input_size_4_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:188]   --->   Operation 54 'icmp' 'should_write' <Predicate = (or_ln182)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %readOffsetFlag_3, void %if.end, void %if.then" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:191]   --->   Operation 55 'br' 'br_ln191' <Predicate = (or_ln182)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:3.72ns O:3.72ns )   --->   "%nextLenOffsetValue = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192]   --->   Operation 56 'read' 'nextLenOffsetValue' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%lit_len_tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32, i64 %nextLenOffsetValue, i32 32" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:196]   --->   Operation 57 'partselect' 'lit_len_tmp_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%match_len_tmp_1 = trunc i64 %nextLenOffsetValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:197]   --->   Operation 58 'trunc' 'match_len_tmp_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%match_off_tmp = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32, i64 %nextLenOffsetValue, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:198]   --->   Operation 59 'partselect' 'match_off_tmp' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.07ns)   --->   "%icmp_ln201 = icmp_eq  i16 %match_len_tmp_1, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:201]   --->   Operation 60 'icmp' 'icmp_ln201' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.07ns)   --->   "%icmp_ln201_1 = icmp_eq  i16 %match_off_tmp, i16 777" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:201]   --->   Operation 61 'icmp' 'icmp_ln201_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%is_special_end_1 = and i1 %icmp_ln201, i1 %icmp_ln201_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:201]   --->   Operation 62 'and' 'is_special_end_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node is_normal_end_1)   --->   "%or_ln202 = or i16 %match_off_tmp, i16 %match_len_tmp_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:202]   --->   Operation 63 'or' 'or_ln202' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (2.07ns) (out node of the LUT)   --->   "%is_normal_end_1 = icmp_eq  i16 %or_ln202, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:202]   --->   Operation 64 'icmp' 'is_normal_end_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.55ns)   --->   "%lit_len_ge_15_1 = icmp_ugt  i32 %lit_len_tmp_1, i32 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:203]   --->   Operation 65 'icmp' 'lit_len_ge_15_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (2.55ns)   --->   "%lit_len_gt_0_1 = icmp_ne  i32 %lit_len_tmp_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:204]   --->   Operation 66 'icmp' 'lit_len_gt_0_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.07ns)   --->   "%match_len_ge_15_1 = icmp_ugt  i16 %match_len_tmp_1, i16 14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:205]   --->   Operation 67 'icmp' 'match_len_ge_15_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.07ns)   --->   "%match_offset_plus_one_1 = add i16 %match_off_tmp, i16 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:208]   --->   Operation 68 'add' 'match_offset_plus_one_1' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln162 = store i16 %match_offset_plus_one_1, i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:162]   --->   Operation 69 'store' 'store_ln162' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln165 = store i32 %lit_len_tmp_1, i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:165]   --->   Operation 70 'store' 'store_ln165' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln166 = store i16 %match_len_tmp_1, i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:166]   --->   Operation 71 'store' 'store_ln166' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln172 = store i1 %match_len_ge_15_1, i1 %match_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:172]   --->   Operation 72 'store' 'store_ln172' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln171 = store i1 %lit_len_gt_0_1, i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:171]   --->   Operation 73 'store' 'store_ln171' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln170 = store i1 %lit_len_ge_15_1, i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:170]   --->   Operation 74 'store' 'store_ln170' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln169 = store i1 %is_normal_end_1, i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:169]   --->   Operation 75 'store' 'store_ln169' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln168 = store i1 %is_special_end_1, i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:168]   --->   Operation 76 'store' 'store_ln168' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln209 = br void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:209]   --->   Operation 77 'br' 'br_ln209' <Predicate = (or_ln182 & readOffsetFlag_3)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%next_state_load = load i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:214]   --->   Operation 78 'load' 'next_state_load' <Predicate = (or_ln182)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln352 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compressedSize_out, i32 %compressedSize_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:352]   --->   Operation 178 'write' 'write_ln352' <Predicate = (!or_ln182)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (!or_ln182)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 9.16>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%is_special_end_2 = load i1 %is_special_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 79 'load' 'is_special_end_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%is_normal_end_2 = load i1 %is_normal_end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 80 'load' 'is_normal_end_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%lit_len_ge_15_2 = load i1 %lit_len_ge_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 81 'load' 'lit_len_ge_15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%lit_len_gt_0_2 = load i1 %lit_len_gt_0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 82 'load' 'lit_len_gt_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%match_len_ge_15_3 = load i1 %match_len_ge_15"   --->   Operation 83 'load' 'match_len_ge_15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%match_len_tmp_3 = load i16 %match_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262]   --->   Operation 84 'load' 'match_len_tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%lit_len_tmp_2 = load i32 %lit_len_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:256]   --->   Operation 85 'load' 'lit_len_tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.55ns)   --->   "%switch_ln214 = switch i32 %next_state_load, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %sw.bb87, i32 3, void %sw.bb100, i32 4, void %sw.bb108, i32 5, void %sw.bb111, i32 2, void %sw.bb116" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:214]   --->   Operation 86 'switch' 'switch_ln214' <Predicate = true> <Delay = 2.55>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%match_length_load = load i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:336]   --->   Operation 87 'load' 'match_length_load' <Predicate = (next_state_load == 2)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.07ns)   --->   "%match_len_ge_255 = icmp_ugt  i16 %match_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:335]   --->   Operation 88 'icmp' 'match_len_ge_255' <Predicate = (next_state_load == 2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:336]   --->   Operation 89 'trunc' 'trunc_ln336' <Predicate = (next_state_load == 2)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.24ns)   --->   "%outValue_10 = select i1 %match_len_ge_255, i8 255, i8 %trunc_ln336" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:336]   --->   Operation 90 'select' 'outValue_10' <Predicate = (next_state_load == 2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.07ns)   --->   "%match_length_15 = add i16 %match_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:339]   --->   Operation 91 'add' 'match_length_15' <Predicate = (next_state_load == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node readOffsetFlag_8)   --->   "%xor_ln338 = xor i1 %match_len_ge_255, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:338]   --->   Operation 92 'xor' 'xor_ln338' <Predicate = (next_state_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%readOffsetFlag_8 = or i1 %readOffsetFlag_3, i1 %xor_ln338" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:338]   --->   Operation 93 'or' 'readOffsetFlag_8' <Predicate = (next_state_load == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.80ns)   --->   "%match_length_16 = select i1 %match_len_ge_255, i16 %match_length_15, i16 %match_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:338]   --->   Operation 94 'select' 'match_length_16' <Predicate = (next_state_load == 2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.98ns)   --->   "%select_ln153 = select i1 %match_len_ge_255, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 95 'select' 'select_ln153' <Predicate = (next_state_load == 2)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 %readOffsetFlag_8, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 96 'store' 'store_ln158' <Predicate = (next_state_load == 2)> <Delay = 1.94>
ST_4 : Operation 97 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 %select_ln153, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 97 'store' 'store_ln151' <Predicate = (next_state_load == 2)> <Delay = 2.18>
ST_4 : Operation 98 [1/1] (1.70ns)   --->   "%store_ln153 = store i16 %match_length_16, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 98 'store' 'store_ln153' <Predicate = (next_state_load == 2)> <Delay = 1.70>
ST_4 : Operation 99 [1/1] (2.18ns)   --->   "%br_ln344 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:344]   --->   Operation 99 'br' 'br_ln344' <Predicate = (next_state_load == 2)> <Delay = 2.18>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%extra_match_len_load = load i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330]   --->   Operation 100 'load' 'extra_match_len_load' <Predicate = (next_state_load == 5)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load_1 = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:328]   --->   Operation 101 'load' 'match_offset_plus_one_load_1' <Predicate = (next_state_load == 5)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%outValue_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32, i16 %match_offset_plus_one_load_1, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:328]   --->   Operation 102 'partselect' 'outValue_9' <Predicate = (next_state_load == 5)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.98ns)   --->   "%select_ln330 = select i1 %extra_match_len_load, i32 2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330]   --->   Operation 103 'select' 'select_ln330' <Predicate = (next_state_load == 5)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%readOffsetFlag_7 = xor i1 %extra_match_len_load, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330]   --->   Operation 104 'xor' 'readOffsetFlag_7' <Predicate = (next_state_load == 5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 %readOffsetFlag_7, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 105 'store' 'store_ln158' <Predicate = (next_state_load == 5)> <Delay = 1.94>
ST_4 : Operation 106 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 %select_ln330, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 106 'store' 'store_ln151' <Predicate = (next_state_load == 5)> <Delay = 2.18>
ST_4 : Operation 107 [1/1] (2.18ns)   --->   "%br_ln331 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:331]   --->   Operation 107 'br' 'br_ln331' <Predicate = (next_state_load == 5)> <Delay = 2.18>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%match_offset_plus_one_load = load i16 %match_offset_plus_one" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 108 'load' 'match_offset_plus_one_load' <Predicate = (next_state_load == 4)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%outValue_8 = trunc i16 %match_offset_plus_one_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321]   --->   Operation 109 'trunc' 'outValue_8' <Predicate = (next_state_load == 4)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 110 'store' 'store_ln158' <Predicate = (next_state_load == 4)> <Delay = 1.94>
ST_4 : Operation 111 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 5, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 111 'store' 'store_ln151' <Predicate = (next_state_load == 4)> <Delay = 2.18>
ST_4 : Operation 112 [1/1] (2.18ns)   --->   "%br_ln324 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:324]   --->   Operation 112 'br' 'br_ln324' <Predicate = (next_state_load == 4)> <Delay = 2.18>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load_1 = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:310]   --->   Operation 113 'load' 'readOffsetFlag_1_load_1' <Predicate = (next_state_load == 3)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%write_lit_length_load = load i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:308]   --->   Operation 114 'load' 'write_lit_length_load' <Predicate = (next_state_load == 3)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] ( I:3.50ns O:3.50ns )   --->   "%outValue_7 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %lit_outStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:307]   --->   Operation 115 'read' 'outValue_7' <Predicate = (next_state_load == 3)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4096> <FIFO>
ST_4 : Operation 116 [1/1] (2.07ns)   --->   "%write_lit_length_2 = add i16 %write_lit_length_load, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:308]   --->   Operation 116 'add' 'write_lit_length_2' <Predicate = (next_state_load == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (2.07ns)   --->   "%icmp_ln310 = icmp_eq  i16 %write_lit_length_2, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:310]   --->   Operation 117 'icmp' 'icmp_ln310' <Predicate = (next_state_load == 3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node next_state_3)   --->   "%next_state_2 = select i1 %readOffsetFlag_1_load_1, i3 0, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:311]   --->   Operation 118 'select' 'next_state_2' <Predicate = (next_state_load == 3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns)   --->   "%readOffsetFlag_6 = and i1 %icmp_ln310, i1 %readOffsetFlag_1_load_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:310]   --->   Operation 119 'and' 'readOffsetFlag_6' <Predicate = (next_state_load == 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_3 = select i1 %icmp_ln310, i3 %next_state_2, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:310]   --->   Operation 120 'select' 'next_state_3' <Predicate = (next_state_load == 3)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i3 %next_state_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 121 'zext' 'zext_ln151' <Predicate = (next_state_load == 3)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 %readOffsetFlag_6, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 122 'store' 'store_ln158' <Predicate = (next_state_load == 3)> <Delay = 1.94>
ST_4 : Operation 123 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 %zext_ln151, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 123 'store' 'store_ln151' <Predicate = (next_state_load == 3)> <Delay = 2.18>
ST_4 : Operation 124 [1/1] (1.70ns)   --->   "%store_ln154 = store i16 %write_lit_length_2, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:154]   --->   Operation 124 'store' 'store_ln154' <Predicate = (next_state_load == 3)> <Delay = 1.70>
ST_4 : Operation 125 [1/1] (2.18ns)   --->   "%br_ln316 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:316]   --->   Operation 125 'br' 'br_ln316' <Predicate = (next_state_load == 3)> <Delay = 2.18>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%lit_length_load = load i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:295]   --->   Operation 126 'load' 'lit_length_load' <Predicate = (next_state_load == 1)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.07ns)   --->   "%lit_len_ge_255 = icmp_ugt  i16 %lit_length_load, i16 254" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:294]   --->   Operation 127 'icmp' 'lit_len_ge_255' <Predicate = (next_state_load == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:295]   --->   Operation 128 'trunc' 'trunc_ln295' <Predicate = (next_state_load == 1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.24ns)   --->   "%outValue_6 = select i1 %lit_len_ge_255, i8 255, i8 %trunc_ln295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:295]   --->   Operation 129 'select' 'outValue_6' <Predicate = (next_state_load == 1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (2.07ns)   --->   "%lit_length_5 = add i16 %lit_length_load, i16 65281" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:298]   --->   Operation 130 'add' 'lit_length_5' <Predicate = (next_state_load == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.80ns)   --->   "%lit_length_6 = select i1 %lit_len_ge_255, i16 %lit_length_5, i16 %lit_length_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:297]   --->   Operation 131 'select' 'lit_length_6' <Predicate = (next_state_load == 1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.98ns)   --->   "%select_ln152 = select i1 %lit_len_ge_255, i32 1, i32 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:152]   --->   Operation 132 'select' 'select_ln152' <Predicate = (next_state_load == 1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 133 'store' 'store_ln158' <Predicate = (next_state_load == 1)> <Delay = 1.94>
ST_4 : Operation 134 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 %select_ln152, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 134 'store' 'store_ln151' <Predicate = (next_state_load == 1)> <Delay = 2.18>
ST_4 : Operation 135 [1/1] (1.70ns)   --->   "%store_ln152 = store i16 %lit_length_6, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:152]   --->   Operation 135 'store' 'store_ln152' <Predicate = (next_state_load == 1)> <Delay = 1.70>
ST_4 : Operation 136 [1/1] (2.18ns)   --->   "%br_ln303 = br void %sw.epilog" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:303]   --->   Operation 136 'br' 'br_ln303' <Predicate = (next_state_load == 1)> <Delay = 2.18>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%readOffsetFlag_1_load = load i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 137 'load' 'readOffsetFlag_1_load' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%lit_length_7 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:216]   --->   Operation 138 'trunc' 'lit_length_7' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln228 = add i16 %match_len_tmp_3, i16 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 139 'add' 'add_ln228' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_with_4_low = add i16 %add_ln228, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228]   --->   Operation 140 'add' 'sum_with_4_low' <Predicate = (next_state_load == 0)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i16 %sum_with_4_low" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 141 'zext' 'zext_ln237' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.55ns)   --->   "%inIdx_3 = add i32 %inIdx_2, i32 %zext_ln237" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237]   --->   Operation 142 'add' 'inIdx_3' <Predicate = (next_state_load == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.69ns)   --->   "%inIdx_4 = select i1 %is_special_end_2, i32 %input_size_4_read, i32 %inIdx_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:239]   --->   Operation 143 'select' 'inIdx_4' <Predicate = (next_state_load == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node lit_ending)   --->   "%or_ln246 = or i1 %readOffsetFlag_1_load, i1 %is_normal_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 144 'or' 'or_ln246' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%lit_ending = or i1 %or_ln246, i1 %is_special_end_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246]   --->   Operation 145 'or' 'lit_ending' <Predicate = (next_state_load == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%trunc_ln256 = trunc i32 %lit_len_tmp_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:256]   --->   Operation 146 'trunc' 'trunc_ln256' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node lit_token_1)   --->   "%lit_token = select i1 %lit_len_gt_0_2, i4 %trunc_ln256, i4 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:255]   --->   Operation 147 'select' 'lit_token' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (1.02ns) (out node of the LUT)   --->   "%lit_token_1 = select i1 %lit_len_ge_15_2, i4 15, i4 %lit_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:253]   --->   Operation 148 'select' 'lit_token_1' <Predicate = (next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%match_token = trunc i16 %match_len_tmp_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262]   --->   Operation 149 'trunc' 'match_token' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.02ns)   --->   "%match_token_1 = select i1 %match_len_ge_15_3, i4 15, i4 %match_token" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:259]   --->   Operation 150 'select' 'match_token_1' <Predicate = (next_state_load == 0)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%outValue = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %lit_token_1, i4 %match_token_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:266]   --->   Operation 151 'bitconcatenate' 'outValue' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (2.07ns)   --->   "%lit_length_2 = add i16 %lit_length_7, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:271]   --->   Operation 152 'add' 'lit_length_2' <Predicate = (next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node lit_length_4)   --->   "%lit_length_3 = select i1 %lit_len_gt_0_2, i16 0, i16 %lit_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:273]   --->   Operation 153 'select' 'lit_length_3' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.80ns) (out node of the LUT)   --->   "%lit_length_4 = select i1 %lit_len_ge_15_2, i16 %lit_length_2, i16 %lit_length_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 154 'select' 'lit_length_4' <Predicate = (next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%select_ln270_1 = select i1 %lit_len_ge_15_2, i3 1, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 155 'select' 'select_ln270_1' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node next_state_tmp)   --->   "%or_ln270 = or i1 %lit_len_ge_15_2, i1 %lit_len_gt_0_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 156 'or' 'or_ln270' <Predicate = (next_state_load == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.98ns) (out node of the LUT)   --->   "%next_state_tmp = select i1 %or_ln270, i3 %select_ln270_1, i3 4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:270]   --->   Operation 157 'select' 'next_state_tmp' <Predicate = (next_state_load == 0)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i3 %next_state_tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:269]   --->   Operation 158 'zext' 'zext_ln269' <Predicate = (next_state_load == 0)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.07ns)   --->   "%match_length_13 = add i16 %match_len_tmp_3, i16 65521" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:281]   --->   Operation 159 'add' 'match_length_13' <Predicate = (next_state_load == 0)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.80ns)   --->   "%match_length_14 = select i1 %match_len_ge_15_3, i16 %match_length_13, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:280]   --->   Operation 160 'select' 'match_length_14' <Predicate = (next_state_load == 0)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (1.94ns)   --->   "%store_ln158 = store i1 0, i1 %readOffsetFlag" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 161 'store' 'store_ln158' <Predicate = (next_state_load == 0)> <Delay = 1.94>
ST_4 : Operation 162 [1/1] (2.18ns)   --->   "%store_ln151 = store i32 %zext_ln269, i32 %next_state" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:151]   --->   Operation 162 'store' 'store_ln151' <Predicate = (next_state_load == 0)> <Delay = 2.18>
ST_4 : Operation 163 [1/1] (1.70ns)   --->   "%store_ln154 = store i16 %lit_length_7, i16 %write_lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:154]   --->   Operation 163 'store' 'store_ln154' <Predicate = (next_state_load == 0)> <Delay = 1.70>
ST_4 : Operation 164 [1/1] (1.70ns)   --->   "%store_ln153 = store i16 %match_length_14, i16 %match_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:153]   --->   Operation 164 'store' 'store_ln153' <Predicate = (next_state_load == 0)> <Delay = 1.70>
ST_4 : Operation 165 [1/1] (1.70ns)   --->   "%store_ln152 = store i16 %lit_length_4, i16 %lit_length" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:152]   --->   Operation 165 'store' 'store_ln152' <Predicate = (next_state_load == 0)> <Delay = 1.70>
ST_4 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln157 = store i1 %match_len_ge_15_3, i1 %extra_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:157]   --->   Operation 166 'store' 'store_ln157' <Predicate = (next_state_load == 0)> <Delay = 1.58>
ST_4 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln158 = store i1 %lit_ending, i1 %readOffsetFlag_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:158]   --->   Operation 167 'store' 'store_ln158' <Predicate = (next_state_load == 0)> <Delay = 1.58>
ST_4 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln182 = store i32 %inIdx_4, i32 %inIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 168 'store' 'store_ln182' <Predicate = (next_state_load == 0)> <Delay = 1.58>
ST_4 : Operation 169 [1/1] (2.18ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 169 'br' 'br_ln0' <Predicate = (next_state_load == 0)> <Delay = 2.18>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%outValue_11 = phi i8 %outValue_10, void %sw.bb116, i8 %outValue_9, void %sw.bb111, i8 %outValue_8, void %sw.bb108, i8 %outValue_7, void %sw.bb100, i8 %outValue_6, void %sw.bb87, i8 %outValue, void %sw.bb, i8 0, void %if.end"   --->   Operation 170 'phi' 'outValue_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %should_write, void %if.end131, void %if.then129" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:349]   --->   Operation 171 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] ( I:3.47ns O:3.47ns )   --->   "%write_ln350 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 %outValue_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:350]   --->   Operation 172 'write' 'write_ln350' <Predicate = (should_write)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 173 [1/1] ( I:3.47ns O:3.47ns )   --->   "%write_ln351 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:351]   --->   Operation 173 'write' 'write_ln351' <Predicate = (should_write)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 174 [1/1] (2.55ns)   --->   "%compressedSize_2 = add i32 %compressedSize_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:352]   --->   Operation 174 'add' 'compressedSize_2' <Predicate = (should_write)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln150 = store i32 %compressedSize_2, i32 %compressedSize" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:150]   --->   Operation 175 'store' 'store_ln150' <Predicate = (should_write)> <Delay = 1.58>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln353 = br void %if.end131" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:353]   --->   Operation 176 'br' 'br_ln353' <Predicate = (should_write)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.cond" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:182]   --->   Operation 177 'br' 'br_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_size_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ compressedSize_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inIdx                        (alloca        ) [ 01111]
readOffsetFlag_1             (alloca        ) [ 01111]
extra_match_len              (alloca        ) [ 01111]
lit_length                   (alloca        ) [ 01111]
match_length                 (alloca        ) [ 01111]
write_lit_length             (alloca        ) [ 01111]
next_state                   (alloca        ) [ 01111]
readOffsetFlag               (alloca        ) [ 01111]
is_special_end               (alloca        ) [ 01111]
is_normal_end                (alloca        ) [ 01111]
lit_len_ge_15                (alloca        ) [ 01111]
lit_len_gt_0                 (alloca        ) [ 01111]
match_len_ge_15              (alloca        ) [ 01111]
compressedSize               (alloca        ) [ 01111]
match_len_tmp                (alloca        ) [ 01111]
lit_len_tmp                  (alloca        ) [ 01111]
match_offset_plus_one        (alloca        ) [ 01111]
specmemcore_ln0              (specmemcore   ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
specinterface_ln0            (specinterface ) [ 00000]
input_size_4_read            (read          ) [ 01111]
store_ln162                  (store         ) [ 00000]
store_ln150                  (store         ) [ 00000]
store_ln172                  (store         ) [ 00000]
store_ln171                  (store         ) [ 00000]
store_ln170                  (store         ) [ 00000]
store_ln169                  (store         ) [ 00000]
store_ln168                  (store         ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
store_ln154                  (store         ) [ 00000]
store_ln153                  (store         ) [ 00000]
store_ln152                  (store         ) [ 00000]
store_ln157                  (store         ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln182                  (store         ) [ 00000]
br_ln182                     (br            ) [ 00000]
inIdx_2                      (load          ) [ 01011]
readOffsetFlag_3             (load          ) [ 01011]
icmp_ln182                   (icmp          ) [ 00000]
xor_ln182                    (xor           ) [ 00000]
or_ln182                     (or            ) [ 00010]
compressedSize_1             (load          ) [ 01001]
br_ln182                     (br            ) [ 00000]
specpipeline_ln183           (specpipeline  ) [ 00000]
specloopname_ln182           (specloopname  ) [ 00000]
should_write                 (icmp          ) [ 01001]
br_ln191                     (br            ) [ 00000]
nextLenOffsetValue           (read          ) [ 00000]
lit_len_tmp_1                (partselect    ) [ 00000]
match_len_tmp_1              (trunc         ) [ 00000]
match_off_tmp                (partselect    ) [ 00000]
icmp_ln201                   (icmp          ) [ 00000]
icmp_ln201_1                 (icmp          ) [ 00000]
is_special_end_1             (and           ) [ 00000]
or_ln202                     (or            ) [ 00000]
is_normal_end_1              (icmp          ) [ 00000]
lit_len_ge_15_1              (icmp          ) [ 00000]
lit_len_gt_0_1               (icmp          ) [ 00000]
match_len_ge_15_1            (icmp          ) [ 00000]
match_offset_plus_one_1      (add           ) [ 00000]
store_ln162                  (store         ) [ 00000]
store_ln165                  (store         ) [ 00000]
store_ln166                  (store         ) [ 00000]
store_ln172                  (store         ) [ 00000]
store_ln171                  (store         ) [ 00000]
store_ln170                  (store         ) [ 00000]
store_ln169                  (store         ) [ 00000]
store_ln168                  (store         ) [ 00000]
br_ln209                     (br            ) [ 00000]
next_state_load              (load          ) [ 01001]
is_special_end_2             (load          ) [ 00000]
is_normal_end_2              (load          ) [ 00000]
lit_len_ge_15_2              (load          ) [ 00000]
lit_len_gt_0_2               (load          ) [ 00000]
match_len_ge_15_3            (load          ) [ 00000]
match_len_tmp_3              (load          ) [ 00000]
lit_len_tmp_2                (load          ) [ 00000]
switch_ln214                 (switch        ) [ 00000]
match_length_load            (load          ) [ 00000]
match_len_ge_255             (icmp          ) [ 00000]
trunc_ln336                  (trunc         ) [ 00000]
outValue_10                  (select        ) [ 00000]
match_length_15              (add           ) [ 00000]
xor_ln338                    (xor           ) [ 00000]
readOffsetFlag_8             (or            ) [ 00000]
match_length_16              (select        ) [ 00000]
select_ln153                 (select        ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
store_ln153                  (store         ) [ 00000]
br_ln344                     (br            ) [ 00000]
extra_match_len_load         (load          ) [ 00000]
match_offset_plus_one_load_1 (load          ) [ 00000]
outValue_9                   (partselect    ) [ 00000]
select_ln330                 (select        ) [ 00000]
readOffsetFlag_7             (xor           ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
br_ln331                     (br            ) [ 00000]
match_offset_plus_one_load   (load          ) [ 00000]
outValue_8                   (trunc         ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
br_ln324                     (br            ) [ 00000]
readOffsetFlag_1_load_1      (load          ) [ 00000]
write_lit_length_load        (load          ) [ 00000]
outValue_7                   (read          ) [ 00000]
write_lit_length_2           (add           ) [ 00000]
icmp_ln310                   (icmp          ) [ 00000]
next_state_2                 (select        ) [ 00000]
readOffsetFlag_6             (and           ) [ 00000]
next_state_3                 (select        ) [ 00000]
zext_ln151                   (zext          ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
store_ln154                  (store         ) [ 00000]
br_ln316                     (br            ) [ 00000]
lit_length_load              (load          ) [ 00000]
lit_len_ge_255               (icmp          ) [ 00000]
trunc_ln295                  (trunc         ) [ 00000]
outValue_6                   (select        ) [ 00000]
lit_length_5                 (add           ) [ 00000]
lit_length_6                 (select        ) [ 00000]
select_ln152                 (select        ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
store_ln152                  (store         ) [ 00000]
br_ln303                     (br            ) [ 00000]
readOffsetFlag_1_load        (load          ) [ 00000]
lit_length_7                 (trunc         ) [ 00000]
add_ln228                    (add           ) [ 00000]
sum_with_4_low               (add           ) [ 00000]
zext_ln237                   (zext          ) [ 00000]
inIdx_3                      (add           ) [ 00000]
inIdx_4                      (select        ) [ 00000]
or_ln246                     (or            ) [ 00000]
lit_ending                   (or            ) [ 00000]
trunc_ln256                  (trunc         ) [ 00000]
lit_token                    (select        ) [ 00000]
lit_token_1                  (select        ) [ 00000]
match_token                  (trunc         ) [ 00000]
match_token_1                (select        ) [ 00000]
outValue                     (bitconcatenate) [ 00000]
lit_length_2                 (add           ) [ 00000]
lit_length_3                 (select        ) [ 00000]
lit_length_4                 (select        ) [ 00000]
select_ln270_1               (select        ) [ 00000]
or_ln270                     (or            ) [ 00000]
next_state_tmp               (select        ) [ 00000]
zext_ln269                   (zext          ) [ 00000]
match_length_13              (add           ) [ 00000]
match_length_14              (select        ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln151                  (store         ) [ 00000]
store_ln154                  (store         ) [ 00000]
store_ln153                  (store         ) [ 00000]
store_ln152                  (store         ) [ 00000]
store_ln157                  (store         ) [ 00000]
store_ln158                  (store         ) [ 00000]
store_ln182                  (store         ) [ 00000]
br_ln0                       (br            ) [ 00000]
outValue_11                  (phi           ) [ 00000]
br_ln349                     (br            ) [ 00000]
write_ln350                  (write         ) [ 00000]
write_ln351                  (write         ) [ 00000]
compressedSize_2             (add           ) [ 00000]
store_ln150                  (store         ) [ 00000]
br_ln353                     (br            ) [ 00000]
br_ln182                     (br            ) [ 00000]
write_ln352                  (write         ) [ 00000]
ret_ln0                      (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_size_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lit_outStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lz4Out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lz4Out_eos">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out_eos"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="compressedSize_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressedSize_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="inIdx_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inIdx/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="readOffsetFlag_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readOffsetFlag_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="extra_match_len_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="extra_match_len/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="lit_length_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_length/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="match_length_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_length/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_lit_length_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_lit_length/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="next_state_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="next_state/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="readOffsetFlag_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readOffsetFlag/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="is_special_end_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_special_end/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="is_normal_end_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_normal_end/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lit_len_ge_15_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_ge_15/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lit_len_gt_0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_gt_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="match_len_ge_15_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_len_ge_15/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="compressedSize_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressedSize/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="match_len_tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_len_tmp/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="lit_len_tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lit_len_tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="match_offset_plus_one_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_offset_plus_one/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_size_4_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_4_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="nextLenOffsetValue_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextLenOffsetValue/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="outValue_7_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_7/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln350_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln350/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln351_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln351/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln352_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln352/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="outValue_11_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="outValue_11 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="outValue_11_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="4" bw="8" slack="0"/>
<pin id="229" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="8" slack="0"/>
<pin id="231" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="8" bw="8" slack="0"/>
<pin id="233" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="10" bw="8" slack="0"/>
<pin id="235" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="12" bw="1" slack="0"/>
<pin id="237" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="14" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outValue_11/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="3"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_offset_plus_one_load_1/4 match_offset_plus_one_load/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="3"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readOffsetFlag_1_load_1/4 readOffsetFlag_1_load/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln162_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln150_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln172_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln171_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln170_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln169_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln168_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln158_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln151_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln154_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln153_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln152_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln157_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln158_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln182_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="inIdx_2_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inIdx_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="readOffsetFlag_3_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readOffsetFlag_3/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln182_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln182_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="or_ln182_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln182/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="compressedSize_1_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compressedSize_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="should_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="2"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="should_write/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lit_len_tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lit_len_tmp_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="match_len_tmp_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="match_len_tmp_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="match_off_tmp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="match_off_tmp/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln201_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln201_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="is_special_end_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="is_special_end_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln202_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="is_normal_end_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="16" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_normal_end_1/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="lit_len_ge_15_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_ge_15_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="lit_len_gt_0_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_gt_0_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="match_len_ge_15_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="match_len_ge_15_1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="match_offset_plus_one_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_offset_plus_one_1/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="store_ln162_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="2"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln165_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln166_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="2"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln172_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="2"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="store_ln171_store_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="2"/>
<pin id="452" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln170_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="2"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln169_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="2"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln168_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="2"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="next_state_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="next_state_load/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="is_special_end_2_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="3"/>
<pin id="474" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_special_end_2/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="is_normal_end_2_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="3"/>
<pin id="477" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_normal_end_2/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lit_len_ge_15_2_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="3"/>
<pin id="480" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_ge_15_2/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lit_len_gt_0_2_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="3"/>
<pin id="483" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_gt_0_2/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="match_len_ge_15_3_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="3"/>
<pin id="486" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_ge_15_3/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="match_len_tmp_3_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="3"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_tmp_3/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="lit_len_tmp_2_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="3"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_len_tmp_2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="match_length_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="3"/>
<pin id="495" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_length_load/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="match_len_ge_255_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="match_len_ge_255/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln336_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="outValue_10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outValue_10/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="match_length_15_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_length_15/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln338_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="readOffsetFlag_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="readOffsetFlag_8/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="match_length_16_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="0" index="2" bw="16" slack="0"/>
<pin id="536" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_length_16/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln153_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln153/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln158_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="3"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln151_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="3"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln153_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="3"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="extra_match_len_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="extra_match_len_load/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="outValue_9_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="16" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="outValue_9/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln330_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="0" index="2" bw="32" slack="0"/>
<pin id="579" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="readOffsetFlag_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="readOffsetFlag_7/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln158_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="3"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln151_store_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="3"/>
<pin id="597" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="outValue_8_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="outValue_8/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln158_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="3"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="store_ln151_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="3"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="write_lit_length_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="3"/>
<pin id="616" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_lit_length_load/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="write_lit_length_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_lit_length_2/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln310_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="next_state_2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="3" slack="0"/>
<pin id="632" dir="0" index="2" bw="3" slack="0"/>
<pin id="633" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_2/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="readOffsetFlag_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="readOffsetFlag_6/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="next_state_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="3" slack="0"/>
<pin id="646" dir="0" index="2" bw="3" slack="0"/>
<pin id="647" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_3/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln151_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln158_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="3"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln151_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="3"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln154_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="3"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="lit_length_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="3"/>
<pin id="672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lit_length_load/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="lit_len_ge_255_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="16" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="lit_len_ge_255/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln295_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln295/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="outValue_6_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outValue_6/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="lit_length_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_length_5/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="lit_length_6_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="0" index="2" bw="16" slack="0"/>
<pin id="702" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_6/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln152_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="32" slack="0"/>
<pin id="710" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln158_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="3"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln151_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="3"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln152_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="3"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="lit_length_7_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lit_length_7/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln228_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sum_with_4_low_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="16" slack="0"/>
<pin id="742" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_with_4_low/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln237_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="inIdx_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="2"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inIdx_3/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="inIdx_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="3"/>
<pin id="757" dir="0" index="2" bw="32" slack="0"/>
<pin id="758" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inIdx_4/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="or_ln246_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln246/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="lit_ending_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="lit_ending/4 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln256_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lit_token_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="4" slack="0"/>
<pin id="780" dir="0" index="2" bw="4" slack="0"/>
<pin id="781" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_token/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="lit_token_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="0" index="2" bw="4" slack="0"/>
<pin id="789" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_token_1/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="match_token_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="match_token/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="match_token_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="4" slack="0"/>
<pin id="800" dir="0" index="2" bw="4" slack="0"/>
<pin id="801" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_token_1/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="outValue_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="0" index="1" bw="4" slack="0"/>
<pin id="808" dir="0" index="2" bw="4" slack="0"/>
<pin id="809" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="outValue/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="lit_length_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lit_length_2/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="lit_length_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="0" index="2" bw="16" slack="0"/>
<pin id="824" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_3/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="lit_length_4_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="0"/>
<pin id="831" dir="0" index="2" bw="16" slack="0"/>
<pin id="832" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lit_length_4/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="select_ln270_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="3" slack="0"/>
<pin id="839" dir="0" index="2" bw="3" slack="0"/>
<pin id="840" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270_1/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="or_ln270_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln270/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="next_state_tmp_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="3" slack="0"/>
<pin id="853" dir="0" index="2" bw="3" slack="0"/>
<pin id="854" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="next_state_tmp/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln269_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="match_length_13_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="0" index="1" bw="5" slack="0"/>
<pin id="865" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_length_13/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="match_length_14_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="0" index="2" bw="16" slack="0"/>
<pin id="872" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="match_length_14/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="store_ln158_store_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="3"/>
<pin id="879" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="881" class="1004" name="store_ln151_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="3"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln154_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="3"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln153_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="0"/>
<pin id="893" dir="0" index="1" bw="16" slack="3"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln152_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="3"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln157_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="3"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln158_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="3"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln182_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="3"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln182/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="compressedSize_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="compressedSize_2/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln150_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="3"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="inIdx_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inIdx "/>
</bind>
</comp>

<comp id="933" class="1005" name="readOffsetFlag_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="readOffsetFlag_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="extra_match_len_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="extra_match_len "/>
</bind>
</comp>

<comp id="947" class="1005" name="lit_length_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lit_length "/>
</bind>
</comp>

<comp id="955" class="1005" name="match_length_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="match_length "/>
</bind>
</comp>

<comp id="963" class="1005" name="write_lit_length_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="16" slack="0"/>
<pin id="965" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="write_lit_length "/>
</bind>
</comp>

<comp id="971" class="1005" name="next_state_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_state "/>
</bind>
</comp>

<comp id="983" class="1005" name="readOffsetFlag_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="readOffsetFlag "/>
</bind>
</comp>

<comp id="995" class="1005" name="is_special_end_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_special_end "/>
</bind>
</comp>

<comp id="1002" class="1005" name="is_normal_end_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_normal_end "/>
</bind>
</comp>

<comp id="1009" class="1005" name="lit_len_ge_15_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="lit_len_ge_15 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="lit_len_gt_0_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="lit_len_gt_0 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="match_len_ge_15_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="match_len_ge_15 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="compressedSize_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="compressedSize "/>
</bind>
</comp>

<comp id="1037" class="1005" name="match_len_tmp_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="2"/>
<pin id="1039" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="match_len_tmp "/>
</bind>
</comp>

<comp id="1043" class="1005" name="lit_len_tmp_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="2"/>
<pin id="1045" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lit_len_tmp "/>
</bind>
</comp>

<comp id="1049" class="1005" name="match_offset_plus_one_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="16" slack="0"/>
<pin id="1051" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="match_offset_plus_one "/>
</bind>
</comp>

<comp id="1056" class="1005" name="input_size_4_read_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_4_read "/>
</bind>
</comp>

<comp id="1063" class="1005" name="inIdx_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="2"/>
<pin id="1065" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inIdx_2 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="readOffsetFlag_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="readOffsetFlag_3 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="or_ln182_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln182 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="compressedSize_1_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compressedSize_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="should_write_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="should_write "/>
</bind>
</comp>

<comp id="1086" class="1005" name="next_state_load_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="next_state_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="108" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="110" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="239"><net_src comp="192" pin="2"/><net_sink comp="223" pin=6"/></net>

<net id="240"><net_src comp="104" pin="0"/><net_sink comp="223" pin=12"/></net>

<net id="241"><net_src comp="223" pin="14"/><net_sink comp="198" pin=2"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="329" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="186" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="186" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="186" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="363" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="367" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="367" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="363" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="355" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="355" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="363" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="367" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="355" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="363" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="417" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="411" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="405" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="399" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="387" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="72" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="493" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="496" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="506" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="519"><net_src comp="493" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="496" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="496" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="515" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="493" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="496" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="26" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="527" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="540" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="532" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="242" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="80" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="580"><net_src comp="563" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="26" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="563" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="575" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="242" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="68" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="84" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="34" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="245" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="86" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="88" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="623" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="245" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="623" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="629" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="654"><net_src comp="643" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="637" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="651" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="617" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="72" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="670" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="673" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="691"><net_src comp="683" pin="3"/><net_sink comp="223" pin=8"/></net>

<net id="696"><net_src comp="670" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="76" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="673" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="670" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="673" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="12" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="66" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="36" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="706" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="698" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="490" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="487" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="92" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="729" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="472" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="749" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="245" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="475" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="472" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="490" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="481" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="94" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="790"><net_src comp="478" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="96" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="777" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="487" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="484" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="96" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="793" pin="1"/><net_sink comp="797" pin=2"/></net>

<net id="810"><net_src comp="98" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="785" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="797" pin="3"/><net_sink comp="805" pin=2"/></net>

<net id="813"><net_src comp="805" pin="3"/><net_sink comp="223" pin=10"/></net>

<net id="818"><net_src comp="729" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="100" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="481" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="34" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="729" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="833"><net_src comp="478" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="814" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="820" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="841"><net_src comp="478" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="102" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="90" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="478" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="481" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="836" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="88" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="861"><net_src comp="850" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="487" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="100" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="484" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="862" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="34" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="36" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="858" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="729" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="868" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="828" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="484" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="767" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="754" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="12" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="112" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="932"><net_src comp="926" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="936"><net_src comp="116" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="943"><net_src comp="120" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="950"><net_src comp="124" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="958"><net_src comp="128" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="966"><net_src comp="132" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="974"><net_src comp="136" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="978"><net_src comp="971" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="981"><net_src comp="971" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="982"><net_src comp="971" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="986"><net_src comp="140" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="992"><net_src comp="983" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="993"><net_src comp="983" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="994"><net_src comp="983" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="998"><net_src comp="144" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1005"><net_src comp="148" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1012"><net_src comp="152" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1015"><net_src comp="1009" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1019"><net_src comp="156" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1026"><net_src comp="160" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1033"><net_src comp="164" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1040"><net_src comp="168" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1046"><net_src comp="172" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1052"><net_src comp="176" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1059"><net_src comp="180" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1062"><net_src comp="1056" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1066"><net_src comp="323" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1071"><net_src comp="326" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1076"><net_src comp="340" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="346" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1085"><net_src comp="350" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="469" pin="1"/><net_sink comp="1086" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lenOffset_Stream | {}
	Port: lit_outStream | {}
	Port: lz4Out | {4 }
	Port: lz4Out_eos | {4 }
	Port: compressedSize_out | {3 }
 - Input state : 
	Port: lz4CompressPart2_Pipeline_lz4_compress : input_size_4 | {1 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lenOffset_Stream | {3 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lit_outStream | {4 }
	Port: lz4CompressPart2_Pipeline_lz4_compress : lz4Out | {}
	Port: lz4CompressPart2_Pipeline_lz4_compress : lz4Out_eos | {}
  - Chain level:
	State 1
		store_ln162 : 1
		store_ln150 : 1
		store_ln172 : 1
		store_ln171 : 1
		store_ln170 : 1
		store_ln169 : 1
		store_ln168 : 1
		store_ln158 : 1
		store_ln151 : 1
		store_ln154 : 1
		store_ln153 : 1
		store_ln152 : 1
		store_ln157 : 1
		store_ln158 : 1
		store_ln182 : 1
	State 2
		icmp_ln182 : 1
		xor_ln182 : 1
		or_ln182 : 1
	State 3
		should_write : 1
		icmp_ln201 : 1
		icmp_ln201_1 : 1
		is_special_end_1 : 2
		or_ln202 : 1
		is_normal_end_1 : 1
		lit_len_ge_15_1 : 1
		lit_len_gt_0_1 : 1
		match_len_ge_15_1 : 1
		match_offset_plus_one_1 : 1
		store_ln162 : 2
		store_ln165 : 1
		store_ln166 : 1
		store_ln172 : 2
		store_ln171 : 2
		store_ln170 : 2
		store_ln169 : 2
		store_ln168 : 2
		write_ln352 : 1
	State 4
		match_len_ge_255 : 1
		trunc_ln336 : 1
		outValue_10 : 2
		match_length_15 : 1
		xor_ln338 : 2
		readOffsetFlag_8 : 2
		match_length_16 : 2
		select_ln153 : 2
		store_ln158 : 2
		store_ln151 : 3
		store_ln153 : 3
		outValue_9 : 1
		select_ln330 : 1
		readOffsetFlag_7 : 1
		store_ln158 : 1
		store_ln151 : 2
		outValue_8 : 1
		write_lit_length_2 : 1
		icmp_ln310 : 2
		next_state_2 : 1
		readOffsetFlag_6 : 3
		next_state_3 : 3
		zext_ln151 : 4
		store_ln158 : 3
		store_ln151 : 5
		store_ln154 : 2
		lit_len_ge_255 : 1
		trunc_ln295 : 1
		outValue_6 : 2
		lit_length_5 : 1
		lit_length_6 : 2
		select_ln152 : 2
		store_ln151 : 3
		store_ln152 : 3
		lit_length_7 : 1
		add_ln228 : 1
		sum_with_4_low : 2
		zext_ln237 : 3
		inIdx_3 : 4
		inIdx_4 : 5
		or_ln246 : 1
		lit_ending : 1
		trunc_ln256 : 1
		lit_token : 2
		lit_token_1 : 3
		match_token : 1
		match_token_1 : 2
		outValue : 4
		lit_length_2 : 2
		lit_length_3 : 2
		lit_length_4 : 3
		select_ln270_1 : 1
		or_ln270 : 1
		next_state_tmp : 1
		zext_ln269 : 2
		match_length_13 : 1
		match_length_14 : 2
		store_ln151 : 3
		store_ln154 : 2
		store_ln153 : 3
		store_ln152 : 4
		store_ln157 : 1
		store_ln158 : 1
		store_ln182 : 6
		outValue_11 : 5
		write_ln350 : 6
		store_ln150 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln182_fu_329       |    0    |    39   |
|          |       should_write_fu_350      |    0    |    39   |
|          |        icmp_ln201_fu_375       |    0    |    23   |
|          |       icmp_ln201_1_fu_381      |    0    |    23   |
|          |     is_normal_end_1_fu_399     |    0    |    23   |
|   icmp   |     lit_len_ge_15_1_fu_405     |    0    |    39   |
|          |      lit_len_gt_0_1_fu_411     |    0    |    39   |
|          |    match_len_ge_15_1_fu_417    |    0    |    23   |
|          |     match_len_ge_255_fu_496    |    0    |    23   |
|          |        icmp_ln310_fu_623       |    0    |    23   |
|          |      lit_len_ge_255_fu_673     |    0    |    23   |
|----------|--------------------------------|---------|---------|
|          | match_offset_plus_one_1_fu_423 |    0    |    23   |
|          |     match_length_15_fu_515     |    0    |    23   |
|          |    write_lit_length_2_fu_617   |    0    |    23   |
|          |       lit_length_5_fu_692      |    0    |    23   |
|    add   |        add_ln228_fu_733        |    0    |    16   |
|          |      sum_with_4_low_fu_739     |    0    |    16   |
|          |         inIdx_3_fu_749         |    0    |    39   |
|          |       lit_length_2_fu_814      |    0    |    23   |
|          |     match_length_13_fu_862     |    0    |    23   |
|          |     compressedSize_2_fu_916    |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |       outValue_10_fu_506       |    0    |    8    |
|          |     match_length_16_fu_532     |    0    |    16   |
|          |       select_ln153_fu_540      |    0    |    32   |
|          |       select_ln330_fu_575      |    0    |    32   |
|          |       next_state_2_fu_629      |    0    |    3    |
|          |       next_state_3_fu_643      |    0    |    3    |
|          |        outValue_6_fu_683       |    0    |    8    |
|          |       lit_length_6_fu_698      |    0    |    16   |
|  select  |       select_ln152_fu_706      |    0    |    32   |
|          |         inIdx_4_fu_754         |    0    |    32   |
|          |        lit_token_fu_777        |    0    |    4    |
|          |       lit_token_1_fu_785       |    0    |    4    |
|          |      match_token_1_fu_797      |    0    |    4    |
|          |       lit_length_3_fu_820      |    0    |    16   |
|          |       lit_length_4_fu_828      |    0    |    16   |
|          |      select_ln270_1_fu_836     |    0    |    3    |
|          |      next_state_tmp_fu_850     |    0    |    3    |
|          |     match_length_14_fu_868     |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |         or_ln182_fu_340        |    0    |    2    |
|          |         or_ln202_fu_393        |    0    |    16   |
|    or    |     readOffsetFlag_8_fu_527    |    0    |    2    |
|          |         or_ln246_fu_761        |    0    |    2    |
|          |        lit_ending_fu_767       |    0    |    2    |
|          |         or_ln270_fu_844        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        xor_ln182_fu_334        |    0    |    2    |
|    xor   |        xor_ln338_fu_521        |    0    |    2    |
|          |     readOffsetFlag_7_fu_583    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |     is_special_end_1_fu_387    |    0    |    2    |
|          |     readOffsetFlag_6_fu_637    |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  input_size_4_read_read_fu_180 |    0    |    0    |
|   read   | nextLenOffsetValue_read_fu_186 |    0    |    0    |
|          |     outValue_7_read_fu_192     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln350_write_fu_198    |    0    |    0    |
|   write  |    write_ln351_write_fu_205    |    0    |    0    |
|          |    write_ln352_write_fu_213    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      lit_len_tmp_1_fu_355      |    0    |    0    |
|partselect|      match_off_tmp_fu_367      |    0    |    0    |
|          |        outValue_9_fu_566       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     match_len_tmp_1_fu_363     |    0    |    0    |
|          |       trunc_ln336_fu_502       |    0    |    0    |
|          |        outValue_8_fu_599       |    0    |    0    |
|   trunc  |       trunc_ln295_fu_679       |    0    |    0    |
|          |       lit_length_7_fu_729      |    0    |    0    |
|          |       trunc_ln256_fu_773       |    0    |    0    |
|          |       match_token_fu_793       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln151_fu_651       |    0    |    0    |
|   zext   |        zext_ln237_fu_745       |    0    |    0    |
|          |        zext_ln269_fu_858       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|         outValue_fu_805        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   849   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   compressedSize_1_reg_1077  |   32   |
|    compressedSize_reg_1030   |   32   |
|    extra_match_len_reg_940   |    1   |
|       inIdx_2_reg_1063       |   32   |
|         inIdx_reg_926        |   32   |
|  input_size_4_read_reg_1056  |   32   |
|    is_normal_end_reg_1002    |    1   |
|    is_special_end_reg_995    |    1   |
|    lit_len_ge_15_reg_1009    |    1   |
|     lit_len_gt_0_reg_1016    |    1   |
|     lit_len_tmp_reg_1043     |   32   |
|      lit_length_reg_947      |   16   |
|   match_len_ge_15_reg_1023   |    1   |
|    match_len_tmp_reg_1037    |   16   |
|     match_length_reg_955     |   16   |
|match_offset_plus_one_reg_1049|   16   |
|   next_state_load_reg_1086   |   32   |
|      next_state_reg_971      |   32   |
|       or_ln182_reg_1073      |    1   |
|      outValue_11_reg_220     |    8   |
|   readOffsetFlag_1_reg_933   |    1   |
|   readOffsetFlag_3_reg_1068  |    1   |
|    readOffsetFlag_reg_983    |    1   |
|     should_write_reg_1082    |    1   |
|   write_lit_length_reg_963   |   16   |
+------------------------------+--------+
|             Total            |   355  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   849  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   355  |    -   |
+-----------+--------+--------+
|   Total   |   355  |   849  |
+-----------+--------+--------+
