Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 05 00:56:30 2017
| Host         : LAPTOP-VOM5DAG2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: toggleCD (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: userInput[0] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: userInput[1] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: userInput[2] (HIGH)

 There are 5126 register/latch pins with no clock driven by root clock pin: clk20k/clk_20kHz_reg/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk5/clk_5Hz_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50M/clk_50MHz_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[10]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[11]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[12]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[13]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[14]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[15]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[3]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[4]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[5]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[6]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[7]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/COUNT_reg[8]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/clk8k/clk_8kHz_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/currentStart_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/currentStart_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: nolabel_line84/currentStart_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pb/debouncer/Q1_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pb/debouncer/Q2_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pb/debouncer/clk5Hz/clk_5Hz_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pb/toggle_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc/buttonD/Q1_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vc/buttonD/Q2_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vc/buttonD/clk5Hz/clk_5Hz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.949        0.000                      0                  454        0.091        0.000                      0                  454        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.949        0.000                      0                  454        0.091        0.000                      0                  454        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y102         FDRE                                         r  u1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  u1/count2_reg[10]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y102         FDRE                                         r  u1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  u1/count2_reg[11]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y102         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[1]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[2]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  u1/count2_reg[3]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[4]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[5]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[6]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 clk20k/clk_20kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.552ns (11.670%)  route 4.178ns (88.330%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.548     5.069    clk20k/CLK_IBUF_BUFG
    SLICE_X36Y85         FDRE                                         r  clk20k/clk_20kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  clk20k/clk_20kHz_reg/Q
                         net (fo=5, routed)           2.169     7.694    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.790 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=5126, routed)        2.009     9.799    u1/CLK
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.684    15.025    u1/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  u1/count2_reg[7]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X0Y101         FDRE (Setup_fdre_C_R)       -0.429    14.748    u1/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 seven/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.478    seven/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  seven/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  seven/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    seven/refresh_counter_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  seven/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    seven/refresh_counter_reg[12]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.942 r  seven/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    seven/refresh_counter_reg[16]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.863     1.990    seven/CLK_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    seven/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seven/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.478    seven/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  seven/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  seven/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    seven/refresh_counter_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  seven/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    seven/refresh_counter_reg[12]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.953 r  seven/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    seven/refresh_counter_reg[16]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.863     1.990    seven/CLK_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    seven/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seven/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.478    seven/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  seven/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  seven/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    seven/refresh_counter_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  seven/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    seven/refresh_counter_reg[12]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.978 r  seven/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    seven/refresh_counter_reg[16]_i_1_n_6
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.863     1.990    seven/CLK_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[17]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    seven/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seven/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.478    seven/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  seven/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  seven/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    seven/refresh_counter_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  seven/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    seven/refresh_counter_reg[12]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.978 r  seven/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    seven/refresh_counter_reg[16]_i_1_n_4
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.863     1.990    seven/CLK_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  seven/refresh_counter_reg[19]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    seven/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 seven/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven/refresh_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.595     1.478    seven/CLK_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  seven/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  seven/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    seven/refresh_counter_reg_n_0_[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.887 r  seven/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.888    seven/refresh_counter_reg[12]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.927 r  seven/refresh_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.927    seven/refresh_counter_reg[16]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.981 r  seven/refresh_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    seven/refresh_counter_reg[20]_i_1_n_7
    SLICE_X61Y51         FDRE                                         r  seven/refresh_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.863     1.990    seven/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  seven/refresh_counter_reg[20]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    seven/refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line84/clk8k/clk_8kHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line84/clk8k/clk_8kHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.596     1.479    nolabel_line84/clk8k/CLK_IBUF_BUFG
    SLICE_X65Y1          FDRE                                         r  nolabel_line84/clk8k/clk_8kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  nolabel_line84/clk8k/clk_8kHz_reg/Q
                         net (fo=2, routed)           0.122     1.742    nolabel_line84/clk8k/clk_8k
    SLICE_X65Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  nolabel_line84/clk8k/clk_8kHz_i_1/O
                         net (fo=1, routed)           0.000     1.787    nolabel_line84/clk8k/clk_8kHz_i_1_n_0
    SLICE_X65Y1          FDRE                                         r  nolabel_line84/clk8k/clk_8kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.867     1.994    nolabel_line84/clk8k/CLK_IBUF_BUFG
    SLICE_X65Y1          FDRE                                         r  nolabel_line84/clk8k/clk_8kHz_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y1          FDRE (Hold_fdre_C_D)         0.092     1.571    nolabel_line84/clk8k/clk_8kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ins/clkRE/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins/clkRE/clkRe_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.253%)  route 0.139ns (42.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.585     1.468    ins/clkRE/CLK_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  ins/clkRE/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ins/clkRE/COUNT_reg[2]/Q
                         net (fo=4, routed)           0.139     1.748    ins/clkRE/COUNT_reg_n_0_[2]
    SLICE_X65Y80         LUT5 (Prop_lut5_I1_O)        0.045     1.793 r  ins/clkRE/clkRe_i_1/O
                         net (fo=1, routed)           0.000     1.793    ins/clkRE/clkRe_i_1_n_0
    SLICE_X65Y80         FDRE                                         r  ins/clkRE/clkRe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.853     1.981    ins/clkRE/CLK_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  ins/clkRE/clkRe_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.091     1.573    ins/clkRE/clkRe_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clk50M/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50M/clk_50MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    clk50M/CLK_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  clk50M/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk50M/COUNT_reg/Q
                         net (fo=2, routed)           0.156     1.742    clk50M/COUNT_reg_n_0
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.042     1.784 r  clk50M/clk_50MHz_i_1/O
                         net (fo=1, routed)           0.000     1.784    clk50M/clk_50MHz_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  clk50M/clk_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.958    clk50M/CLK_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  clk50M/clk_50MHz_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.107     1.552    clk50M/clk_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pb/debouncer/clk5Hz/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pb/debouncer/clk5Hz/clk_5Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.337%)  route 0.163ns (46.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.591     1.474    pb/debouncer/clk5Hz/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  pb/debouncer/clk5Hz/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pb/debouncer/clk5Hz/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.163     1.778    pb/debouncer/clk5Hz/COUNT_reg_n_0_[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  pb/debouncer/clk5Hz/clk_5Hz_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    pb/debouncer/clk5Hz/clk_5Hz_i_1__0_n_0
    SLICE_X1Y90          FDRE                                         r  pb/debouncer/clk5Hz/clk_5Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.862     1.990    pb/debouncer/clk5Hz/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  pb/debouncer/clk5Hz/clk_5Hz_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091     1.582    pb/debouncer/clk5Hz/clk_5Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk50M/COUNT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50M/COUNT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    clk50M/CLK_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  clk50M/COUNT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  clk50M/COUNT_reg/Q
                         net (fo=2, routed)           0.156     1.742    clk50M/COUNT_reg_n_0
    SLICE_X39Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.787 r  clk50M/COUNT_i_1/O
                         net (fo=1, routed)           0.000     1.787    clk50M/COUNT_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  clk50M/COUNT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.958    clk50M/CLK_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  clk50M/COUNT_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091     1.536    clk50M/COUNT_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y83   clk20k/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y85   clk20k/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y85   clk20k/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y83   clk20k/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y83   clk20k/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y83   clk20k/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y83   clk20k/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y84   clk20k/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y84   clk20k/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   clk5/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk5/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk5/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk5/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk5/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk5/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk5/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk5/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk5/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y90   clk5/clk_5Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y83   clk20k/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   clk20k/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   clk20k/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   clk20k/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   clk20k/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y84   clk20k/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y84   clk20k/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y84   clk20k/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y84   clk20k/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   clk5/COUNT_reg[10]/C



