#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec  6 10:50:05 2018
# Process ID: 14130
# Current directory: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1
# Command line: vivado -log rsa_project_wrapper.vdi -applog -tempDir /tmp -messageDb vivado.pb -mode batch -source rsa_project_wrapper.tcl -notrace
# Log file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper.vdi
# Journal file: /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source rsa_project_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0_board.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_rst_processing_system7_0_100M_0/rsa_project_rst_processing_system7_0_100M_0.xdc] for cell 'rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_processing_system7_0_0/rsa_project_processing_system7_0_0.xdc] for cell 'rsa_project_i/processing_system7_0/inst'
Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Constraints for rsa_project_wrapper
Finished Sourcing Tcl File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/tcl/constraints.tcl]
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_axi_dma_0_0/rsa_project_axi_dma_0_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_dma_0/U0'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_0/rsa_project_auto_us_0_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.srcs/sources_1/bd/rsa_project/ip/rsa_project_auto_us_1/rsa_project_auto_us_1_clocks.xdc] for cell 'rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1476.031 ; gain = 401.184 ; free physical = 9710 ; free virtual = 44962
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1524.055 ; gain = 48.008 ; free physical = 9710 ; free virtual = 44962
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ed8f31ed

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef86e47a

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9334 ; free virtual = 44600

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 80 cells.
Phase 2 Constant Propagation | Checksum: 1243f38cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9333 ; free virtual = 44599

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 968 unconnected nets.
INFO: [Opt 31-11] Eliminated 304 unconnected cells.
Phase 3 Sweep | Checksum: 122c27227

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9333 ; free virtual = 44599

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9333 ; free virtual = 44599
Ending Logic Optimization Task | Checksum: 122c27227

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9333 ; free virtual = 44599

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 122c27227

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1934.547 ; gain = 0.000 ; free physical = 9333 ; free virtual = 44599
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1934.547 ; gain = 458.500 ; free physical = 9333 ; free virtual = 44599
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1966.562 ; gain = 0.000 ; free physical = 9330 ; free virtual = 44599
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 58689435

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:01 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.3 IOBufferPlacementChecker

Phase 1.1.1.4 IOLockPlacementChecker
Phase 1.1.1.4 IOLockPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.5 DSPChecker
Phase 1.1.1.5 DSPChecker | Checksum: 58689435

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.6 DisallowedInsts
Phase 1.1.1.6 DisallowedInsts | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.7 DanglingIBUFDSChecker
Phase 1.1.1.7 DanglingIBUFDSChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.8 ShapesExcludeCompatibilityChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.9 GTChecker
Phase 1.1.1.8 ShapesExcludeCompatibilityChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.10 HdioRelatedChecker
Phase 1.1.1.9 GTChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.11 CheckerForUnsupportedConstraints
Phase 1.1.1.10 HdioRelatedChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588
Phase 1.1.1.11 CheckerForUnsupportedConstraints | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.12 CascadeElementConstraintsChecker
Phase 1.1.1.12 CascadeElementConstraintsChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.13 OverlappingPBlocksChecker
Phase 1.1.1.13 OverlappingPBlocksChecker | Checksum: 58689435

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 58689435

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1982.570 ; gain = 0.000 ; free physical = 9318 ; free virtual = 44588
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.15 IO and Clk Clean Up

Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.15.1 Constructing HAPIClkRuleMgr | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567
Phase 1.1.1.15 IO and Clk Clean Up | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567

Phase 1.1.1.16 Implementation Feasibility check On IDelay
Phase 1.1.1.16 Implementation Feasibility check On IDelay | Checksum: 58689435

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567

Phase 1.1.1.17 Commit IO Placement
Phase 1.1.1.17 Commit IO Placement | Checksum: 941ae8a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 941ae8a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b3eb9f60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9297 ; free virtual = 44567

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1c4178992

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9286 ; free virtual = 44557

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1c4178992

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1991.562 ; gain = 8.992 ; free physical = 9256 ; free virtual = 44526
Phase 1.2.1 Place Init Design | Checksum: 1b02fe094

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.082 ; gain = 62.512 ; free physical = 9207 ; free virtual = 44478
Phase 1.2 Build Placer Netlist Model | Checksum: 1b02fe094

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.082 ; gain = 62.512 ; free physical = 9207 ; free virtual = 44478

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1b02fe094

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.082 ; gain = 62.512 ; free physical = 9207 ; free virtual = 44478
Phase 1 Placer Initialization | Checksum: 1b02fe094

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2045.082 ; gain = 62.512 ; free physical = 9207 ; free virtual = 44478

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b4650045

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9187 ; free virtual = 44457

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b4650045

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9187 ; free virtual = 44457

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e9631e59

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9178 ; free virtual = 44448

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d288047

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9178 ; free virtual = 44448

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 14d288047

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9178 ; free virtual = 44448

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fbcc20f4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9178 ; free virtual = 44448

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: fbcc20f4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9178 ; free virtual = 44448

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1665c3bf0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9164 ; free virtual = 44434

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e683d1bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9164 ; free virtual = 44434

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e683d1bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9164 ; free virtual = 44434

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10c84fb4b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9162 ; free virtual = 44433
Phase 3 Detail Placement | Checksum: 10c84fb4b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 2101.109 ; gain = 118.539 ; free physical = 9162 ; free virtual = 44433

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 191be2a37

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9118 ; free virtual = 44388

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.144. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385
Phase 4.1 Post Commit Optimization | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 271242a34

Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44385

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 2129ca3be

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44384
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2129ca3be

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44384
Ending Placer Task | Checksum: 1750895e9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44384
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 2101.258 ; gain = 118.688 ; free physical = 9114 ; free virtual = 44384
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2101.258 ; gain = 0.000 ; free physical = 9085 ; free virtual = 44385
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2101.266 ; gain = 0.000 ; free physical = 9106 ; free virtual = 44383
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2101.266 ; gain = 0.000 ; free physical = 9106 ; free virtual = 44383
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2101.266 ; gain = 0.000 ; free physical = 9105 ; free virtual = 44382
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: fceebf22 ConstDB: 0 ShapeSum: 7819d6c7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fc25ea86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.598 ; gain = 8.332 ; free physical = 9082 ; free virtual = 44359

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fc25ea86

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.598 ; gain = 8.332 ; free physical = 9081 ; free virtual = 44358

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fc25ea86

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.598 ; gain = 8.332 ; free physical = 9077 ; free virtual = 44354

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fc25ea86

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2125.598 ; gain = 8.332 ; free physical = 9077 ; free virtual = 44354
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18cd170f5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.617 ; gain = 40.352 ; free physical = 9035 ; free virtual = 44312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.331  | TNS=0.000  | WHS=-0.188 | THS=-215.789|

Phase 2 Router Initialization | Checksum: 19f012279

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.617 ; gain = 40.352 ; free physical = 9035 ; free virtual = 44312

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1336bc216

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8999 ; free virtual = 44276

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5363
 Number of Nodes with overlaps = 533
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c0723d77

Time (s): cpu = 00:01:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.063 | TNS=-0.246 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 25374d451

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1f7575f1d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
Phase 4.1.2 GlobIterForTiming | Checksum: 1556c3946

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
Phase 4.1 Global Iteration 0 | Checksum: 1556c3946

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 18d87019e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.110 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 14d2ad9db

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 164b9c21e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
Phase 4.2.2 GlobIterForTiming | Checksum: 1d5ef8eb5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
Phase 4.2 Global Iteration 1 | Checksum: 1d5ef8eb5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 141817f57

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8996 ; free virtual = 44273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.030 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 78ba487e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272
Phase 4 Rip-up And Reroute | Checksum: 78ba487e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fa298316

Time (s): cpu = 00:01:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.030 | TNS=-0.030 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1914e00b8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1914e00b8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273
Phase 5 Delay and Skew Optimization | Checksum: 1914e00b8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd760dc8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e639ee4a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273
Phase 6 Post Hold Fix | Checksum: 1e639ee4a

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 37.0386 %
  Global Horizontal Routing Utilization  = 32.8497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y78 -> INT_L_X12Y78
   INT_L_X14Y78 -> INT_L_X14Y78
   INT_R_X17Y75 -> INT_R_X17Y75
   INT_R_X11Y72 -> INT_R_X11Y72
   INT_L_X12Y69 -> INT_L_X12Y69
South Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y72 -> INT_R_X17Y72
   INT_L_X12Y67 -> INT_L_X12Y67
   INT_R_X13Y66 -> INT_R_X13Y66
   INT_L_X14Y66 -> INT_L_X14Y66
   INT_L_X20Y65 -> INT_L_X20Y65
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X13Y68 -> INT_R_X13Y68
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 2450b758b

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2450b758b

Time (s): cpu = 00:01:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2622aec79

Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.040  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2622aec79

Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.938 ; gain = 55.672 ; free physical = 8995 ; free virtual = 44272

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2172.941 ; gain = 71.676 ; free physical = 8995 ; free virtual = 44272
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.953 ; gain = 0.000 ; free physical = 8955 ; free virtual = 44272
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /users/start2016/r0629332/Project-DDP/actual_project/hw_project/project_hw/project_hw.runs/impl_1/rsa_project_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 10:52:08 2018...
