# VLSI1
Archive of ETH _VLSI 1: HDL Based Design for FPGAs_ exercises.

## Structure
The repository is structured as follows:
- `ex0` Introduction to the Linux Shell
- `ex1` Introduction to FPGAs
- `ex2` HDL coding: Combinational Circuits
- `ex3` HDL coding: Sequential Circuits
- `ex4` Testbenches & Verification
- `ex5` Best Practices / Do's & Don'ts
- `ex6` IP Integrator
- `ex7` High-Level Synthesis
- `ex8` FPGA Optimizations
