Model {
  Name			  "volo_radio_controller"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.566"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      2
      Cell		      "HDLSubsystem"
      Cell		      "volo_radio_controller"
      PropName		      "mdlProps"
    }
  }
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  InitFcn		  "volo_radio_controller_init"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    2
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      3
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-8.0, -8.0, 1936.0, 1066.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		4
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		5
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Array {
	Type			"Simulink.EditorInfo"
	Dimension		6
	Object {
	  $ObjectID		  6
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "537"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [1.0]
	  Offset		  [127.25, 164.0]
	}
	Object {
	  $ObjectID		  7
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "733"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [0.98129667569889623]
	  Offset		  [-60.64183728448279, -56.703023976293139]
	}
	Object {
	  $ObjectID		  8
	  IsActive		  [1]
	  ViewObjType		  "SimulinkTopLevel"
	  LoadSaveID		  "0"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [0.98849252013808986]
	  Offset		  [-93.2787398137367, 45.837019790454008]
	}
	Object {
	  $ObjectID		  9
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "282"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [1.0]
	  Offset		  [-368.23076923076894, -75.737181924856827]
	}
	Object {
	  $ObjectID		  10
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "354"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [1.0]
	  Offset		  [-142.0, -336.0]
	}
	Object {
	  $ObjectID		  11
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "331"
	  Extents		  [1884.0, 887.0]
	  ZoomFactor		  [0.82576135796305539]
	  Offset		  [-157.51541717049588, -6.4540507859730951]
	}
	PropName		"EditorsInfo"
      }
    }
  }
  Created		  "Tue Mar 19 10:44:32 2013"
  Creator		  "naren"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "rng"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jan 19 10:06:34 2015"
  RTWModifiedTimeStamp	  343562671
  ModelVersionFormat	  "1.%<AutoIncrement:566>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    12
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "volo_radio"
    signals_		    []
    overrideMode_	    [0.0]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "volo_radio"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      13
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		9
	Simulink.SolverCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "1000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  15
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  16
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  17
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  18
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  19
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  20
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  21
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      22
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      23
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  24
	  Version		  "1.12.1"
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Simulation Target"
      ConfigPrmDlgPosition     [ 361, 93, 1504, 951 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    13
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    25
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      SaveFormat	      "Array"
      FixptAsFi		      off
      NumInputs		      "1"
    }
  }
  System {
    Name		    "volo_radio_controller"
    Location		    [-8, -8, 1928, 1058]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "98"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1314"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "644"
      Tag		      "genX"
      Ports		      []
      Position		      [222, 162, 272, 212]
      ZOrder		      61
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vcx240t"
      speed		      "-2"
      package		      "ff1156"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./volo_radio_pcore_generated_pcores"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "10"
      dcm_input_clock_period  "10"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "33,193,464,470"
      block_type	      "sysgen"
      sg_icon_stat	      "50,50,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 50 50 0 ],[1 1 1 ]"
      ");\npatch([1.6375 16.81 27.31 37.81 48.31 27.31 12.1375 1.6375 ],[36.655 36.655 47.155 36.655 47.155 47.155 47.1"
      "55 36.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 27.31 16.81 1.6375 12.1375 ],[26.155 26.155 36.655 3"
      "6.655 26.155 ],[0.698039 0.0313725 0.219608 ]);\npatch([1.6375 16.81 27.31 12.1375 1.6375 ],[15.655 15.655 26.15"
      "5 26.155 15.655 ],[0.933333 0.203922 0.141176 ]);\npatch([12.1375 48.31 37.81 27.31 16.81 1.6375 12.1375 ],[5.15"
      "5 5.155 15.655 5.155 15.655 15.655 5.155 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graph"
      "ics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "ADC_Samp_Clk_Out"
      SID		      "1278"
      Ports		      [1, 1]
      Position		      [1630, 795, 1690, 815]
      ZOrder		      135
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "CHIPSCOPE"
      SID		      "354"
      Ports		      []
      Position		      [1115, 67, 1225, 243]
      ZOrder		      -2
      BackgroundColor	      "gray"
      Commented		      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"CHIPSCOPE"
	Location		[-8, -8, 1928, 1058]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "ChipScope"
	  SID			  "233"
	  Ports			  [4]
	  Position		  [765, 27, 835, 218]
	  ZOrder		  -1
	  Commented		  on
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/ChipScope"
	  SourceType		  "Xilinx ChipScope Block"
	  infoedit		  "Enables run-time debugging and verification of signals by inserting ChipScope Pro ICON and ILA cores.<"
	  "br><br>  Restrictions: <br>Only one ChipScope core can be instantiated in a System Generator design. A design or su"
	  "bsystem containing a ChipScope block must have at least one output port."
	  num_trig_ports	  "4"
	  current_port		  "0"
	  show_trig_port	  "0"
	  match_units		  "1"
	  match_type		  "Basic with edges"
	  data_is_trigger	  on
	  num_data_ports	  "2"
	  data_depth		  "65536"
	  SRL16s		  on
	  add_bufg		  on
	  match_type_t0		  "2"
	  match_type_t1		  "1"
	  match_type_t2		  "1"
	  match_type_t3		  "1"
	  match_type_t4		  "1"
	  match_type_t5		  "1"
	  match_type_t6		  "1"
	  match_type_t7		  "1"
	  match_type_t8		  "1"
	  match_type_t9		  "1"
	  match_type_t10	  "1"
	  match_type_t11	  "1"
	  match_type_t12	  "1"
	  match_type_t13	  "1"
	  match_type_t14	  "1"
	  match_type_t15	  "1"
	  match_units_t0	  "1"
	  match_units_t1	  "1"
	  match_units_t2	  "1"
	  match_units_t3	  "1"
	  match_units_t4	  "1"
	  match_units_t5	  "1"
	  match_units_t6	  "1"
	  match_units_t7	  "1"
	  match_units_t8	  "1"
	  match_units_t9	  "1"
	  match_units_t10	  "1"
	  match_units_t11	  "1"
	  match_units_t12	  "1"
	  match_units_t13	  "1"
	  match_units_t14	  "1"
	  match_units_t15	  "1"
	  dbl_ovrd		  "0"
	  user_scan_chain	  "USER1"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "chipscope"
	  sg_icon_stat		  "70,191,4,0,white,blue,0,76dd62bd,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 191 191 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 70 70 0 0 ],[0 0 191 191 0 ]);\npatch([12.75 27.2 37.2 47.2 57.2 37.2 22.75 12.75 ],[106.1 106.1 11"
	  "6.1 106.1 116.1 116.1 116.1 106.1 ],[1 1 1 ]);\npatch([22.75 37.2 27.2 12.75 22.75 ],[96.1 96.1 106.1 106.1 96.1 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.75 27.2 37.2 22.75 12.75 ],[86.1 86.1 96.1 96.1 86.1 ],[1 1 1 ]);\npatch([22.75 5"
	  "7.2 47.2 37.2 27.2 12.75 22.75 ],[76.1 76.1 86.1 76.1 86.1 86.1 76.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
	  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'trig0/data0');"
	  "\ncolor('black');port_label('input',2,'trig1/data1');\ncolor('black');port_label('input',3,'RX_I');\ncolor('black')"
	  ";port_label('input',4,'RX_Q');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Disregard Subsystem"
	  SID			  "361"
	  Tag			  "discardX"
	  Ports			  []
	  Position		  [98, 164, 156, 222]
	  ZOrder		  -2
	  ShowName		  off
	  AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Disregard Subsystem"
	  SourceType		  "Xilinx Disregard Subsystem For Generation Block"
	  infoedit		  "Place this block into a subsystem to have System Generator ignore the subsystem during code generation"
	  ". This block can be used in combination with the Simulation Multiplexer block to provide an alternative simulation "
	  "model for another subsystem (e.g., to provide a simulation model for a black box)."
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "disregard"
	  sg_icon_stat		  "58,58,-1,-1,darkgray,black,0,07734,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 58 58 0 0 ],[0 0 58 58 0 ],[0.1 0.1 0.1 ])"
	  ";\nplot([0 58 58 0 0 ],[0 0 58 58 0 ]);\npatch([11.2 22.76 30.76 38.76 46.76 30.76 19.2 11.2 ],[37.88 37.88 45.88 3"
	  "7.88 45.88 45.88 45.88 37.88 ],[0.33 0.33 0.33 ]);\npatch([19.2 30.76 22.76 11.2 19.2 ],[29.88 29.88 37.88 37.88 29"
	  ".88 ],[0.261 0.261 0.261 ]);\npatch([11.2 22.76 30.76 19.2 11.2 ],[21.88 21.88 29.88 29.88 21.88 ],[0.33 0.33 0.33 "
	  "]);\npatch([19.2 46.76 38.76 30.76 22.76 11.2 19.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.261 0.261 0.26"
	  "1 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end"
	  " icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "356"
	  Position		  [310, 44, 415, 66]
	  ZOrder		  -3
	  ShowName		  off
	  Commented		  on
	  GotoTag		  "RX_CLKOUT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "306"
	  Position		  [315, 89, 420, 111]
	  ZOrder		  -4
	  ShowName		  off
	  Commented		  on
	  GotoTag		  "RX_IQSEL"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "242"
	  Position		  [310, 134, 415, 156]
	  ZOrder		  -5
	  ShowName		  off
	  Commented		  on
	  GotoTag		  "RX_I"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "RX_I"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "243"
	  Position		  [310, 179, 415, 201]
	  ZOrder		  -6
	  ShowName		  off
	  Commented		  on
	  GotoTag		  "RX_Q"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "RX_Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  Name			  "RX_I"
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "ChipScope"
	  DstPort		  3
	}
	Line {
	  Name			  "RX_Q"
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "ChipScope"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "ChipScope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "ChipScope"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      SID		      "912"
      Ports		      [0, 1]
      Position		      [285, 562, 340, 588]
      ZOrder		      125
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "0"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      SID		      "913"
      Ports		      [0, 1]
      Position		      [285, 442, 340, 468]
      ZOrder		      126
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "0"
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      SID		      "1276"
      Ports		      [0, 1]
      Position		      [1375, 792, 1430, 818]
      ZOrder		      134
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      const		      "1"
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      explicit_period	      on
      period		      "4"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      sg_icon_stat	      "55,26,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],["
      "16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 1"
      "3.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13"
      ".33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 "
      "7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
      ";\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Digital Synthesizer"
      SID		      "282"
      Ports		      [0, 2]
      Position		      [1250, 66, 1355, 244]
      ZOrder		      -28
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Digital Synthesizer"
	Location		[-8, -8, 1928, 1058]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "DDS Compiler 5.0 "
	  SID			  "1280"
	  Ports			  [0, 3]
	  Position		  [390, 69, 510, 231]
	  ZOrder		  161
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/DDS Compiler 5.0 "
	  SourceType		  "Xilinx DDS Compiler 5.0 Block"
	  partspresent		  "Phase_Generator_and_SIN_COS_LUT"
	  dds_clock_rate	  "80"
	  channels		  "1"
	  parameter_entry	  "Hardware_Parameters"
	  spurious_free_dynamic_range "36"
	  frequency_resolution	  "0.4"
	  noise_shaping		  "Taylor_Series_Corrected"
	  phase_width		  "48"
	  output_width		  "12"
	  output_selection	  "Sine_and_Cosine"
	  negative_sine		  off
	  negative_cosine	  off
	  amplitude_mode	  "Full_Range"
	  memory_type		  "Auto"
	  optimization_goal	  "Speed"
	  dsp48_use		  "Maximal"
	  latency_configuration	  "Auto"
	  latency		  "8"
	  has_phase_out		  off
	  has_aclken		  off
	  has_aresetn		  off
	  explicit_period	  off
	  period		  "1"
	  data_has_tlast	  "Not_Required"
	  has_tready		  off
	  s_phase_has_tuser	  "Not_Required"
	  m_data_has_tuser	  "Not_Required"
	  m_phase_has_tuser	  "Not_Required"
	  s_phase_tuser_width	  "1"
	  s_config_sync_mode	  "On_Vector"
	  phase_increment	  "Fixed"
	  output_frequency1	  "0"
	  output_frequency2	  "0"
	  output_frequency3	  "0"
	  output_frequency4	  "0"
	  output_frequency5	  "0"
	  output_frequency6	  "0"
	  output_frequency7	  "0"
	  output_frequency8	  "0"
	  output_frequency9	  "0"
	  output_frequency10	  "0"
	  output_frequency11	  "0"
	  output_frequency12	  "0"
	  output_frequency13	  "0"
	  output_frequency14	  "0"
	  output_frequency15	  "0"
	  output_frequency16	  "0"
	  pinc1			  "dds_generator_phase_inc_binary"
	  pinc2			  "'0'"
	  pinc3			  "'0'"
	  pinc4			  "'0'"
	  pinc5			  "'0'"
	  pinc6			  "'0'"
	  pinc7			  "'0'"
	  pinc8			  "'0'"
	  pinc9			  "'0'"
	  pinc10		  "'0'"
	  pinc11		  "'0'"
	  pinc12		  "'0'"
	  pinc13		  "'0'"
	  pinc14		  "'0'"
	  pinc15		  "'0'"
	  pinc16		  "'0'"
	  phase_offset		  "None"
	  phase_offset_angles1	  "0"
	  phase_offset_angles2	  "0"
	  phase_offset_angles3	  "0"
	  phase_offset_angles4	  "0"
	  phase_offset_angles5	  "0"
	  phase_offset_angles6	  "0"
	  phase_offset_angles7	  "0"
	  phase_offset_angles8	  "0"
	  phase_offset_angles9	  "0"
	  phase_offset_angles10	  "0"
	  phase_offset_angles11	  "0"
	  phase_offset_angles12	  "0"
	  phase_offset_angles13	  "0"
	  phase_offset_angles14	  "0"
	  phase_offset_angles15	  "0"
	  phase_offset_angles16	  "0"
	  poff1			  "'0'"
	  poff2			  "'0'"
	  poff3			  "'0'"
	  poff4			  "'0'"
	  poff5			  "'0'"
	  poff6			  "'0'"
	  poff7			  "'0'"
	  poff8			  "'0'"
	  poff9			  "'0'"
	  poff10		  "'0'"
	  poff11		  "'0'"
	  poff12		  "'0'"
	  poff13		  "'0'"
	  poff14		  "'0'"
	  poff15		  "'0'"
	  poff16		  "'0'"
	  trim_axipin_name	  on
	  por_mode		  "false"
	  gui_behaviour		  "Sysgen"
	  ip_name		  "DDS Compiler"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  wrapper_available	  "true"
	  port_translation_map	  "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
	  ipcore_xco_need_fpga_part "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_verbose	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "2147,361,1296,579"
	  block_type		  "dds_compiler_v5_0"
	  sg_icon_stat		  "120,162,0,3,white,blue,0,62c06e9e,right,,[ ],[2 2 2 ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[240 152 152 240 ],[5.466667e-001 "
	  "5.800000e-001 6.400000e-001 ]);\npatch([0 0 4 4 ],[110 22 22 110 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\n"
	  "patch([241 241 245 245 ],[248 114 114 248 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([241 241 245 245 "
	  "],[98 14 14 98 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 240 240 4 4 ],[0 0 262 262 0 ],[7.700000e"
	  "-001 8.200000e-001 9.100000e-001 ]);\nplot([4 240 240 4 4 ],[0 0 262 262 0 ]);\n\n\npatch([44.125 94.7 129.7 164.7 "
	  "199.7 129.7 79.125 44.125 ],[169.85 169.85 204.85 169.85 204.85 204.85 204.85 169.85 ],[1 1 1 ]);\npatch([79.125 12"
	  "9.7 94.7 44.125 79.125 ],[134.85 134.85 169.85 169.85 134.85 ],[0.931 0.946 0.973 ]);\npatch([44.125 94.7 129.7 79."
	  "125 44.125 ],[99.85 99.85 134.85 134.85 99.85 ],[1 1 1 ]);\npatch([79.125 199.7 164.7 129.7 94.7 44.125 79.125 ],[6"
	  "4.85 64.85 99.85 64.85 99.85 99.85 64.85 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tready  ');\ncolor('black');port_la"
	  "bel('input',2,'  phase_tready  ');\ncolor('black');port_label('output',1,'  data_tvalid  ');\ncolor('black');port_l"
	  "abel('output',2,'  data_tdata_sine  ');\ncolor('black');port_label('output',3,'  data_tdata_cosine  ');\ncolor('bla"
	  "ck');port_label('output',4,'  phase_tvalid  ');\ncolor('black');port_label('output',5,'  phase_tdata  ');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  SID			  "686"
	  Ports			  [1, 1]
	  Position		  [645, 517, 705, 573]
	  ZOrder		  136
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardwa"
	  "re of different implementations varies considerably; press Help for details."
	  sample_ratio		  "2"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[1 1 0 0 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "dsamp"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,80c3f0cd,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}\\newlin"
	  "e ','texmode','on');\ncolor('black');disp(' \\newline{\\fontsize{14pt}\\bf\\downarrow}2','texmode','on');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample1"
	  SID			  "922"
	  Ports			  [1, 1]
	  Position		  [575, 602, 635, 658]
	  ZOrder		  148
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardwa"
	  "re of different implementations varies considerably; press Help for details."
	  sample_ratio		  "2"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[1 1 0 0 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "dsamp"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,80c3f0cd,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}\\newlin"
	  "e ','texmode','on');\ncolor('black');disp(' \\newline{\\fontsize{14pt}\\bf\\downarrow}2','texmode','on');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "780"
	  Position		  [20, 536, 220, 554]
	  ZOrder		  143
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ISDIFF"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "921"
	  Position		  [20, 621, 220, 639]
	  ZOrder		  147
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ISSWAPPED"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "924"
	  Position		  [20, 691, 220, 709]
	  ZOrder		  149
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ALIGNTESTACTIVE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "682"
	  Ports			  [3, 1]
	  Position		  [750, 174, 790, 256]
	  ZOrder		  1
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[41.55 41"
	  ".55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36.55 41.55 41.55 36.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 36.55 36.55 31.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "COS"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "914"
	  Ports			  [3, 1]
	  Position		  [865, 84, 905, 166]
	  ZOrder		  144
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[41.55 41"
	  ".55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36.55 41.55 41.55 36.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 36.55 36.55 31.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "DDS I"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "915"
	  Ports			  [3, 1]
	  Position		  [865, 199, 905, 281]
	  ZOrder		  145
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[41.55 41"
	  ".55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36.55 41.55 41.55 36.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 36.55 36.55 31.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "DDS Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  SID			  "927"
	  Ports			  [3, 1]
	  Position		  [1095, 199, 1135, 281]
	  ZOrder		  152
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[41.55 41"
	  ".55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36.55 41.55 41.55 36.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 36.55 36.55 31.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  SID			  "928"
	  Ports			  [3, 1]
	  Position		  [1095, 84, 1135, 166]
	  ZOrder		  153
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ],[0.7"
	  "7 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.87"
	  "5 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[41.55 41"
	  ".55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36.55 41.55 41.55 36.5"
	  "5 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 36.55 36.55 31.55 ],[0.93"
	  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black"
	  "');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d"
	  "1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "683"
	  Ports			  [1, 1]
	  Position		  [750, 136, 790, 164]
	  ZOrder		  2
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 12 0 0 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,28,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 28 28 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[18.44 18.44 22.4"
	  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\n"
	  "color('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end"
	  " icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "SIN\n"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Square Wave Generator"
	  SID			  "935"
	  Ports			  [0, 1]
	  Position		  [980, 255, 1010, 275]
	  ZOrder		  159
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "Square Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Square Wave Generator"
	    Location		    [-8, -8, 1928, 1168]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "930"
	      Ports		      [0, 1]
	      Position		      [20, 92, 105, 118]
	      ZOrder		      154
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0.8"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "12"
	      bin_pt		      "11"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "85,26,0,1,white,blue,0,047edc6a,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 85 85 0 0 ],[0 0 26 26 0 ]);\npatch([35.325 39.66 42.66 45.66 48.66 42.66 38.325 35.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([38.325 42.66 39.66 35.325 38.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([35.325 39.66 42.66 38.325 35.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([38.325 48.66 45.66 42.66 39.66 35.325 38.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0.7998046875');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "931"
	      Ports		      [0, 1]
	      Position		      [20, 142, 105, 168]
	      ZOrder		      155
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "-0.8"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "12"
	      bin_pt		      "11"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "85,26,0,1,white,blue,0,05ed1601,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 85 85 0 0 ],[0 0 26 26 0 ]);\npatch([35.325 39.66 42.66 45.66 48.66 42.66 38.325 35.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([38.325 42.66 39.66 35.325 38.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([35.325 39.66 42.66 38.325 35.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([38.325 48.66 45.66 42.66 39.66 35.325 38.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'-0.7998046875');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      "925"
	      Ports		      [0, 1]
	      Position		      [75, 20, 115, 50]
	      ZOrder		      150
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[2 1 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      sg_icon_stat	      "40,30,0,1,white,blue,0,7ac47ef5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 30 30 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux5"
	      SID		      "933"
	      Ports		      [3, 1]
	      Position		      [200, 74, 240, 156]
	      ZOrder		      157
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[6 12 0 12 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      sg_icon_stat	      "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1"
	      " 13.875 8.875 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13"
	      ".875 ],[41.55 41.55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36"
	      ".55 41.55 41.55 36.55 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 3"
	      "6.55 36.55 31.55 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
	      "n icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor("
	      "'black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMM"
	      "ENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "936"
	      Position		      [305, 98, 335, 112]
	      ZOrder		      159
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [42, 0; 0, 10]
	      DstBlock		      "Mux5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [45, 0; 0, 55]
	      DstBlock		      "Mux5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux5"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "Mux5"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Square Wave Generator1"
	  SID			  "1126"
	  Ports			  [0, 1]
	  Position		  [980, 140, 1010, 160]
	  ZOrder		  160
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "Square I"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "Square Wave Generator1"
	    Location		    [-8, -8, 1928, 1058]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "1127"
	      Ports		      [0, 1]
	      Position		      [20, 92, 105, 118]
	      ZOrder		      154
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0.8"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "12"
	      bin_pt		      "11"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "85,26,0,1,white,blue,0,047edc6a,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 85 85 0 0 ],[0 0 26 26 0 ]);\npatch([35.325 39.66 42.66 45.66 48.66 42.66 38.325 35.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([38.325 42.66 39.66 35.325 38.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([35.325 39.66 42.66 38.325 35.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([38.325 48.66 45.66 42.66 39.66 35.325 38.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'0.7998046875');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "1128"
	      Ports		      [0, 1]
	      Position		      [20, 142, 105, 168]
	      ZOrder		      155
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "-0.8"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed (2's comp)"
	      n_bits		      "12"
	      bin_pt		      "11"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "85,26,0,1,white,blue,0,05ed1601,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 85 85 0 0 ],[0 0 26 26 0 ]);\npatch([35.325 39.66 42.66 45.66 48.66 42.66 38.325 35.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([38.325 42.66 39.66 35.325 38.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([35.325 39.66 42.66 38.325 35.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([38.325 48.66 45.66 42.66 39.66 35.325 38.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'-0.7998046875');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      "1129"
	      Ports		      [0, 1]
	      Position		      [75, 20, 115, 50]
	      ZOrder		      150
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[2 1 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      sg_icon_stat	      "40,30,0,1,white,blue,0,7ac47ef5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 30 30 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux5"
	      SID		      "1130"
	      Ports		      [3, 1]
	      Position		      [200, 74, 240, 156]
	      ZOrder		      157
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[6 12 0 12 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      sg_icon_stat	      "40,82,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 11.7143 70.2857 82 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 40 40 0 0 ],[0 11.7143 70.2857 82 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1"
	      " 13.875 8.875 ],[46.55 46.55 51.55 46.55 51.55 51.55 51.55 46.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13"
	      ".875 ],[41.55 41.55 46.55 46.55 41.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[36.55 36"
	      ".55 41.55 41.55 36.55 ],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[31.55 31.55 36.55 31.55 3"
	      "6.55 36.55 31.55 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
	      "n icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor("
	      "'black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','COMM"
	      "ENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "1131"
	      Position		      [305, 98, 335, 112]
	      ZOrder		      159
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [42, 0; 0, 35]
	      DstBlock		      "Mux5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [45, 0; 0, 55]
	      DstBlock		      "Mux5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux5"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [66, 0; 0, -40]
	      DstBlock		      "Mux5"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "1281"
	  Position		  [625, 85, 645, 105]
	  ZOrder		  162
	}
	Block {
	  BlockType		  Outport
	  Name			  "TX_I"
	  SID			  "283"
	  Position		  [1175, 118, 1205, 132]
	  ZOrder		  -19
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TX_Q"
	  SID			  "284"
	  Position		  [1175, 233, 1205, 247]
	  ZOrder		  -20
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "COS"
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [32, 0]
	  Branch {
	    Labels		    [2, 1]
	    Points		    [0, 50]
	    DstBlock		    "Mux2"
	    DstPort		    3
	  }
	  Branch {
	    Labels		    [2, 1]
	    Points		    [0, -90]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  Points		  [21, 0; 0, -355]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  Name			  "DDS Q"
	  Labels		  [-1, 0]
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  Name			  "DDS I"
	  Labels		  [-1, 0]
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  Name			  "SIN\n"
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Labels		    [1, 1]
	    DstBlock		    "Mux1"
	    DstPort		    3
	  }
	  Branch {
	    Labels		    [2, 1]
	    Points		    [0, 90]
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Down Sample1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample1"
	  SrcPort		  1
	  Points		  [210, 0; 0, -415]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "TX_Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "TX_I"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [847, 0; 0, -485]
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Mux4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux3"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "Square I"
	  Labels		  [-1, 0]
	  SrcBlock		  "Square Wave Generator1"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  Name			  "Square Q"
	  Labels		  [-1, 0]
	  SrcBlock		  "Square Wave Generator"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DDS Compiler 5.0 "
	  SrcPort		  2
	  Points		  [99, 0]
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DDS Compiler 5.0 "
	  SrcPort		  3
	  Points		  [47, 0; 0, 35]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DDS Compiler 5.0 "
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Annotation {
	  SID			  "1286"
	  Name			  "Phase Angle Increment:\ndec2bin(hex2dec('33333333333'))"
	  Position		  [390, 15]
	}
	Annotation {
	  SID			  "923"
	  Name			  "Selects if SSB signal is + or - in frequency domain"
	  Position		  [140, 662]
	}
	Annotation {
	  SID			  "917"
	  Name			  "Selects if output I/Q is Sin/Sin or Sin/Cos"
	  Position		  [120, 571]
	}
	Annotation {
	  SID			  "929"
	  Name			  "Selects if we transmit a square wave or not."
	  Position		  [140, 732]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      SID		      "1297"
      Ports		      []
      Position		      [221, 60, 283, 124]
      ZOrder		      139
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallback(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmemorylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.x"
      "ml', @xlProcBlockEnablement, @xlProcBlockAction);"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		26
	$ClassName		"Simulink.Mask"
	Type			"Xilinx EDK Processor Block"
	Description		"Xilinx EDK Processor"
	Help			"eval('');xlDoc('-book','sysgen','-topic','EDK_Processor');"
	Initialization		"try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if (strcmp('SysGenIndex',get_param(bdroot(tmp_gcbh),'ta"
	"g')) && ~isempty(regexp(bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;\n\n  block_type"
	"='edkprocessor';\n\n  serialized_declarations = '{''block_type''=>''String''}';\n  xledkprocessor_init();\n  ptable_ "
	"= xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\n  try\n    xlBlockMoveCallback(tmp_gcbh);\n  catch \n     clea"
	"r global xl_updateicon_recursion_guard;\n  end;\ncatch\n  global dbgsysgen;\n  if(~isempty(dbgsysgen) && dbgsysgen)\n"
	"    e = regexprep(lasterr, '\\n', '\\nError: ');\n    disp(['Error: While running MaskInit code on block ' tmp_gcb ':"
	" ' e]);\n    error(e);\n  end\nend\n"
	SelfModifiable		"on"
	Display			"fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 64 0 ],[0.77 0.82 0.91 ]);\nplot"
	"([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 13.2 ],[40.88 40.88 48.88 40.88 48.8"
	"8 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88 32.88 40.88 40.88 32.88 ],[0.931 0.946 0"
	".973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 24.88 ],[1 1 1 ]);\npatch([21.2 48.76 40.76 32"
	".76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end i"
	"con graphics');\nfprintf('','COMMENT: begin icon text');\ndisp('');\n\nfprintf('','COMMENT: end icon text');"
	IconFrame		"off"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  36
	  Object {
	    $ObjectID		    27
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "EDK pcore generation"
	      Cell		      "HDL netlisting"
	      PropName		      "TypeOptions"
	    }
	    Name		    "mode"
	    Prompt		    "Configure Processor for"
	    Value		    "EDK pcore generation"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "edit"
	    Name		    "xmp"
	    Prompt		    "XPS Project"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    29
	    Type		    "edit"
	    Name		    "MemVisToProc"
	    Prompt		    " "
	    Value		    "<qt bgcolor=\"#FFFFFF\"><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registe"
	    "rplus.gif\"> &lt;&lt;VOLO_CONTROLLER_CONFIG_R&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE"
	    "/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_SPI_SRCSEL&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14"
	    "_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_SPI_GO&gt;&gt;<br></div><div><img src=\"E:"
	    "/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_RX_COS_MULT&gt;&gt;<br></div"
	    "><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_RX_GAIN_M"
	    "ULT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &l"
	    "t;&lt;VOLO_SPI_TXDAT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/regis"
	    "terplus.gif\"> &lt;&lt;VOLO_RX_SIN_MULT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysge"
	    "n/data/images/registerplus.gif\"> &lt;&lt;VOLO_TX_COS_MULT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14"
	    ".4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_TX_GAIN_MULT&gt;&gt;<br></div><div><img src=\"E"
	    ":/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_TX_SIN_MULT&gt;&gt;<br></di"
	    "v><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;WSD_SPIWAITDE"
	    "LAYCOUNT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\""
	    "> &lt;&lt;WSD_RXSWITCHINGDELAYCOUNT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/da"
	    "ta/images/registerplus.gif\"> &lt;&lt;WSD_SWITCHINGDELAYCOUNT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4"
	    "/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_ADAPTER_GPIO&gt;&gt;<br></div><div><img src="
	    "\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_LED&gt;&gt;<br></div><di"
	    "v><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOLO_SPI_RST&gt;&g"
	    "t;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gif\"> &lt;&lt;VOL"
	    "O_SETTINGS&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/images/registerplus.gi"
	    "f\"> &lt;&lt;VOLO_SPI_RXDAT&gt;&gt;<br></div><div><img src=\"E:/Xilinx_ISE_14_4/14.4/ISE_DS/ISE/sysgen/data/image"
	    "s/registerplus.gif\"> &lt;&lt;VOLO_SPI_DONE&gt;&gt;<br></div></qt>"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    30
	    Type		    "edit"
	    Name		    "AvailableMemories"
	    Prompt		    "Available Memories"
	    Value		    "<empty>"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    31
	    Type		    "edit"
	    Name		    "portInterfaceTable"
	    Prompt		    " "
	    Value		    "{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    32
	    Type		    "edit"
	    Name		    "bus_type_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    33
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "AXI"
	      Cell		      "PLB"
	      PropName		      "TypeOptions"
	    }
	    Name		    "bus_type"
	    Prompt		    "Bus Type"
	    Value		    "AXI"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    34
	    Type		    "edit"
	    Name		    "baseaddr"
	    Prompt		    "Base Address"
	    Value		    "0x80000000"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    35
	    Type		    "edit"
	    Name		    "baseaddr_lock_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    36
	    Type		    "checkbox"
	    Name		    "baseaddr_lock"
	    Prompt		    "Lock"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    37
	    Type		    "edit"
	    Name		    "dual_clock_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    38
	    Type		    "checkbox"
	    Name		    "dual_clock"
	    Prompt		    "Dual Clocks"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    39
	    Type		    "edit"
	    Name		    "reg_readback_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    40
	    Type		    "checkbox"
	    Name		    "reg_readback"
	    Prompt		    "Register Read-Back"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    41
	    Type		    "edit"
	    Name		    "ucf_file"
	    Prompt		    "Constraint File"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    42
	    Type		    "edit"
	    Name		    "inheritDeviceType_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    43
	    Type		    "checkbox"
	    Name		    "inheritDeviceType"
	    Prompt		    "Inherit Device Type"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    44
	    Type		    "edit"
	    Name		    "elf_file"
	    Prompt		    "Initial Program"
	    Value		    ""
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    45
	    Type		    "edit"
	    Name		    "codebug_sgadvanced"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    46
	    Type		    "checkbox"
	    Name		    "codebug"
	    Prompt		    "Enable Co-Debug with Xilinx SDK (Beta)"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    47
	    Type		    "edit"
	    Name		    "clock_name"
	    Prompt		    " "
	    Value		    "plb"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    48
	    Type		    "edit"
	    Name		    "internalPortList"
	    Prompt		    " "
	    Value		    "{}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    49
	    Type		    "edit"
	    Name		    "resetPolarity"
	    Prompt		    " "
	    Value		    "0"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    50
	    Type		    "edit"
	    Name		    "memxtable"
	    Prompt		    " "
	    Value		    "{'mladdr'=>[0.00000000000000000,1.00000000000000000,2.00000000000000000,3.00000000000000000,4.0000000"
	    "0000000000,5.00000000000000000,6.00000000000000000,7.00000000000000000,8.00000000000000000,9.00000000000000000,10"
	    ".00000000000000000,11.00000000000000000,12.00000000000000000,13.00000000000000000,14.00000000000000000,15.0000000"
	    "0000000000,16.00000000000000000,0.00000000000000000,1.00000000000000000],'mlist'=>['volo_radio_controller/Shared_"
	    "Registers/From Register5','volo_radio_controller/Shared_Registers/From Register4','volo_radio_controller/Shared_R"
	    "egisters/From Register3','volo_radio_controller/Shared_Registers/From Register21','volo_radio_controller/Shared_R"
	    "egisters/From Register20','volo_radio_controller/Shared_Registers/From Register2','volo_radio_controller/Shared_R"
	    "egisters/From Register19','volo_radio_controller/Shared_Registers/From Register18','volo_radio_controller/Shared_"
	    "Registers/From Register17','volo_radio_controller/Shared_Registers/From Register16','volo_radio_controller/Shared"
	    "_Registers/From Register15','volo_radio_controller/Shared_Registers/From Register14','volo_radio_controller/Share"
	    "d_Registers/From Register13','volo_radio_controller/Shared_Registers/From Register12','volo_radio_controller/Shar"
	    "ed_Registers/From Register11','volo_radio_controller/Shared_Registers/From Register1','volo_radio_controller/Shar"
	    "ed_Registers/From Register','volo_radio_controller/SPI Controller & SPI IO Ports/To Register1','volo_radio_contro"
	    "ller/SPI Controller & SPI IO Ports/To Register'],'mlname'=>['\\'VOLO_CONTROLLER_CONFIG_R\\'','\\'VOLO_SPI_SRCSEL\\"
	    "'','\\'VOLO_SPI_GO\\'','\\'VOLO_RX_COS_MULT\\'','\\'VOLO_RX_GAIN_MULT\\'','\\'VOLO_SPI_TXDAT\\'','\\'VOLO_RX_SIN_"
	    "MULT\\'','\\'VOLO_TX_COS_MULT\\'','\\'VOLO_TX_GAIN_MULT\\'','\\'VOLO_TX_SIN_MULT\\'','\\'WSD_SPIWAITDELAYCOUNT\\'"
	    "','\\'WSD_RXSWITCHINGDELAYCOUNT\\'','\\'WSD_SWITCHINGDELAYCOUNT\\'','\\'VOLO_ADAPTER_GPIO\\'','\\'VOLO_LED\\'','\\"
	    "'VOLO_SPI_RST\\'','\\'VOLO_SETTINGS\\'','\\'VOLO_SPI_RXDAT\\'','\\'VOLO_SPI_DONE\\''],'mlstate'=>[0.0000000000000"
	    "0000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.000000"
	    "00000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0"
	    ".00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.000000000000"
	    "00000,0.00000000000000000]}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    51
	    Type		    "edit"
	    Name		    "procinfo"
	    Prompt		    " "
	    Value		    "{}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    52
	    Type		    "edit"
	    Name		    "memmapdirty"
	    Prompt		    " "
	    Value		    "off"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    53
	    Type		    "edit"
	    Name		    "blockname"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    54
	    Type		    "edit"
	    Name		    "xpsintstyle"
	    Prompt		    " "
	    Value		    "default"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    55
	    Type		    "edit"
	    Name		    "has_advanced_control"
	    Prompt		    " "
	    Value		    "0"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    56
	    Type		    "edit"
	    Name		    "sggui_pos"
	    Prompt		    " "
	    Value		    "-1471,122,939,804"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    57
	    Type		    "edit"
	    Name		    "block_type"
	    Prompt		    " "
	    Value		    "edkprocessor"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    58
	    Type		    "edit"
	    Name		    "block_version"
	    Prompt		    " "
	    Value		    "2.7"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    59
	    Type		    "edit"
	    Name		    "sg_icon_stat"
	    Prompt		    " "
	    Value		    "62,64,-1,-1,white,blue,0,07734,right,,[ ],[ ]"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    60
	    Type		    "edit"
	    Name		    "sg_mask_display"
	    Prompt		    " "
	    Value		    "fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 0 ],[0 0 64 64 0 ],[0.77 0.82 0.91 ]);\n"
	    "plot([0 62 62 0 0 ],[0 0 64 64 0 ]);\npatch([13.2 24.76 32.76 40.76 48.76 32.76 21.2 13.2 ],[40.88 40.88 48.88 40"
	    ".88 48.88 48.88 48.88 40.88 ],[1 1 1 ]);\npatch([21.2 32.76 24.76 13.2 21.2 ],[32.88 32.88 40.88 40.88 32.88 ],[0"
	    ".931 0.946 0.973 ]);\npatch([13.2 24.76 32.76 21.2 13.2 ],[24.88 24.88 32.88 32.88 24.88 ],[1 1 1 ]);\npatch([21."
	    "2 48.76 40.76 32.76 24.76 13.2 21.2 ],[16.88 16.88 24.88 16.88 24.88 24.88 16.88 ],[0.931 0.946 0.973 ]);\nfprint"
	    "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text'"
	    ");"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    61
	    Type		    "edit"
	    Name		    "sg_list_contents"
	    Prompt		    " "
	    Value		    "{'table'=>{'AvailableMemories'=>'popup(<empty>)'}}"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    62
	    Type		    "edit"
	    Name		    "sg_blockgui_xml"
	    Prompt		    " "
	    Value		    ""
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"EDK Processor"
	Location		[484, 52, 926, 414]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"378"
	Block {
	  BlockType		  Reference
	  Name			  "AXI_ARESETN"
	  SID			  "1297:308"
	  Ports			  [1, 1]
	  Position		  [145, 195, 210, 215]
	  ZOrder		  260
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "1297:307"
	  Position		  [20, 195, 40, 215]
	  ZOrder		  259
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "1297:309"
	  Position		  [20, 260, 40, 280]
	  ZOrder		  261
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "1297:327"
	  Position		  [20, 875, 40, 895]
	  ZOrder		  279
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  SID			  "1297:329"
	  Position		  [20, 940, 40, 960]
	  ZOrder		  281
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  SID			  "1297:331"
	  Position		  [20, 1010, 40, 1030]
	  ZOrder		  283
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant13"
	  SID			  "1297:333"
	  Position		  [20, 1075, 40, 1095]
	  ZOrder		  285
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant14"
	  SID			  "1297:335"
	  Position		  [20, 1145, 40, 1165]
	  ZOrder		  287
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant15"
	  SID			  "1297:337"
	  Position		  [20, 1215, 40, 1235]
	  ZOrder		  289
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant16"
	  SID			  "1297:339"
	  Position		  [20, 1280, 40, 1300]
	  ZOrder		  291
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant17"
	  SID			  "1297:341"
	  Position		  [20, 1350, 40, 1370]
	  ZOrder		  293
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant18"
	  SID			  "1297:343"
	  Position		  [20, 1415, 40, 1435]
	  ZOrder		  295
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant19"
	  SID			  "1297:345"
	  Position		  [20, 1485, 40, 1505]
	  ZOrder		  297
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "1297:311"
	  Position		  [20, 330, 40, 350]
	  ZOrder		  263
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant20"
	  SID			  "1297:347"
	  Position		  [20, 1555, 40, 1575]
	  ZOrder		  299
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant21"
	  SID			  "1297:349"
	  Position		  [20, 1620, 40, 1640]
	  ZOrder		  301
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant22"
	  SID			  "1297:351"
	  Position		  [20, 1690, 40, 1710]
	  ZOrder		  303
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant23"
	  SID			  "1297:353"
	  Position		  [20, 1755, 40, 1775]
	  ZOrder		  305
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant24"
	  SID			  "1297:355"
	  Position		  [20, 1825, 40, 1845]
	  ZOrder		  307
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "1297:313"
	  Position		  [20, 395, 40, 415]
	  ZOrder		  265
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "1297:315"
	  Position		  [20, 465, 40, 485]
	  ZOrder		  267
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "1297:317"
	  Position		  [20, 535, 40, 555]
	  ZOrder		  269
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "1297:319"
	  Position		  [20, 600, 40, 620]
	  ZOrder		  271
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "1297:321"
	  Position		  [20, 670, 40, 690]
	  ZOrder		  273
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "1297:323"
	  Position		  [20, 735, 40, 755]
	  ZOrder		  275
	  ShowName		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "1297:325"
	  Position		  [20, 805, 40, 825]
	  ZOrder		  277
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  SID			  "1297:288"
	  Ports			  [0, 1]
	  Position		  [145, 1892, 205, 1948]
	  ZOrder		  240
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_RXDAT'"
	  init			  "0"
	  period		  "xlGetNormalizedPeriod()"
	  ownership		  "Owned and initialized elsewhere"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register1"
	  SID			  "1297:289"
	  Ports			  [0, 1]
	  Position		  [145, 1997, 205, 2053]
	  ZOrder		  241
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_DONE'"
	  init			  "0"
	  period		  "xlGetNormalizedPeriod()"
	  ownership		  "Owned and initialized elsewhere"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARADDR"
	  SID			  "1297:310"
	  Ports			  [1, 1]
	  Position		  [145, 260, 210, 280]
	  ZOrder		  262
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARBURST"
	  SID			  "1297:312"
	  Ports			  [1, 1]
	  Position		  [145, 330, 210, 350]
	  ZOrder		  264
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARCACHE"
	  SID			  "1297:314"
	  Ports			  [1, 1]
	  Position		  [145, 395, 210, 415]
	  ZOrder		  266
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARID"
	  SID			  "1297:316"
	  Ports			  [1, 1]
	  Position		  [145, 465, 210, 485]
	  ZOrder		  268
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARLEN"
	  SID			  "1297:318"
	  Ports			  [1, 1]
	  Position		  [145, 535, 210, 555]
	  ZOrder		  270
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARLOCK"
	  SID			  "1297:320"
	  Ports			  [1, 1]
	  Position		  [145, 600, 210, 620]
	  ZOrder		  272
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARPROT"
	  SID			  "1297:322"
	  Ports			  [1, 1]
	  Position		  [145, 670, 210, 690]
	  ZOrder		  274
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARREADY"
	  SID			  "1297:358"
	  Ports			  [1, 1]
	  Position		  [660, 50, 720, 70]
	  ZOrder		  310
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARSIZE"
	  SID			  "1297:324"
	  Ports			  [1, 1]
	  Position		  [145, 735, 210, 755]
	  ZOrder		  276
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_ARVALID"
	  SID			  "1297:326"
	  Ports			  [1, 1]
	  Position		  [145, 805, 210, 825]
	  ZOrder		  278
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWADDR"
	  SID			  "1297:328"
	  Ports			  [1, 1]
	  Position		  [145, 875, 210, 895]
	  ZOrder		  280
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWBURST"
	  SID			  "1297:330"
	  Ports			  [1, 1]
	  Position		  [145, 940, 210, 960]
	  ZOrder		  282
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWCACHE"
	  SID			  "1297:332"
	  Ports			  [1, 1]
	  Position		  [145, 1010, 210, 1030]
	  ZOrder		  284
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWID"
	  SID			  "1297:334"
	  Ports			  [1, 1]
	  Position		  [145, 1075, 210, 1095]
	  ZOrder		  286
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWLEN"
	  SID			  "1297:336"
	  Ports			  [1, 1]
	  Position		  [145, 1145, 210, 1165]
	  ZOrder		  288
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWLOCK"
	  SID			  "1297:338"
	  Ports			  [1, 1]
	  Position		  [145, 1215, 210, 1235]
	  ZOrder		  290
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "2"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWPROT"
	  SID			  "1297:340"
	  Ports			  [1, 1]
	  Position		  [145, 1280, 210, 1300]
	  ZOrder		  292
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWREADY"
	  SID			  "1297:360"
	  Ports			  [1, 1]
	  Position		  [660, 120, 720, 140]
	  ZOrder		  312
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWSIZE"
	  SID			  "1297:342"
	  Ports			  [1, 1]
	  Position		  [145, 1350, 210, 1370]
	  ZOrder		  294
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "3"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_AWVALID"
	  SID			  "1297:344"
	  Ports			  [1, 1]
	  Position		  [145, 1415, 210, 1435]
	  ZOrder		  296
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BID"
	  SID			  "1297:362"
	  Ports			  [1, 1]
	  Position		  [660, 185, 720, 205]
	  ZOrder		  314
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BREADY"
	  SID			  "1297:346"
	  Ports			  [1, 1]
	  Position		  [145, 1485, 210, 1505]
	  ZOrder		  298
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BRESP"
	  SID			  "1297:364"
	  Ports			  [1, 1]
	  Position		  [660, 255, 720, 275]
	  ZOrder		  316
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_BVALID"
	  SID			  "1297:366"
	  Ports			  [1, 1]
	  Position		  [660, 320, 720, 340]
	  ZOrder		  318
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RDATA"
	  SID			  "1297:368"
	  Ports			  [1, 1]
	  Position		  [660, 390, 720, 410]
	  ZOrder		  320
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RID"
	  SID			  "1297:370"
	  Ports			  [1, 1]
	  Position		  [660, 460, 720, 480]
	  ZOrder		  322
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RLAST"
	  SID			  "1297:372"
	  Ports			  [1, 1]
	  Position		  [660, 525, 720, 545]
	  ZOrder		  324
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RREADY"
	  SID			  "1297:348"
	  Ports			  [1, 1]
	  Position		  [145, 1555, 210, 1575]
	  ZOrder		  300
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RRESP"
	  SID			  "1297:374"
	  Ports			  [1, 1]
	  Position		  [660, 595, 720, 615]
	  ZOrder		  326
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_RVALID"
	  SID			  "1297:376"
	  Ports			  [1, 1]
	  Position		  [660, 660, 720, 680]
	  ZOrder		  328
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WDATA"
	  SID			  "1297:350"
	  Ports			  [1, 1]
	  Position		  [145, 1620, 210, 1640]
	  ZOrder		  302
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WLAST"
	  SID			  "1297:352"
	  Ports			  [1, 1]
	  Position		  [145, 1690, 210, 1710]
	  ZOrder		  304
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WREADY"
	  SID			  "1297:378"
	  Ports			  [1, 1]
	  Position		  [660, 730, 720, 750]
	  ZOrder		  330
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WSTRB"
	  SID			  "1297:354"
	  Ports			  [1, 1]
	  Position		  [145, 1755, 210, 1775]
	  ZOrder		  306
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "S_AXI_WVALID"
	  SID			  "1297:356"
	  Ports			  [1, 1]
	  Position		  [145, 1825, 210, 1845]
	  ZOrder		  308
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetNormalizedPeriod()"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "1297:357"
	  Position		  [820, 50, 840, 70]
	  ZOrder		  309
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "1297:359"
	  Position		  [820, 120, 840, 140]
	  ZOrder		  311
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  SID			  "1297:377"
	  Position		  [820, 730, 840, 750]
	  ZOrder		  329
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1297:361"
	  Position		  [820, 185, 840, 205]
	  ZOrder		  313
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "1297:363"
	  Position		  [820, 255, 840, 275]
	  ZOrder		  315
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "1297:365"
	  Position		  [820, 320, 840, 340]
	  ZOrder		  317
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "1297:367"
	  Position		  [820, 390, 840, 410]
	  ZOrder		  319
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "1297:369"
	  Position		  [820, 460, 840, 480]
	  ZOrder		  321
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "1297:371"
	  Position		  [820, 525, 840, 545]
	  ZOrder		  323
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "1297:373"
	  Position		  [820, 595, 840, 615]
	  ZOrder		  325
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  SID			  "1297:375"
	  Position		  [820, 660, 840, 680]
	  ZOrder		  327
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  SID			  "1297:290"
	  Ports			  [2, 1]
	  Position		  [660, 797, 720, 853]
	  ZOrder		  242
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_CONTROLLER_CONFIG_R'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  SID			  "1297:291"
	  Ports			  [2, 1]
	  Position		  [660, 902, 720, 958]
	  ZOrder		  243
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_SRCSEL'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register10"
	  SID			  "1297:300"
	  Ports			  [2, 1]
	  Position		  [660, 1852, 720, 1908]
	  ZOrder		  252
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_SPIWAITDELAYCOUNT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register11"
	  SID			  "1297:301"
	  Ports			  [2, 1]
	  Position		  [660, 1957, 720, 2013]
	  ZOrder		  253
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_RXSWITCHINGDELAYCOUNT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register12"
	  SID			  "1297:302"
	  Ports			  [2, 1]
	  Position		  [660, 2062, 720, 2118]
	  ZOrder		  254
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_SWITCHINGDELAYCOUNT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register13"
	  SID			  "1297:303"
	  Ports			  [2, 1]
	  Position		  [660, 2167, 720, 2223]
	  ZOrder		  255
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_ADAPTER_GPIO'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register14"
	  SID			  "1297:304"
	  Ports			  [2, 1]
	  Position		  [660, 2272, 720, 2328]
	  ZOrder		  256
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_LED'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register15"
	  SID			  "1297:305"
	  Ports			  [2, 1]
	  Position		  [660, 2377, 720, 2433]
	  ZOrder		  257
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_RST'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register16"
	  SID			  "1297:306"
	  Ports			  [2, 1]
	  Position		  [660, 2482, 720, 2538]
	  ZOrder		  258
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SETTINGS'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register2"
	  SID			  "1297:292"
	  Ports			  [2, 1]
	  Position		  [660, 1007, 720, 1063]
	  ZOrder		  244
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_GO'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register3"
	  SID			  "1297:293"
	  Ports			  [2, 1]
	  Position		  [660, 1117, 720, 1173]
	  ZOrder		  245
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_COS_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register4"
	  SID			  "1297:294"
	  Ports			  [2, 1]
	  Position		  [660, 1222, 720, 1278]
	  ZOrder		  246
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_GAIN_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register5"
	  SID			  "1297:295"
	  Ports			  [2, 1]
	  Position		  [660, 1327, 720, 1383]
	  ZOrder		  247
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_TXDAT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register6"
	  SID			  "1297:296"
	  Ports			  [2, 1]
	  Position		  [660, 1432, 720, 1488]
	  ZOrder		  248
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_SIN_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register7"
	  SID			  "1297:297"
	  Ports			  [2, 1]
	  Position		  [660, 1537, 720, 1593]
	  ZOrder		  249
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_COS_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register8"
	  SID			  "1297:298"
	  Ports			  [2, 1]
	  Position		  [660, 1642, 720, 1698]
	  ZOrder		  250
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_GAIN_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register9"
	  SID			  "1297:299"
	  Ports			  [2, 1]
	  Position		  [660, 1747, 720, 1803]
	  ZOrder		  251
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_SIN_MULT'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "memmap"
	  SID			  "1297:287"
	  Ports			  [44, 45]
	  Position		  [310, 672, 560, 2028]
	  ZOrder		  239
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsEDKLib_r4/EDK Core"
	  SourceType		  "Xilinx EDK Core Block"
	  infoedit		  "For use with EDK Processor block."
	  sim_method		  "Inactive"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  xmp			  "xmp"
	  blockname		  "blockname"
	  dual_clock		  "dual_clock"
	  procinfo		  "procinfo"
	  bus_type		  "bus_type"
	  memxtable		  "memxtable"
	  memmap_hdlcontent	  "library IEEE;\nuse IEEE.std_logic_1164.all;\nuse IEEE.numeric_std.all;\n\nentity axi_sgiface i"
	  "s\n    generic (\n        -- AXI specific.\n        -- TODO: need to figure out a way to pass these generics from o"
	  "utside\n        C_S_AXI_SUPPORT_BURST   : integer := 0;\n        -- TODO: fix the internal ID width to 8\n        C"
	  "_S_AXI_ID_WIDTH        : integer := 8;\n        C_S_AXI_DATA_WIDTH      : integer := 32;\n        C_S_AXI_ADDR_WIDT"
	  "H      : integer := 32;\n        C_S_AXI_TOTAL_ADDR_LEN  : integer := 12;\n        C_S_AXI_LINEAR_ADDR_LEN : intege"
	  "r := 8;\n        C_S_AXI_BANK_ADDR_LEN   : integer := 2;\n        C_S_AXI_AWLEN_WIDTH     : integer := 8;\n        "
	  "C_S_AXI_ARLEN_WIDTH     : integer := 8\n    );\n    port (\n        -- General.\n        AXI_AClk      : in  std_lo"
	  "gic;\n        AXI_AResetN    : in  std_logic;\n        -- not used\n        AXI_Ce        : in  std_logic;\n  \n   "
	  "     -- AXI Port.\n        S_AXI_AWADDR  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);\n        S_AXI_AWID"
	  "    : in  std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n        S_AXI_AWLEN   : in  std_logic_vector(C_S_AXI_AWLE"
	  "N_WIDTH-1 downto 0);\n        S_AXI_AWSIZE  : in  std_logic_vector(2 downto 0);\n        S_AXI_AWBURST : in  std_lo"
	  "gic_vector(1 downto 0);\n        S_AXI_AWLOCK  : in  std_logic_vector(1 downto 0);\n        S_AXI_AWCACHE : in  std"
	  "_logic_vector(3 downto 0);\n        S_AXI_AWPROT  : in  std_logic_vector(2 downto 0);\n        S_AXI_AWVALID : in  "
	  "std_logic;\n        S_AXI_AWREADY : out std_logic;\n        \n        S_AXI_WLAST   : in  std_logic;\n        S_AXI"
	  "_WDATA   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n        S_AXI_WSTRB   : in  std_logic_vector((C_S_"
	  "AXI_DATA_WIDTH/8)-1 downto 0);\n        S_AXI_WVALID  : in  std_logic;\n        S_AXI_WREADY  : out std_logic;\n   "
	  "     \n        S_AXI_BRESP   : out std_logic_vector(1 downto 0);\n        S_AXI_BID     : out std_logic_vector(C_S_"
	  "AXI_ID_WIDTH-1 downto 0);\n        S_AXI_BVALID  : out std_logic;\n        S_AXI_BREADY  : in  std_logic;\n        "
	  "\n        S_AXI_ARADDR  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);\n        S_AXI_ARID    : in  std_log"
	  "ic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n        S_AXI_ARLEN   : in  std_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto "
	  "0);\n        S_AXI_ARSIZE  : in  std_logic_vector(2 downto 0);\n        S_AXI_ARBURST : in  std_logic_vector(1 down"
	  "to 0);\n        S_AXI_ARLOCK  : in  std_logic_vector(1 downto 0);\n        S_AXI_ARCACHE : in  std_logic_vector(3 d"
	  "ownto 0);\n        S_AXI_ARPROT  : in  std_logic_vector(2 downto 0);\n        S_AXI_ARVALID : in  std_logic;\n     "
	  "   S_AXI_ARREADY : out std_logic;\n        \n        -- 'From Register'\n        -- 'VOLO_SPI_RXDAT'\n        sm_VO"
	  "LO_SPI_RXDAT_dout : in std_logic_vector(32-1 downto 0);\n        -- 'VOLO_SPI_DONE'\n        sm_VOLO_SPI_DONE_dout "
	  ": in std_logic_vector(1-1 downto 0);\n        -- 'To Register'\n        -- 'VOLO_CONTROLLER_CONFIG_R'\n        sm_V"
	  "OLO_CONTROLLER_CONFIG_R_dout : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_CONTROLLER_CONFIG_R_din  : out "
	  "std_logic_vector(32-1 downto 0);\n        sm_VOLO_CONTROLLER_CONFIG_R_en   : out std_logic;\n        -- 'VOLO_SPI_S"
	  "RCSEL'\n        sm_VOLO_SPI_SRCSEL_dout : in std_logic_vector(1-1 downto 0);\n        sm_VOLO_SPI_SRCSEL_din  : out"
	  " std_logic_vector(1-1 downto 0);\n        sm_VOLO_SPI_SRCSEL_en   : out std_logic;\n        -- 'VOLO_SPI_GO'\n     "
	  "   sm_VOLO_SPI_GO_dout : in std_logic_vector(1-1 downto 0);\n        sm_VOLO_SPI_GO_din  : out std_logic_vector(1-1"
	  " downto 0);\n        sm_VOLO_SPI_GO_en   : out std_logic;\n        -- 'VOLO_RX_COS_MULT'\n        sm_VOLO_RX_COS_MU"
	  "LT_dout : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_RX_COS_MULT_din  : out std_logic_vector(32-1 downto "
	  "0);\n        sm_VOLO_RX_COS_MULT_en   : out std_logic;\n        -- 'VOLO_RX_GAIN_MULT'\n        sm_VOLO_RX_GAIN_MUL"
	  "T_dout : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_RX_GAIN_MULT_din  : out std_logic_vector(32-1 downto "
	  "0);\n        sm_VOLO_RX_GAIN_MULT_en   : out std_logic;\n        -- 'VOLO_SPI_TXDAT'\n        sm_VOLO_SPI_TXDAT_dou"
	  "t : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_SPI_TXDAT_din  : out std_logic_vector(32-1 downto 0);\n   "
	  "     sm_VOLO_SPI_TXDAT_en   : out std_logic;\n        -- 'VOLO_RX_SIN_MULT'\n        sm_VOLO_RX_SIN_MULT_dout : in "
	  "std_logic_vector(32-1 downto 0);\n        sm_VOLO_RX_SIN_MULT_din  : out std_logic_vector(32-1 downto 0);\n        "
	  "sm_VOLO_RX_SIN_MULT_en   : out std_logic;\n        -- 'VOLO_TX_COS_MULT'\n        sm_VOLO_TX_COS_MULT_dout : in std"
	  "_logic_vector(32-1 downto 0);\n        sm_VOLO_TX_COS_MULT_din  : out std_logic_vector(32-1 downto 0);\n        sm_"
	  "VOLO_TX_COS_MULT_en   : out std_logic;\n        -- 'VOLO_TX_GAIN_MULT'\n        sm_VOLO_TX_GAIN_MULT_dout : in std_"
	  "logic_vector(32-1 downto 0);\n        sm_VOLO_TX_GAIN_MULT_din  : out std_logic_vector(32-1 downto 0);\n        sm_"
	  "VOLO_TX_GAIN_MULT_en   : out std_logic;\n        -- 'VOLO_TX_SIN_MULT'\n        sm_VOLO_TX_SIN_MULT_dout : in std_l"
	  "ogic_vector(32-1 downto 0);\n        sm_VOLO_TX_SIN_MULT_din  : out std_logic_vector(32-1 downto 0);\n        sm_VO"
	  "LO_TX_SIN_MULT_en   : out std_logic;\n        -- 'WSD_SPIWAITDELAYCOUNT'\n        sm_WSD_SPIWAITDELAYCOUNT_dout : i"
	  "n std_logic_vector(32-1 downto 0);\n        sm_WSD_SPIWAITDELAYCOUNT_din  : out std_logic_vector(32-1 downto 0);\n "
	  "       sm_WSD_SPIWAITDELAYCOUNT_en   : out std_logic;\n        -- 'WSD_RXSWITCHINGDELAYCOUNT'\n        sm_WSD_RXSWI"
	  "TCHINGDELAYCOUNT_dout : in std_logic_vector(32-1 downto 0);\n        sm_WSD_RXSWITCHINGDELAYCOUNT_din  : out std_lo"
	  "gic_vector(32-1 downto 0);\n        sm_WSD_RXSWITCHINGDELAYCOUNT_en   : out std_logic;\n        -- 'WSD_SWITCHINGDE"
	  "LAYCOUNT'\n        sm_WSD_SWITCHINGDELAYCOUNT_dout : in std_logic_vector(32-1 downto 0);\n        sm_WSD_SWITCHINGD"
	  "ELAYCOUNT_din  : out std_logic_vector(32-1 downto 0);\n        sm_WSD_SWITCHINGDELAYCOUNT_en   : out std_logic;\n  "
	  "      -- 'VOLO_ADAPTER_GPIO'\n        sm_VOLO_ADAPTER_GPIO_dout : in std_logic_vector(32-1 downto 0);\n        sm_V"
	  "OLO_ADAPTER_GPIO_din  : out std_logic_vector(32-1 downto 0);\n        sm_VOLO_ADAPTER_GPIO_en   : out std_logic;\n "
	  "       -- 'VOLO_LED'\n        sm_VOLO_LED_dout : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_LED_din  : ou"
	  "t std_logic_vector(32-1 downto 0);\n        sm_VOLO_LED_en   : out std_logic;\n        -- 'VOLO_SPI_RST'\n        s"
	  "m_VOLO_SPI_RST_dout : in std_logic_vector(1-1 downto 0);\n        sm_VOLO_SPI_RST_din  : out std_logic_vector(1-1 d"
	  "ownto 0);\n        sm_VOLO_SPI_RST_en   : out std_logic;\n        -- 'VOLO_SETTINGS'\n        sm_VOLO_SETTINGS_dout"
	  " : in std_logic_vector(32-1 downto 0);\n        sm_VOLO_SETTINGS_din  : out std_logic_vector(32-1 downto 0);\n     "
	  "   sm_VOLO_SETTINGS_en   : out std_logic;\n        -- 'From FIFO'\n        -- 'To FIFO'\n        -- 'Shared Memory'"
	  "\n\n        S_AXI_RLAST   : out std_logic;\n        S_AXI_RID     : out std_logic_vector(C_S_AXI_ID_WIDTH-1 downto "
	  "0);\n        S_AXI_RDATA   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n        S_AXI_RRESP   : out std_"
	  "logic_vector(1 downto 0);\n        S_AXI_RVALID  : out std_logic;\n        S_AXI_RREADY  : in  std_logic\n    );\ne"
	  "nd entity axi_sgiface;\n\narchitecture IMP of axi_sgiface is\n\n-- Internal signals for write channel.\nsignal S_AX"
	  "I_BVALID_i       : std_logic;\nsignal S_AXI_BID_i          : std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\nsignal"
	  " S_AXI_WREADY_i       : std_logic;\n  \n-- Internal signals for read channels.\nsignal S_AXI_ARLEN_i        : std_l"
	  "ogic_vector(C_S_AXI_ARLEN_WIDTH-1 downto 0);\nsignal S_AXI_RLAST_i        : std_logic;\nsignal S_AXI_RREADY_i      "
	  " : std_logic;\nsignal S_AXI_RVALID_i       : std_logic;\nsignal S_AXI_RDATA_i        : std_logic_vector(C_S_AXI_DAT"
	  "A_WIDTH-1 downto 0);\nsignal S_AXI_RID_i          : std_logic_vector(C_S_AXI_ID_WIDTH-1 downto 0);\n\n-- for read c"
	  "hannel\nsignal read_bank_addr_i     : std_logic_vector(C_S_AXI_BANK_ADDR_LEN-1 downto 0);\nsignal read_linear_addr_"
	  "i   : std_logic_vector(C_S_AXI_LINEAR_ADDR_LEN-1 downto 0);\n-- for write channel\nsignal write_bank_addr_i    : st"
	  "d_logic_vector(C_S_AXI_BANK_ADDR_LEN-1 downto 0);\nsignal write_linear_addr_i  : std_logic_vector(C_S_AXI_LINEAR_AD"
	  "DR_LEN-1 downto 0);\n\nsignal reg_bank_out_i       : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal fifo_"
	  "bank_out_i      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal shmem_bank_out_i     : std_logic_vector("
	  "C_S_AXI_DATA_WIDTH-1 downto 0);\n    \n-- 'From Register'\n-- 'VOLO_SPI_RXDAT'\nsignal sm_VOLO_SPI_RXDAT_dout_i  : "
	  "std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_SPI_DONE'\nsignal sm_VOLO_SPI_DONE_dout_i  : std_logic_v"
	  "ector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'To Register'\n-- 'VOLO_CONTROLLER_CONFIG_R'\nsignal sm_VOLO_CONTROLLER_C"
	  "ONFIG_R_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_CONTROLLER_CONFIG_R_en_i    : st"
	  "d_logic;\nsignal sm_VOLO_CONTROLLER_CONFIG_R_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_S"
	  "PI_SRCSEL'\nsignal sm_VOLO_SPI_SRCSEL_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_SP"
	  "I_SRCSEL_en_i    : std_logic;\nsignal sm_VOLO_SPI_SRCSEL_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);"
	  "\n-- 'VOLO_SPI_GO'\nsignal sm_VOLO_SPI_GO_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOL"
	  "O_SPI_GO_en_i    : std_logic;\nsignal sm_VOLO_SPI_GO_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n--"
	  " 'VOLO_RX_COS_MULT'\nsignal sm_VOLO_RX_COS_MULT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal "
	  "sm_VOLO_RX_COS_MULT_en_i    : std_logic;\nsignal sm_VOLO_RX_COS_MULT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-"
	  "1 downto 0);\n-- 'VOLO_RX_GAIN_MULT'\nsignal sm_VOLO_RX_GAIN_MULT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 d"
	  "ownto 0);\nsignal sm_VOLO_RX_GAIN_MULT_en_i    : std_logic;\nsignal sm_VOLO_RX_GAIN_MULT_dout_i  : std_logic_vector"
	  "(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_SPI_TXDAT'\nsignal sm_VOLO_SPI_TXDAT_din_i   : std_logic_vector(C_S_AXI_"
	  "DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_SPI_TXDAT_en_i    : std_logic;\nsignal sm_VOLO_SPI_TXDAT_dout_i  : std_logi"
	  "c_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_RX_SIN_MULT'\nsignal sm_VOLO_RX_SIN_MULT_din_i   : std_logic_vec"
	  "tor(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_RX_SIN_MULT_en_i    : std_logic;\nsignal sm_VOLO_RX_SIN_MULT_do"
	  "ut_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_TX_COS_MULT'\nsignal sm_VOLO_TX_COS_MULT_din_i  "
	  " : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_TX_COS_MULT_en_i    : std_logic;\nsignal sm_VOL"
	  "O_TX_COS_MULT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_TX_GAIN_MULT'\nsignal sm_VOLO_TX"
	  "_GAIN_MULT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_TX_GAIN_MULT_en_i    : std_lo"
	  "gic;\nsignal sm_VOLO_TX_GAIN_MULT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_TX_SIN_MULT'"
	  "\nsignal sm_VOLO_TX_SIN_MULT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_VOLO_TX_SIN_MULT"
	  "_en_i    : std_logic;\nsignal sm_VOLO_TX_SIN_MULT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'W"
	  "SD_SPIWAITDELAYCOUNT'\nsignal sm_WSD_SPIWAITDELAYCOUNT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n"
	  "signal sm_WSD_SPIWAITDELAYCOUNT_en_i    : std_logic;\nsignal sm_WSD_SPIWAITDELAYCOUNT_dout_i  : std_logic_vector(C_"
	  "S_AXI_DATA_WIDTH-1 downto 0);\n-- 'WSD_RXSWITCHINGDELAYCOUNT'\nsignal sm_WSD_RXSWITCHINGDELAYCOUNT_din_i   : std_lo"
	  "gic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_WSD_RXSWITCHINGDELAYCOUNT_en_i    : std_logic;\nsignal sm_WSD"
	  "_RXSWITCHINGDELAYCOUNT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'WSD_SWITCHINGDELAYCOUNT'\nsi"
	  "gnal sm_WSD_SWITCHINGDELAYCOUNT_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);\nsignal sm_WSD_SWITCHING"
	  "DELAYCOUNT_en_i    : std_logic;\nsignal sm_WSD_SWITCHINGDELAYCOUNT_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 "
	  "downto 0);\n-- 'VOLO_ADAPTER_GPIO'\nsignal sm_VOLO_ADAPTER_GPIO_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 dow"
	  "nto 0);\nsignal sm_VOLO_ADAPTER_GPIO_en_i    : std_logic;\nsignal sm_VOLO_ADAPTER_GPIO_dout_i  : std_logic_vector(C"
	  "_S_AXI_DATA_WIDTH-1 downto 0);\n-- 'VOLO_LED'\nsignal sm_VOLO_LED_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 d"
	  "ownto 0);\nsignal sm_VOLO_LED_en_i    : std_logic;\nsignal sm_VOLO_LED_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDT"
	  "H-1 downto 0);\n-- 'VOLO_SPI_RST'\nsignal sm_VOLO_SPI_RST_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0)"
	  ";\nsignal sm_VOLO_SPI_RST_en_i    : std_logic;\nsignal sm_VOLO_SPI_RST_dout_i  : std_logic_vector(C_S_AXI_DATA_WIDT"
	  "H-1 downto 0);\n-- 'VOLO_SETTINGS'\nsignal sm_VOLO_SETTINGS_din_i   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto "
	  "0);\nsignal sm_VOLO_SETTINGS_en_i    : std_logic;\nsignal sm_VOLO_SETTINGS_dout_i  : std_logic_vector(C_S_AXI_DATA_"
	  "WIDTH-1 downto 0);\n-- 'From FIFO'\n-- 'To FIFO'\n-- 'Shared Memory'\n\ntype t_read_state is (IDLE, READ_PREP, READ"
	  "_DATA);\nsignal read_state : t_read_state;\n\ntype t_write_state is (IDLE, WRITE_DATA, WRITE_RESPONSE);\nsignal wri"
	  "te_state : t_write_state;\n\ntype t_memmap_state is (READ, WRITE);\nsignal memmap_state : t_memmap_state;\n\nconsta"
	  "nt C_READ_PREP_DELAY : std_logic_vector(1 downto 0) := \"11\";\n\nsignal read_prep_counter : std_logic_vector(1 dow"
	  "nto 0);\nsignal read_addr_counter : std_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto 0);\nsignal read_data_counter : s"
	  "td_logic_vector(C_S_AXI_ARLEN_WIDTH-1 downto 0);\n\n-- enable of shared BRAMs\nsignal s_shram_en : std_logic;\n\nsi"
	  "gnal write_addr_valid : std_logic;\nsignal write_ready : std_logic;\n\n-- 're' of From/To FIFOs\nsignal s_fifo_re :"
	  " std_logic;\n-- 'we' of To FIFOs\nsignal s_fifo_we : std_logic;\n\nbegin\n\n-- enable for 'Shared Memory' blocks\n\n"
	  "-- conversion to match with the data bus width\n-- 'From Register'\n-- 'VOLO_SPI_RXDAT'\ngen_sm_VOLO_SPI_RXDAT_dout"
	  "_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_SPI_RXDAT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others "
	  "=> '0');\nend generate gen_sm_VOLO_SPI_RXDAT_dout_i;\nsm_VOLO_SPI_RXDAT_dout_i(32-1 downto 0) <= sm_VOLO_SPI_RXDAT_"
	  "dout;\n-- 'VOLO_SPI_DONE'\ngen_sm_VOLO_SPI_DONE_dout_i: if (1 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_SPI_DONE_"
	  "dout_i(C_S_AXI_DATA_WIDTH-1 downto 1) <= (others => '0');\nend generate gen_sm_VOLO_SPI_DONE_dout_i;\nsm_VOLO_SPI_D"
	  "ONE_dout_i(1-1 downto 0) <= sm_VOLO_SPI_DONE_dout;\n-- 'To Register'\n-- 'VOLO_CONTROLLER_CONFIG_R'\nsm_VOLO_CONTRO"
	  "LLER_CONFIG_R_din     <= sm_VOLO_CONTROLLER_CONFIG_R_din_i(32-1 downto 0);\nsm_VOLO_CONTROLLER_CONFIG_R_en      <= "
	  "sm_VOLO_CONTROLLER_CONFIG_R_en_i;\ngen_sm_VOLO_CONTROLLER_CONFIG_R_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n "
	  "   sm_VOLO_CONTROLLER_CONFIG_R_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO"
	  "_CONTROLLER_CONFIG_R_dout_i;\nsm_VOLO_CONTROLLER_CONFIG_R_dout_i(32-1 downto 0) <= sm_VOLO_CONTROLLER_CONFIG_R_dout"
	  ";\n-- 'VOLO_SPI_SRCSEL'\nsm_VOLO_SPI_SRCSEL_din     <= sm_VOLO_SPI_SRCSEL_din_i(1-1 downto 0);\nsm_VOLO_SPI_SRCSEL_"
	  "en      <= sm_VOLO_SPI_SRCSEL_en_i;\ngen_sm_VOLO_SPI_SRCSEL_dout_i: if (1 < C_S_AXI_DATA_WIDTH) generate\n    sm_VO"
	  "LO_SPI_SRCSEL_dout_i(C_S_AXI_DATA_WIDTH-1 downto 1) <= (others => '0');\nend generate gen_sm_VOLO_SPI_SRCSEL_dout_i"
	  ";\nsm_VOLO_SPI_SRCSEL_dout_i(1-1 downto 0) <= sm_VOLO_SPI_SRCSEL_dout;\n-- 'VOLO_SPI_GO'\nsm_VOLO_SPI_GO_din     <="
	  " sm_VOLO_SPI_GO_din_i(1-1 downto 0);\nsm_VOLO_SPI_GO_en      <= sm_VOLO_SPI_GO_en_i;\ngen_sm_VOLO_SPI_GO_dout_i: if"
	  " (1 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_SPI_GO_dout_i(C_S_AXI_DATA_WIDTH-1 downto 1) <= (others => '0');\ne"
	  "nd generate gen_sm_VOLO_SPI_GO_dout_i;\nsm_VOLO_SPI_GO_dout_i(1-1 downto 0) <= sm_VOLO_SPI_GO_dout;\n-- 'VOLO_RX_CO"
	  "S_MULT'\nsm_VOLO_RX_COS_MULT_din     <= sm_VOLO_RX_COS_MULT_din_i(32-1 downto 0);\nsm_VOLO_RX_COS_MULT_en      <= s"
	  "m_VOLO_RX_COS_MULT_en_i;\ngen_sm_VOLO_RX_COS_MULT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_RX_COS"
	  "_MULT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_RX_COS_MULT_dout_i;\nsm_"
	  "VOLO_RX_COS_MULT_dout_i(32-1 downto 0) <= sm_VOLO_RX_COS_MULT_dout;\n-- 'VOLO_RX_GAIN_MULT'\nsm_VOLO_RX_GAIN_MULT_d"
	  "in     <= sm_VOLO_RX_GAIN_MULT_din_i(32-1 downto 0);\nsm_VOLO_RX_GAIN_MULT_en      <= sm_VOLO_RX_GAIN_MULT_en_i;\ng"
	  "en_sm_VOLO_RX_GAIN_MULT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_RX_GAIN_MULT_dout_i(C_S_AXI_DATA"
	  "_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_RX_GAIN_MULT_dout_i;\nsm_VOLO_RX_GAIN_MULT_dout_i"
	  "(32-1 downto 0) <= sm_VOLO_RX_GAIN_MULT_dout;\n-- 'VOLO_SPI_TXDAT'\nsm_VOLO_SPI_TXDAT_din     <= sm_VOLO_SPI_TXDAT_"
	  "din_i(32-1 downto 0);\nsm_VOLO_SPI_TXDAT_en      <= sm_VOLO_SPI_TXDAT_en_i;\ngen_sm_VOLO_SPI_TXDAT_dout_i: if (32 <"
	  " C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_SPI_TXDAT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nen"
	  "d generate gen_sm_VOLO_SPI_TXDAT_dout_i;\nsm_VOLO_SPI_TXDAT_dout_i(32-1 downto 0) <= sm_VOLO_SPI_TXDAT_dout;\n-- 'V"
	  "OLO_RX_SIN_MULT'\nsm_VOLO_RX_SIN_MULT_din     <= sm_VOLO_RX_SIN_MULT_din_i(32-1 downto 0);\nsm_VOLO_RX_SIN_MULT_en "
	  "     <= sm_VOLO_RX_SIN_MULT_en_i;\ngen_sm_VOLO_RX_SIN_MULT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VO"
	  "LO_RX_SIN_MULT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_RX_SIN_MULT_dou"
	  "t_i;\nsm_VOLO_RX_SIN_MULT_dout_i(32-1 downto 0) <= sm_VOLO_RX_SIN_MULT_dout;\n-- 'VOLO_TX_COS_MULT'\nsm_VOLO_TX_COS"
	  "_MULT_din     <= sm_VOLO_TX_COS_MULT_din_i(32-1 downto 0);\nsm_VOLO_TX_COS_MULT_en      <= sm_VOLO_TX_COS_MULT_en_i"
	  ";\ngen_sm_VOLO_TX_COS_MULT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_TX_COS_MULT_dout_i(C_S_AXI_DA"
	  "TA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_TX_COS_MULT_dout_i;\nsm_VOLO_TX_COS_MULT_dout_i"
	  "(32-1 downto 0) <= sm_VOLO_TX_COS_MULT_dout;\n-- 'VOLO_TX_GAIN_MULT'\nsm_VOLO_TX_GAIN_MULT_din     <= sm_VOLO_TX_GA"
	  "IN_MULT_din_i(32-1 downto 0);\nsm_VOLO_TX_GAIN_MULT_en      <= sm_VOLO_TX_GAIN_MULT_en_i;\ngen_sm_VOLO_TX_GAIN_MULT"
	  "_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_TX_GAIN_MULT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= "
	  "(others => '0');\nend generate gen_sm_VOLO_TX_GAIN_MULT_dout_i;\nsm_VOLO_TX_GAIN_MULT_dout_i(32-1 downto 0) <= sm_V"
	  "OLO_TX_GAIN_MULT_dout;\n-- 'VOLO_TX_SIN_MULT'\nsm_VOLO_TX_SIN_MULT_din     <= sm_VOLO_TX_SIN_MULT_din_i(32-1 downto"
	  " 0);\nsm_VOLO_TX_SIN_MULT_en      <= sm_VOLO_TX_SIN_MULT_en_i;\ngen_sm_VOLO_TX_SIN_MULT_dout_i: if (32 < C_S_AXI_DA"
	  "TA_WIDTH) generate\n    sm_VOLO_TX_SIN_MULT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generat"
	  "e gen_sm_VOLO_TX_SIN_MULT_dout_i;\nsm_VOLO_TX_SIN_MULT_dout_i(32-1 downto 0) <= sm_VOLO_TX_SIN_MULT_dout;\n-- 'WSD_"
	  "SPIWAITDELAYCOUNT'\nsm_WSD_SPIWAITDELAYCOUNT_din     <= sm_WSD_SPIWAITDELAYCOUNT_din_i(32-1 downto 0);\nsm_WSD_SPIW"
	  "AITDELAYCOUNT_en      <= sm_WSD_SPIWAITDELAYCOUNT_en_i;\ngen_sm_WSD_SPIWAITDELAYCOUNT_dout_i: if (32 < C_S_AXI_DATA"
	  "_WIDTH) generate\n    sm_WSD_SPIWAITDELAYCOUNT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend gene"
	  "rate gen_sm_WSD_SPIWAITDELAYCOUNT_dout_i;\nsm_WSD_SPIWAITDELAYCOUNT_dout_i(32-1 downto 0) <= sm_WSD_SPIWAITDELAYCOU"
	  "NT_dout;\n-- 'WSD_RXSWITCHINGDELAYCOUNT'\nsm_WSD_RXSWITCHINGDELAYCOUNT_din     <= sm_WSD_RXSWITCHINGDELAYCOUNT_din_"
	  "i(32-1 downto 0);\nsm_WSD_RXSWITCHINGDELAYCOUNT_en      <= sm_WSD_RXSWITCHINGDELAYCOUNT_en_i;\ngen_sm_WSD_RXSWITCHI"
	  "NGDELAYCOUNT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_WSD_RXSWITCHINGDELAYCOUNT_dout_i(C_S_AXI_DATA_WI"
	  "DTH-1 downto 32) <= (others => '0');\nend generate gen_sm_WSD_RXSWITCHINGDELAYCOUNT_dout_i;\nsm_WSD_RXSWITCHINGDELA"
	  "YCOUNT_dout_i(32-1 downto 0) <= sm_WSD_RXSWITCHINGDELAYCOUNT_dout;\n-- 'WSD_SWITCHINGDELAYCOUNT'\nsm_WSD_SWITCHINGD"
	  "ELAYCOUNT_din     <= sm_WSD_SWITCHINGDELAYCOUNT_din_i(32-1 downto 0);\nsm_WSD_SWITCHINGDELAYCOUNT_en      <= sm_WSD"
	  "_SWITCHINGDELAYCOUNT_en_i;\ngen_sm_WSD_SWITCHINGDELAYCOUNT_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_WS"
	  "D_SWITCHINGDELAYCOUNT_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_WSD_SWITCHING"
	  "DELAYCOUNT_dout_i;\nsm_WSD_SWITCHINGDELAYCOUNT_dout_i(32-1 downto 0) <= sm_WSD_SWITCHINGDELAYCOUNT_dout;\n-- 'VOLO_"
	  "ADAPTER_GPIO'\nsm_VOLO_ADAPTER_GPIO_din     <= sm_VOLO_ADAPTER_GPIO_din_i(32-1 downto 0);\nsm_VOLO_ADAPTER_GPIO_en "
	  "     <= sm_VOLO_ADAPTER_GPIO_en_i;\ngen_sm_VOLO_ADAPTER_GPIO_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_"
	  "VOLO_ADAPTER_GPIO_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_ADAPTER_GPIO"
	  "_dout_i;\nsm_VOLO_ADAPTER_GPIO_dout_i(32-1 downto 0) <= sm_VOLO_ADAPTER_GPIO_dout;\n-- 'VOLO_LED'\nsm_VOLO_LED_din "
	  "    <= sm_VOLO_LED_din_i(32-1 downto 0);\nsm_VOLO_LED_en      <= sm_VOLO_LED_en_i;\ngen_sm_VOLO_LED_dout_i: if (32 "
	  "< C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_LED_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend gen"
	  "erate gen_sm_VOLO_LED_dout_i;\nsm_VOLO_LED_dout_i(32-1 downto 0) <= sm_VOLO_LED_dout;\n-- 'VOLO_SPI_RST'\nsm_VOLO_S"
	  "PI_RST_din     <= sm_VOLO_SPI_RST_din_i(1-1 downto 0);\nsm_VOLO_SPI_RST_en      <= sm_VOLO_SPI_RST_en_i;\ngen_sm_VO"
	  "LO_SPI_RST_dout_i: if (1 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO_SPI_RST_dout_i(C_S_AXI_DATA_WIDTH-1 downto 1) "
	  "<= (others => '0');\nend generate gen_sm_VOLO_SPI_RST_dout_i;\nsm_VOLO_SPI_RST_dout_i(1-1 downto 0) <= sm_VOLO_SPI_"
	  "RST_dout;\n-- 'VOLO_SETTINGS'\nsm_VOLO_SETTINGS_din     <= sm_VOLO_SETTINGS_din_i(32-1 downto 0);\nsm_VOLO_SETTINGS"
	  "_en      <= sm_VOLO_SETTINGS_en_i;\ngen_sm_VOLO_SETTINGS_dout_i: if (32 < C_S_AXI_DATA_WIDTH) generate\n    sm_VOLO"
	  "_SETTINGS_dout_i(C_S_AXI_DATA_WIDTH-1 downto 32) <= (others => '0');\nend generate gen_sm_VOLO_SETTINGS_dout_i;\nsm"
	  "_VOLO_SETTINGS_dout_i(32-1 downto 0) <= sm_VOLO_SETTINGS_dout;\n-- 'From FIFO'\n-- 'To FIFO'\n-- 'Shared Memory'\n\n"
	  "ReadWriteSelect: process(memmap_state) is begin\n    if (memmap_state = READ) then\n    else\n    end if;\nend proc"
	  "ess ReadWriteSelect;\n\n-----------------------------------------------------------------------------\n-- address f"
	  "or 'Shared Memory'\n-----------------------------------------------------------------------------\nSharedMemory_Add"
	  "r_ResetN : process(AXI_AClk) is begin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n        if (AXI_AResetN = '"
	  "0') then\n            memmap_state <= READ;\n        else\n            if (S_AXI_AWVALID = '1') then\n             "
	  "   -- write operation\n                memmap_state <= WRITE;\n            elsif (S_AXI_ARVALID = '1') then\n      "
	  "          -- read operation\n                memmap_state <= READ;\n            end if;\n        end if;\n    end i"
	  "f;\nend process SharedMemory_Addr_ResetN;\n\n----------------------------------------------------------------------"
	  "-------\n-- WRITE Command Control\n-----------------------------------------------------------------------------\nS"
	  "_AXI_BID     <= S_AXI_BID_i;\nS_AXI_BVALID  <= S_AXI_BVALID_i;\nS_AXI_WREADY  <= S_AXI_WREADY_i;\n-- No error check"
	  "ing\nS_AXI_BRESP  <= (others=>'0');\n\nPROC_AWREADY_ACK: process(read_state, write_state, S_AXI_ARVALID, S_AXI_AWVA"
	  "LID) is begin\n    if (write_state = IDLE and S_AXI_AWVALID = '1' and read_state = IDLE) then\n        S_AXI_AWREAD"
	  "Y <= S_AXI_AWVALID;\n    else\n        S_AXI_AWREADY <= '0';\n    end if;\nend process PROC_AWREADY_ACK;\n\nCmd_Dec"
	  "ode_Write: process(AXI_AClk) is begin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n        if (AXI_AResetN = '"
	  "0') then\n            write_addr_valid    <= '0';\n            write_ready         <= '0';\n            s_fifo_we  "
	  "         <= '0';\n            S_AXI_BVALID_i      <= '0';\n            S_AXI_BID_i         <= (others => '0');\n   "
	  "         write_bank_addr_i   <= (others => '0');\n            write_linear_addr_i <= (others => '0');\n        else"
	  "\n            if (write_state = IDLE) then\n                if (S_AXI_AWVALID = '1' and read_state = IDLE) then\n  "
	  "                  -- reflect awid\n                    S_AXI_BID_i <= S_AXI_AWID;\n\n                    -- latch b"
	  "ank and linear addresses\n                    write_bank_addr_i   <= S_AXI_AWADDR(C_S_AXI_TOTAL_ADDR_LEN-1 downto C"
	  "_S_AXI_LINEAR_ADDR_LEN+2);\n                    write_linear_addr_i <= S_AXI_AWADDR(C_S_AXI_LINEAR_ADDR_LEN+1 downt"
	  "o 2);\n                    write_addr_valid <= '1';\n                    s_fifo_we <= '1';\n\n                    -"
	  "- write state transition\n                    write_state <= WRITE_DATA;\n                end if;\n            elsi"
	  "f (write_state = WRITE_DATA) then\n                write_ready <= '1';\n                s_fifo_we <= '0';\n        "
	  "        write_addr_valid <= S_AXI_WVALID;\n                \n                if (S_AXI_WVALID = '1' and write_ready"
	  " = '1') then\n                    write_linear_addr_i <= Std_Logic_Vector(unsigned(write_linear_addr_i) + 1);\n    "
	  "            end if;\n\n                if (S_AXI_WLAST = '1' and write_ready = '1') then\n                    -- st"
	  "art responding through B channel upon the last write data sample\n                    S_AXI_BVALID_i <= '1';\n     "
	  "               -- write data is over\n                    write_addr_valid <= '0';\n                    write_ready"
	  " <= '0';\n                    -- write state transition\n                    write_state <= WRITE_RESPONSE;\n      "
	  "          end if;\n            elsif (write_state = WRITE_RESPONSE) then\n\n                if (S_AXI_BREADY = '1')"
	  " then\n                    -- write respond is over\n                    S_AXI_BVALID_i <= '0';\n                  "
	  "  S_AXI_BID_i <= (others => '0');\n\n                    -- write state transition\n                    write_state"
	  " <= IDLE;\n                end if;\n            end if;\n        end if;\n    end if;\nend process Cmd_Decode_Write"
	  ";\n\nWrite_Linear_Addr_Decode : process(AXI_AClk) is \n\nbegin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n  "
	  "      if (AXI_AResetN = '0') then\n            -- 'To Register'\n            -- VOLO_CONTROLLER_CONFIG_R din/en\n  "
	  "          sm_VOLO_CONTROLLER_CONFIG_R_din_i <= (others => '0');\n            sm_VOLO_CONTROLLER_CONFIG_R_en_i <= '0"
	  "';\n            -- VOLO_SPI_SRCSEL din/en\n            sm_VOLO_SPI_SRCSEL_din_i <= (others => '0');\n            sm"
	  "_VOLO_SPI_SRCSEL_en_i <= '0';\n            -- VOLO_SPI_GO din/en\n            sm_VOLO_SPI_GO_din_i <= (others => '0"
	  "');\n            sm_VOLO_SPI_GO_en_i <= '0';\n            -- VOLO_RX_COS_MULT din/en\n            sm_VOLO_RX_COS_MU"
	  "LT_din_i <= (others => '0');\n            sm_VOLO_RX_COS_MULT_en_i <= '0';\n            -- VOLO_RX_GAIN_MULT din/en"
	  "\n            sm_VOLO_RX_GAIN_MULT_din_i <= (others => '0');\n            sm_VOLO_RX_GAIN_MULT_en_i <= '0';\n      "
	  "      -- VOLO_SPI_TXDAT din/en\n            sm_VOLO_SPI_TXDAT_din_i <= (others => '0');\n            sm_VOLO_SPI_TX"
	  "DAT_en_i <= '0';\n            -- VOLO_RX_SIN_MULT din/en\n            sm_VOLO_RX_SIN_MULT_din_i <= (others => '0');"
	  "\n            sm_VOLO_RX_SIN_MULT_en_i <= '0';\n            -- VOLO_TX_COS_MULT din/en\n            sm_VOLO_TX_COS_"
	  "MULT_din_i <= (others => '0');\n            sm_VOLO_TX_COS_MULT_en_i <= '0';\n            -- VOLO_TX_GAIN_MULT din/"
	  "en\n            sm_VOLO_TX_GAIN_MULT_din_i <= (others => '0');\n            sm_VOLO_TX_GAIN_MULT_en_i <= '0';\n    "
	  "        -- VOLO_TX_SIN_MULT din/en\n            sm_VOLO_TX_SIN_MULT_din_i <= (others => '0');\n            sm_VOLO_"
	  "TX_SIN_MULT_en_i <= '0';\n            -- WSD_SPIWAITDELAYCOUNT din/en\n            sm_WSD_SPIWAITDELAYCOUNT_din_i <"
	  "= (others => '0');\n            sm_WSD_SPIWAITDELAYCOUNT_en_i <= '0';\n            -- WSD_RXSWITCHINGDELAYCOUNT din"
	  "/en\n            sm_WSD_RXSWITCHINGDELAYCOUNT_din_i <= (others => '0');\n            sm_WSD_RXSWITCHINGDELAYCOUNT_e"
	  "n_i <= '0';\n            -- WSD_SWITCHINGDELAYCOUNT din/en\n            sm_WSD_SWITCHINGDELAYCOUNT_din_i <= (others"
	  " => '0');\n            sm_WSD_SWITCHINGDELAYCOUNT_en_i <= '0';\n            -- VOLO_ADAPTER_GPIO din/en\n          "
	  "  sm_VOLO_ADAPTER_GPIO_din_i <= (others => '0');\n            sm_VOLO_ADAPTER_GPIO_en_i <= '0';\n            -- VOL"
	  "O_LED din/en\n            sm_VOLO_LED_din_i <= (others => '0');\n            sm_VOLO_LED_en_i <= '0';\n            "
	  "-- VOLO_SPI_RST din/en\n            sm_VOLO_SPI_RST_din_i <= (others => '0');\n            sm_VOLO_SPI_RST_en_i <= "
	  "'0';\n            -- VOLO_SETTINGS din/en\n            sm_VOLO_SETTINGS_din_i <= (others => '0');\n            sm_V"
	  "OLO_SETTINGS_en_i <= '0';\n            -- 'To FIFO'\n            -- 'Shared Memory'\n        else\n            -- d"
	  "efault assignments\n\n            -- 'To Register'\n            if (unsigned(write_bank_addr_i) = 2) then\n        "
	  "        if (unsigned(write_linear_addr_i) = 0) then\n                    -- VOLO_CONTROLLER_CONFIG_R din/en\n      "
	  "              sm_VOLO_CONTROLLER_CONFIG_R_din_i <= S_AXI_WDATA;\n                    sm_VOLO_CONTROLLER_CONFIG_R_en"
	  "_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 1) then\n                    -- VO"
	  "LO_SPI_SRCSEL din/en\n                    sm_VOLO_SPI_SRCSEL_din_i <= S_AXI_WDATA;\n                    sm_VOLO_SPI"
	  "_SRCSEL_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 2) then\n               "
	  "     -- VOLO_SPI_GO din/en\n                    sm_VOLO_SPI_GO_din_i <= S_AXI_WDATA;\n                    sm_VOLO_S"
	  "PI_GO_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 3) then\n                 "
	  "   -- VOLO_RX_COS_MULT din/en\n                    sm_VOLO_RX_COS_MULT_din_i <= S_AXI_WDATA;\n                    s"
	  "m_VOLO_RX_COS_MULT_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 4) then\n    "
	  "                -- VOLO_RX_GAIN_MULT din/en\n                    sm_VOLO_RX_GAIN_MULT_din_i <= S_AXI_WDATA;\n      "
	  "              sm_VOLO_RX_GAIN_MULT_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i)"
	  " = 5) then\n                    -- VOLO_SPI_TXDAT din/en\n                    sm_VOLO_SPI_TXDAT_din_i <= S_AXI_WDAT"
	  "A;\n                    sm_VOLO_SPI_TXDAT_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_"
	  "addr_i) = 6) then\n                    -- VOLO_RX_SIN_MULT din/en\n                    sm_VOLO_RX_SIN_MULT_din_i <="
	  " S_AXI_WDATA;\n                    sm_VOLO_RX_SIN_MULT_en_i  <= write_addr_valid;\n                elsif (unsigned("
	  "write_linear_addr_i) = 7) then\n                    -- VOLO_TX_COS_MULT din/en\n                    sm_VOLO_TX_COS_"
	  "MULT_din_i <= S_AXI_WDATA;\n                    sm_VOLO_TX_COS_MULT_en_i  <= write_addr_valid;\n                els"
	  "if (unsigned(write_linear_addr_i) = 8) then\n                    -- VOLO_TX_GAIN_MULT din/en\n                    s"
	  "m_VOLO_TX_GAIN_MULT_din_i <= S_AXI_WDATA;\n                    sm_VOLO_TX_GAIN_MULT_en_i  <= write_addr_valid;\n   "
	  "             elsif (unsigned(write_linear_addr_i) = 9) then\n                    -- VOLO_TX_SIN_MULT din/en\n      "
	  "              sm_VOLO_TX_SIN_MULT_din_i <= S_AXI_WDATA;\n                    sm_VOLO_TX_SIN_MULT_en_i  <= write_add"
	  "r_valid;\n                elsif (unsigned(write_linear_addr_i) = 10) then\n                    -- WSD_SPIWAITDELAYC"
	  "OUNT din/en\n                    sm_WSD_SPIWAITDELAYCOUNT_din_i <= S_AXI_WDATA;\n                    sm_WSD_SPIWAIT"
	  "DELAYCOUNT_en_i  <= write_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 11) then\n           "
	  "         -- WSD_RXSWITCHINGDELAYCOUNT din/en\n                    sm_WSD_RXSWITCHINGDELAYCOUNT_din_i <= S_AXI_WDATA"
	  ";\n                    sm_WSD_RXSWITCHINGDELAYCOUNT_en_i  <= write_addr_valid;\n                elsif (unsigned(wri"
	  "te_linear_addr_i) = 12) then\n                    -- WSD_SWITCHINGDELAYCOUNT din/en\n                    sm_WSD_SWI"
	  "TCHINGDELAYCOUNT_din_i <= S_AXI_WDATA;\n                    sm_WSD_SWITCHINGDELAYCOUNT_en_i  <= write_addr_valid;\n"
	  "                elsif (unsigned(write_linear_addr_i) = 13) then\n                    -- VOLO_ADAPTER_GPIO din/en\n "
	  "                   sm_VOLO_ADAPTER_GPIO_din_i <= S_AXI_WDATA;\n                    sm_VOLO_ADAPTER_GPIO_en_i  <= wr"
	  "ite_addr_valid;\n                elsif (unsigned(write_linear_addr_i) = 14) then\n                    -- VOLO_LED d"
	  "in/en\n                    sm_VOLO_LED_din_i <= S_AXI_WDATA;\n                    sm_VOLO_LED_en_i  <= write_addr_v"
	  "alid;\n                elsif (unsigned(write_linear_addr_i) = 15) then\n                    -- VOLO_SPI_RST din/en\n"
	  "                    sm_VOLO_SPI_RST_din_i <= S_AXI_WDATA;\n                    sm_VOLO_SPI_RST_en_i  <= write_addr_"
	  "valid;\n                elsif (unsigned(write_linear_addr_i) = 16) then\n                    -- VOLO_SETTINGS din/e"
	  "n\n                    sm_VOLO_SETTINGS_din_i <= S_AXI_WDATA;\n                    sm_VOLO_SETTINGS_en_i  <= write_"
	  "addr_valid;\n                end if;\n            end if;        \n        \n        \n        end if;\n    end if;"
	  "\nend process Write_Linear_Addr_Decode;\n \n-----------------------------------------------------------------------"
	  "------\n-- READ Control\n-----------------------------------------------------------------------------\n\nS_AXI_RDA"
	  "TA  <= S_AXI_RDATA_i;\nS_AXI_RVALID  <= S_AXI_RVALID_i;\nS_AXI_RLAST   <= S_AXI_RLAST_i;\nS_AXI_RID     <= S_AXI_RI"
	  "D_i;\n-- TODO: no error checking\nS_AXI_RRESP <= (others=>'0');\n\nPROC_ARREADY_ACK: process(read_state, S_AXI_ARVA"
	  "LID, write_state, S_AXI_AWVALID) is begin\n    -- Note: WRITE has higher priority than READ\n    if (read_state = I"
	  "DLE and S_AXI_ARVALID = '1' and write_state = IDLE and S_AXI_AWVALID /= '1') then\n        S_AXI_ARREADY <= S_AXI_A"
	  "RVALID;\n    else\n        S_AXI_ARREADY <= '0';\n    end if;\nend process PROC_ARREADY_ACK;\n\nS_AXI_WREADY_i <= w"
	  "rite_ready;\n\nProcess_Sideband: process(write_state, read_state) is begin\n    if (read_state = READ_PREP) then\n "
	  "       s_shram_en <= '1';\n    elsif (read_state = READ_DATA) then\n        s_shram_en <= S_AXI_RREADY;\n    elsif "
	  "(write_state = WRITE_DATA) then\n        s_shram_en <= S_AXI_WVALID;\n    else\n        s_shram_en <= '0';\n    end"
	  " if;\nend process Process_Sideband;\n\nCmd_Decode_Read: process(AXI_AClk) is begin\n    if (AXI_AClk'event and AXI_"
	  "AClk = '1') then\n        if (AXI_AResetN = '0') then\n            S_AXI_RVALID_i <= '0';\n            read_bank_ad"
	  "dr_i    <= (others => '0');\n            read_linear_addr_i  <= (others => '0');\n            S_AXI_ARLEN_i       <"
	  "= (others => '0');\n            S_AXI_RLAST_i       <= '0';\n            S_AXI_RID_i         <= (others => '0');\n "
	  "           read_state          <= IDLE;\n            read_prep_counter   <= (others => '0');\n            read_addr"
	  "_counter   <= (others => '0');\n            read_data_counter   <= (others => '0');\n        else\n            -- d"
	  "efault assignments\n            s_fifo_re <= '0';\n\n            if (read_state = IDLE) then\n                -- No"
	  "te WRITE has higher priority than READ\n                if (S_AXI_ARVALID = '1' and write_state = IDLE and S_AXI_AW"
	  "VALID /= '1') then\n                    -- extract bank and linear addresses\n                    read_bank_addr_i "
	  "   <= S_AXI_ARADDR(C_S_AXI_TOTAL_ADDR_LEN-1 downto C_S_AXI_LINEAR_ADDR_LEN+2);\n                    read_linear_add"
	  "r_i  <= S_AXI_ARADDR(C_S_AXI_LINEAR_ADDR_LEN+1 downto 2);\n                    s_fifo_re <= '1';\n\n               "
	  "     -- reflect arid\n                    S_AXI_RID_i <= S_AXI_ARID;\n\n                    -- load read liner addr"
	  "ess and data counter\n                    read_addr_counter <= S_AXI_ARLEN;\n                    read_data_counter "
	  "<= S_AXI_ARLEN;\n\n                    -- load read preparation counter\n                    read_prep_counter <= C"
	  "_READ_PREP_DELAY;\n                    -- read state transition\n                    read_state <= READ_PREP;\n    "
	  "            end if;\n            elsif (read_state = READ_PREP) then\n                if (unsigned(read_prep_counte"
	  "r) = 0) then\n                    if (unsigned(read_data_counter) = 0) then\n                        -- tag the las"
	  "t data generated by the slave\n                        S_AXI_RLAST_i <= '1';\n                    end if;\n        "
	  "            -- valid data appears\n                    S_AXI_RVALID_i <= '1';\n                    -- read state tr"
	  "ansition\n                    read_state <= READ_DATA;\n                else\n                    -- decrease read "
	  "preparation counter\n                    read_prep_counter <= Std_Logic_Vector(unsigned(read_prep_counter) - 1);\n "
	  "               end if;\n\n                if (unsigned(read_prep_counter) /= 3 and unsigned(read_addr_counter) /= 0"
	  ") then\n                    -- decrease address counter\n                    read_addr_counter <= Std_Logic_Vector("
	  "unsigned(read_addr_counter) - 1);\n                    -- increase linear address (no band crossing)\n             "
	  "       read_linear_addr_i <= Std_Logic_Vector(unsigned(read_linear_addr_i) + 1);\n                end if;\n        "
	  "    elsif (read_state = READ_DATA) then\n                if (S_AXI_RREADY = '1') then\n                    if (unsi"
	  "gned(read_data_counter) = 1) then\n                        -- tag the last data generated by the slave\n           "
	  "             S_AXI_RLAST_i <= '1';\n                    end if;\n\n                    if (unsigned(read_data_count"
	  "er) = 0) then\n                        -- arid\n                        S_AXI_RID_i <= (others => '0');\n          "
	  "              -- rlast\n                        S_AXI_RLAST_i <= '0';\n                        -- no more valid dat"
	  "a\n                        S_AXI_RVALID_i <= '0';\n                        -- read state transition\n              "
	  "          read_state <= IDLE;\n                    else\n                        -- decrease read preparation count"
	  "er\n                        read_data_counter <= Std_Logic_Vector(unsigned(read_data_counter) - 1);\n\n            "
	  "            if (unsigned(read_addr_counter) /= 0) then\n                            -- decrease address counter\n  "
	  "                          read_addr_counter <= Std_Logic_Vector(unsigned(read_addr_counter) - 1);\n                "
	  "            -- increase linear address (no band crossing)\n                            read_linear_addr_i <= Std_Lo"
	  "gic_Vector(unsigned(read_linear_addr_i) + 1);\n                        end if;\n                    end if;\n      "
	  "          end if;\n            end if;\n\n        end if;\n    end if;\nend process Cmd_Decode_Read;\n\nRead_Linear"
	  "_Addr_Decode : process(AXI_AClk) is begin\n    if (AXI_AClk'event and AXI_AClk = '1') then\n        if (AXI_AResetN"
	  " = '0') then\n            reg_bank_out_i   <= (others => '0');\n            fifo_bank_out_i  <= (others => '0');\n "
	  "           shmem_bank_out_i <= (others => '0');\n            S_AXI_RDATA_i    <= (others => '0');\n        else\n  "
	  "          if (unsigned(read_bank_addr_i) = 2) then\n                -- 'From Register'\n                if (unsigne"
	  "d(read_linear_addr_i) = 17) then\n                    -- 'VOLO_SPI_RXDAT' dout\n                    reg_bank_out_i "
	  "<= sm_VOLO_SPI_RXDAT_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 18) then\n                    -"
	  "- 'VOLO_SPI_DONE' dout\n                    reg_bank_out_i <= sm_VOLO_SPI_DONE_dout_i;\n                end if;\n  "
	  "              -- 'To Register' (with register readback)\n                if (unsigned(read_linear_addr_i) = 0) then"
	  "\n                    -- 'VOLO_CONTROLLER_CONFIG_R' dout\n                    reg_bank_out_i <= sm_VOLO_CONTROLLER_"
	  "CONFIG_R_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 1) then\n                    -- 'VOLO_SPI_S"
	  "RCSEL' dout\n                    reg_bank_out_i <= sm_VOLO_SPI_SRCSEL_dout_i;\n                elsif (unsigned(read"
	  "_linear_addr_i) = 2) then\n                    -- 'VOLO_SPI_GO' dout\n                    reg_bank_out_i <= sm_VOLO"
	  "_SPI_GO_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 3) then\n                    -- 'VOLO_RX_COS"
	  "_MULT' dout\n                    reg_bank_out_i <= sm_VOLO_RX_COS_MULT_dout_i;\n                elsif (unsigned(rea"
	  "d_linear_addr_i) = 4) then\n                    -- 'VOLO_RX_GAIN_MULT' dout\n                    reg_bank_out_i <= "
	  "sm_VOLO_RX_GAIN_MULT_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 5) then\n                    --"
	  " 'VOLO_SPI_TXDAT' dout\n                    reg_bank_out_i <= sm_VOLO_SPI_TXDAT_dout_i;\n                elsif (uns"
	  "igned(read_linear_addr_i) = 6) then\n                    -- 'VOLO_RX_SIN_MULT' dout\n                    reg_bank_o"
	  "ut_i <= sm_VOLO_RX_SIN_MULT_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 7) then\n               "
	  "     -- 'VOLO_TX_COS_MULT' dout\n                    reg_bank_out_i <= sm_VOLO_TX_COS_MULT_dout_i;\n               "
	  " elsif (unsigned(read_linear_addr_i) = 8) then\n                    -- 'VOLO_TX_GAIN_MULT' dout\n                  "
	  "  reg_bank_out_i <= sm_VOLO_TX_GAIN_MULT_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 9) then\n  "
	  "                  -- 'VOLO_TX_SIN_MULT' dout\n                    reg_bank_out_i <= sm_VOLO_TX_SIN_MULT_dout_i;\n  "
	  "              elsif (unsigned(read_linear_addr_i) = 10) then\n                    -- 'WSD_SPIWAITDELAYCOUNT' dout\n"
	  "                    reg_bank_out_i <= sm_WSD_SPIWAITDELAYCOUNT_dout_i;\n                elsif (unsigned(read_linear"
	  "_addr_i) = 11) then\n                    -- 'WSD_RXSWITCHINGDELAYCOUNT' dout\n                    reg_bank_out_i <="
	  " sm_WSD_RXSWITCHINGDELAYCOUNT_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 12) then\n            "
	  "        -- 'WSD_SWITCHINGDELAYCOUNT' dout\n                    reg_bank_out_i <= sm_WSD_SWITCHINGDELAYCOUNT_dout_i;"
	  "\n                elsif (unsigned(read_linear_addr_i) = 13) then\n                    -- 'VOLO_ADAPTER_GPIO' dout\n"
	  "                    reg_bank_out_i <= sm_VOLO_ADAPTER_GPIO_dout_i;\n                elsif (unsigned(read_linear_add"
	  "r_i) = 14) then\n                    -- 'VOLO_LED' dout\n                    reg_bank_out_i <= sm_VOLO_LED_dout_i;\n"
	  "                elsif (unsigned(read_linear_addr_i) = 15) then\n                    -- 'VOLO_SPI_RST' dout\n       "
	  "             reg_bank_out_i <= sm_VOLO_SPI_RST_dout_i;\n                elsif (unsigned(read_linear_addr_i) = 16) t"
	  "hen\n                    -- 'VOLO_SETTINGS' dout\n                    reg_bank_out_i <= sm_VOLO_SETTINGS_dout_i;\n "
	  "               end if;\n\n                S_AXI_RDATA_i <= reg_bank_out_i;\n            elsif (unsigned(read_bank_a"
	  "ddr_i) = 1) then\n                -- 'From FIFO'\n                -- 'To FIFO'\n\n                S_AXI_RDATA_i <= "
	  "fifo_bank_out_i;\n            elsif (unsigned(read_bank_addr_i) = 0 and s_shram_en = '1') then\n                -- "
	  "'Shared Memory'\n\n                S_AXI_RDATA_i <= shmem_bank_out_i;\n            end if;\n        end if;\n    en"
	  "d if;\nend process Read_Linear_Addr_Decode;\n\nend architecture IMP;\n"
	  config		  "{'inports'=>[{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'AXI_ARESETN','wid"
	  "th'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARADDR','width'=>32},{'arit"
	  "h_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARBURST','width'=>2},{'arith_type'=>2.000"
	  "00000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARCACHE','width'=>4},{'arith_type'=>2.00000000000000000"
	  ",'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000"
	  "0000000000000,'name'=>'S_AXI_ARLEN','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'n"
	  "ame'=>'S_AXI_ARLOCK','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AR"
	  "PROT','width'=>3},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARSIZE','width'=>"
	  "3},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARVALID','width'=>0},{'arith_typ"
	  "e'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWADDR','width'=>32},{'arith_type'=>2.00000000"
	  "000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWBURST','width'=>2},{'arith_type'=>2.00000000000000000,'bin"
	  "_pt'=>0.00000000000000000,'name'=>'S_AXI_AWCACHE','width'=>4},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000"
	  "00000000000,'name'=>'S_AXI_AWID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name"
	  "'=>'S_AXI_AWLEN','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWLOCK"
	  "','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWPROT','width'=>3},{"
	  "'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWSIZE','width'=>3},{'arith_type'=>2"
	  ".00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_AWVALID','width'=>0},{'arith_type'=>2.0000000000000"
	  "0000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>"
	  "0.00000000000000000,'name'=>'S_AXI_RREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000000000000"
	  "0000,'name'=>'S_AXI_WDATA','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S"
	  "_AXI_WLAST','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_WSTRB','wid"
	  "th'=>4},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_WVALID','width'=>0},{'arith"
	  "_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_RXDAT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_S"
	  "PI_DONE_dout','width'=>1},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_CONTROLLER_CONFIG_R_dout','width'=>32},{'ar"
	  "ith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_SRCSEL_dout','width'=>1},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOL"
	  "O_SPI_GO_dout','width'=>1},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_RX_COS_MULT_dout','width'=>32},{'arith_typ"
	  "e'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_RX_GAIN_MULT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SP"
	  "I_TXDAT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_RX_SIN_MULT_dout','width'=>32},{'arith_typ"
	  "e'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_TX_COS_MULT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_TX_"
	  "GAIN_MULT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_TX_SIN_MULT_dout','width'=>32},{'arith_t"
	  "ype'=>2,'bin_pt'=>0,'name'=>'sm_WSD_SPIWAITDELAYCOUNT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_W"
	  "SD_RXSWITCHINGDELAYCOUNT_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_WSD_SWITCHINGDELAYCOUNT_dout',"
	  "'width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_ADAPTER_GPIO_dout','width'=>32},{'arith_type'=>2,'bin_pt"
	  "'=>0,'name'=>'sm_VOLO_LED_dout','width'=>32},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_RST_dout','width'=>1"
	  "},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SETTINGS_dout','width'=>32}],'outports'=>[{'arith_type'=>2.00000000"
	  "000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_ARREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin"
	  "_pt'=>0.00000000000000000,'name'=>'S_AXI_AWREADY','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000"
	  "00000000000,'name'=>'S_AXI_BID','width'=>8},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'"
	  "=>'S_AXI_BRESP','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_BVALID'"
	  ",'width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RDATA','width'=>32},{'"
	  "arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RID','width'=>8},{'arith_type'=>2.000"
	  "00000000000000,'bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RLAST','width'=>0},{'arith_type'=>2.00000000000000000,'"
	  "bin_pt'=>0.00000000000000000,'name'=>'S_AXI_RRESP','width'=>2},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000"
	  "000000000000,'name'=>'S_AXI_RVALID','width'=>0},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'n"
	  "ame'=>'S_AXI_WREADY','width'=>0},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_CONTROLLER_CONFIG_R_din','width'=>32"
	  "},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_CONTROLLER_CONFIG_R_en','width'"
	  "=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_SRCSEL_din','width'=>1},{'arith_type'=>2.0"
	  "0000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_SPI_SRCSEL_en','width'=>0.00000000000000000},{'arit"
	  "h_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_GO_din','width'=>1},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000"
	  "0000000000000,'name'=>'sm_VOLO_SPI_GO_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VO"
	  "LO_RX_COS_MULT_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_"
	  "RX_COS_MULT_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_RX_GAIN_MULT_din','widt"
	  "h'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_RX_GAIN_MULT_en','width'="
	  ">0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_TXDAT_din','width'=>32},{'arith_type'=>2.00"
	  "000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_SPI_TXDAT_en','width'=>0.00000000000000000},{'arith_"
	  "type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_RX_SIN_MULT_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0."
	  "00000000000000000,'name'=>'sm_VOLO_RX_SIN_MULT_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name"
	  "'=>'sm_VOLO_TX_COS_MULT_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>"
	  "'sm_VOLO_TX_COS_MULT_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_TX_GAIN_MULT_d"
	  "in','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_TX_GAIN_MULT_en'"
	  ",'width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_TX_SIN_MULT_din','width'=>32},{'arith_"
	  "type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_TX_SIN_MULT_en','width'=>0.00000000000000"
	  "000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_WSD_SPIWAITDELAYCOUNT_din','width'=>32},{'arith_type'=>2.000000000000"
	  "00000,'bin_pt'=>0.00000000000000000,'name'=>'sm_WSD_SPIWAITDELAYCOUNT_en','width'=>0.00000000000000000},{'arith_typ"
	  "e'=>2,'bin_pt'=>0,'name'=>'sm_WSD_RXSWITCHINGDELAYCOUNT_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_p"
	  "t'=>0.00000000000000000,'name'=>'sm_WSD_RXSWITCHINGDELAYCOUNT_en','width'=>0.00000000000000000},{'arith_type'=>2,'b"
	  "in_pt'=>0,'name'=>'sm_WSD_SWITCHINGDELAYCOUNT_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.0000"
	  "0000000000000,'name'=>'sm_WSD_SWITCHINGDELAYCOUNT_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'n"
	  "ame'=>'sm_VOLO_ADAPTER_GPIO_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'nam"
	  "e'=>'sm_VOLO_ADAPTER_GPIO_en','width'=>0.00000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_LED_din',"
	  "'width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_LED_en','width'=>0.0"
	  "0000000000000000},{'arith_type'=>2,'bin_pt'=>0,'name'=>'sm_VOLO_SPI_RST_din','width'=>1},{'arith_type'=>2.000000000"
	  "00000000,'bin_pt'=>0.00000000000000000,'name'=>'sm_VOLO_SPI_RST_en','width'=>0.00000000000000000},{'arith_type'=>2,"
	  "'bin_pt'=>0,'name'=>'sm_VOLO_SETTINGS_din','width'=>32},{'arith_type'=>2.00000000000000000,'bin_pt'=>0.000000000000"
	  "00000,'name'=>'sm_VOLO_SETTINGS_en','width'=>0.00000000000000000}]}"
	  inheritDeviceType	  "inheritDeviceType"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "edkcore"
	  sg_icon_stat		  "250,1356,44,45,white,blue,0,48c9e2d5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 250 250 0 0 ],[0 0 1356 1356 0 ],[0.77 0.8"
	  "2 0.91 ]);\nplot([0 250 250 0 0 ],[0 0 1356 1356 0 ]);\npatch([47.125 97.7 132.7 167.7 202.7 132.7 82.125 47.125 ],"
	  "[716.85 716.85 751.85 716.85 751.85 751.85 751.85 716.85 ],[1 1 1 ]);\npatch([82.125 132.7 97.7 47.125 82.125 ],[68"
	  "1.85 681.85 716.85 716.85 681.85 ],[0.931 0.946 0.973 ]);\npatch([47.125 97.7 132.7 82.125 47.125 ],[646.85 646.85 "
	  "681.85 681.85 646.85 ],[1 1 1 ]);\npatch([82.125 202.7 167.7 132.7 97.7 47.125 82.125 ],[611.85 611.85 646.85 611.8"
	  "5 646.85 646.85 611.85 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
	  "gin icon text');\ncolor('black');port_label('input',1,'AXI_ARESETN');\ncolor('black');port_label('input',2,'S_AXI_A"
	  "RADDR');\ncolor('black');port_label('input',3,'S_AXI_ARBURST');\ncolor('black');port_label('input',4,'S_AXI_ARCACHE"
	  "');\ncolor('black');port_label('input',5,'S_AXI_ARID');\ncolor('black');port_label('input',6,'S_AXI_ARLEN');\ncolor"
	  "('black');port_label('input',7,'S_AXI_ARLOCK');\ncolor('black');port_label('input',8,'S_AXI_ARPROT');\ncolor('black"
	  "');port_label('input',9,'S_AXI_ARSIZE');\ncolor('black');port_label('input',10,'S_AXI_ARVALID');\ncolor('black');po"
	  "rt_label('input',11,'S_AXI_AWADDR');\ncolor('black');port_label('input',12,'S_AXI_AWBURST');\ncolor('black');port_l"
	  "abel('input',13,'S_AXI_AWCACHE');\ncolor('black');port_label('input',14,'S_AXI_AWID');\ncolor('black');port_label('"
	  "input',15,'S_AXI_AWLEN');\ncolor('black');port_label('input',16,'S_AXI_AWLOCK');\ncolor('black');port_label('input'"
	  ",17,'S_AXI_AWPROT');\ncolor('black');port_label('input',18,'S_AXI_AWSIZE');\ncolor('black');port_label('input',19,'"
	  "S_AXI_AWVALID');\ncolor('black');port_label('input',20,'S_AXI_BREADY');\ncolor('black');port_label('input',21,'S_AX"
	  "I_RREADY');\ncolor('black');port_label('input',22,'S_AXI_WDATA');\ncolor('black');port_label('input',23,'S_AXI_WLAS"
	  "T');\ncolor('black');port_label('input',24,'S_AXI_WSTRB');\ncolor('black');port_label('input',25,'S_AXI_WVALID');\n"
	  "color('black');port_label('input',26,'sm_VOLO_SPI_RXDAT_dout');\ncolor('black');port_label('input',27,'sm_VOLO_SPI_"
	  "DONE_dout');\ncolor('black');port_label('input',28,'sm_VOLO_CONTROLLER_CONFIG_R_dout');\ncolor('black');port_label("
	  "'input',29,'sm_VOLO_SPI_SRCSEL_dout');\ncolor('black');port_label('input',30,'sm_VOLO_SPI_GO_dout');\ncolor('black'"
	  ");port_label('input',31,'sm_VOLO_RX_COS_MULT_dout');\ncolor('black');port_label('input',32,'sm_VOLO_RX_GAIN_MULT_do"
	  "ut');\ncolor('black');port_label('input',33,'sm_VOLO_SPI_TXDAT_dout');\ncolor('black');port_label('input',34,'sm_VO"
	  "LO_RX_SIN_MULT_dout');\ncolor('black');port_label('input',35,'sm_VOLO_TX_COS_MULT_dout');\ncolor('black');port_labe"
	  "l('input',36,'sm_VOLO_TX_GAIN_MULT_dout');\ncolor('black');port_label('input',37,'sm_VOLO_TX_SIN_MULT_dout');\ncolo"
	  "r('black');port_label('input',38,'sm_WSD_SPIWAITDELAYCOUNT_dout');\ncolor('black');port_label('input',39,'sm_WSD_RX"
	  "SWITCHINGDELAYCOUNT_dout');\ncolor('black');port_label('input',40,'sm_WSD_SWITCHINGDELAYCOUNT_dout');\ncolor('black"
	  "');port_label('input',41,'sm_VOLO_ADAPTER_GPIO_dout');\ncolor('black');port_label('input',42,'sm_VOLO_LED_dout');\n"
	  "color('black');port_label('input',43,'sm_VOLO_SPI_RST_dout');\ncolor('black');port_label('input',44,'sm_VOLO_SETTIN"
	  "GS_dout');\ncolor('black');port_label('output',1,'S_AXI_ARREADY');\ncolor('black');port_label('output',2,'S_AXI_AWR"
	  "EADY');\ncolor('black');port_label('output',3,'S_AXI_BID');\ncolor('black');port_label('output',4,'S_AXI_BRESP');\n"
	  "color('black');port_label('output',5,'S_AXI_BVALID');\ncolor('black');port_label('output',6,'S_AXI_RDATA');\ncolor("
	  "'black');port_label('output',7,'S_AXI_RID');\ncolor('black');port_label('output',8,'S_AXI_RLAST');\ncolor('black');"
	  "port_label('output',9,'S_AXI_RRESP');\ncolor('black');port_label('output',10,'S_AXI_RVALID');\ncolor('black');port_"
	  "label('output',11,'S_AXI_WREADY');\ncolor('black');port_label('output',12,'sm_VOLO_CONTROLLER_CONFIG_R_din');\ncolo"
	  "r('black');port_label('output',13,'sm_VOLO_CONTROLLER_CONFIG_R_en');\ncolor('black');port_label('output',14,'sm_VOL"
	  "O_SPI_SRCSEL_din');\ncolor('black');port_label('output',15,'sm_VOLO_SPI_SRCSEL_en');\ncolor('black');port_label('ou"
	  "tput',16,'sm_VOLO_SPI_GO_din');\ncolor('black');port_label('output',17,'sm_VOLO_SPI_GO_en');\ncolor('black');port_l"
	  "abel('output',18,'sm_VOLO_RX_COS_MULT_din');\ncolor('black');port_label('output',19,'sm_VOLO_RX_COS_MULT_en');\ncol"
	  "or('black');port_label('output',20,'sm_VOLO_RX_GAIN_MULT_din');\ncolor('black');port_label('output',21,'sm_VOLO_RX_"
	  "GAIN_MULT_en');\ncolor('black');port_label('output',22,'sm_VOLO_SPI_TXDAT_din');\ncolor('black');port_label('output"
	  "',23,'sm_VOLO_SPI_TXDAT_en');\ncolor('black');port_label('output',24,'sm_VOLO_RX_SIN_MULT_din');\ncolor('black');po"
	  "rt_label('output',25,'sm_VOLO_RX_SIN_MULT_en');\ncolor('black');port_label('output',26,'sm_VOLO_TX_COS_MULT_din');\n"
	  "color('black');port_label('output',27,'sm_VOLO_TX_COS_MULT_en');\ncolor('black');port_label('output',28,'sm_VOLO_TX"
	  "_GAIN_MULT_din');\ncolor('black');port_label('output',29,'sm_VOLO_TX_GAIN_MULT_en');\ncolor('black');port_label('ou"
	  "tput',30,'sm_VOLO_TX_SIN_MULT_din');\ncolor('black');port_label('output',31,'sm_VOLO_TX_SIN_MULT_en');\ncolor('blac"
	  "k');port_label('output',32,'sm_WSD_SPIWAITDELAYCOUNT_din');\ncolor('black');port_label('output',33,'sm_WSD_SPIWAITD"
	  "ELAYCOUNT_en');\ncolor('black');port_label('output',34,'sm_WSD_RXSWITCHINGDELAYCOUNT_din');\ncolor('black');port_la"
	  "bel('output',35,'sm_WSD_RXSWITCHINGDELAYCOUNT_en');\ncolor('black');port_label('output',36,'sm_WSD_SWITCHINGDELAYCO"
	  "UNT_din');\ncolor('black');port_label('output',37,'sm_WSD_SWITCHINGDELAYCOUNT_en');\ncolor('black');port_label('out"
	  "put',38,'sm_VOLO_ADAPTER_GPIO_din');\ncolor('black');port_label('output',39,'sm_VOLO_ADAPTER_GPIO_en');\ncolor('bla"
	  "ck');port_label('output',40,'sm_VOLO_LED_din');\ncolor('black');port_label('output',41,'sm_VOLO_LED_en');\ncolor('b"
	  "lack');port_label('output',42,'sm_VOLO_SPI_RST_din');\ncolor('black');port_label('output',43,'sm_VOLO_SPI_RST_en');"
	  "\ncolor('black');port_label('output',44,'sm_VOLO_SETTINGS_din');\ncolor('black');port_label('output',45,'sm_VOLO_SE"
	  "TTINGS_en');\nfprintf('','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  37
	  DstBlock		  "To Register12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  36
	  DstBlock		  "To Register12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  33
	  DstBlock		  "To Register10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  32
	  DstBlock		  "To Register10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  35
	  DstBlock		  "To Register11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  34
	  DstBlock		  "To Register11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  31
	  DstBlock		  "To Register9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  30
	  DstBlock		  "To Register9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  29
	  DstBlock		  "To Register8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  28
	  DstBlock		  "To Register8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  27
	  DstBlock		  "To Register7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  26
	  DstBlock		  "To Register7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  23
	  DstBlock		  "To Register5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  22
	  DstBlock		  "To Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  15
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  14
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  43
	  DstBlock		  "To Register15"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  42
	  DstBlock		  "To Register15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  17
	  DstBlock		  "To Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  16
	  DstBlock		  "To Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  45
	  DstBlock		  "To Register16"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  44
	  DstBlock		  "To Register16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  25
	  DstBlock		  "To Register6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  24
	  DstBlock		  "To Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  21
	  DstBlock		  "To Register4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  20
	  DstBlock		  "To Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  19
	  DstBlock		  "To Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  18
	  DstBlock		  "To Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  41
	  DstBlock		  "To Register14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  40
	  DstBlock		  "To Register14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  13
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  12
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  39
	  DstBlock		  "To Register13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  38
	  DstBlock		  "To Register13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  11
	  DstBlock		  "S_AXI_WREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  10
	  DstBlock		  "S_AXI_RVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  9
	  DstBlock		  "S_AXI_RRESP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  8
	  DstBlock		  "S_AXI_RLAST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  7
	  DstBlock		  "S_AXI_RID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  6
	  DstBlock		  "S_AXI_RDATA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  5
	  DstBlock		  "S_AXI_BVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  4
	  DstBlock		  "S_AXI_BRESP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  3
	  DstBlock		  "S_AXI_BID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  2
	  DstBlock		  "S_AXI_AWREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "memmap"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_WVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  25
	}
	Line {
	  SrcBlock		  "S_AXI_WSTRB"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  24
	}
	Line {
	  SrcBlock		  "S_AXI_WLAST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  23
	}
	Line {
	  SrcBlock		  "S_AXI_WDATA"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  22
	}
	Line {
	  SrcBlock		  "S_AXI_RREADY"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  21
	}
	Line {
	  SrcBlock		  "S_AXI_BREADY"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  20
	}
	Line {
	  SrcBlock		  "S_AXI_AWVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  19
	}
	Line {
	  SrcBlock		  "S_AXI_AWSIZE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  18
	}
	Line {
	  SrcBlock		  "S_AXI_AWPROT"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "S_AXI_AWLOCK"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "S_AXI_AWLEN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "S_AXI_AWID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "S_AXI_AWCACHE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "S_AXI_AWBURST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "S_AXI_AWADDR"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "S_AXI_ARVALID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "S_AXI_ARSIZE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "S_AXI_ARPROT"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "S_AXI_ARLOCK"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "S_AXI_ARLEN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "S_AXI_ARID"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "S_AXI_ARCACHE"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "S_AXI_ARBURST"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "S_AXI_ARADDR"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AXI_ARESETN"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "To Register12"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  40
	}
	Line {
	  SrcBlock		  "To Register10"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  38
	}
	Line {
	  SrcBlock		  "To Register11"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  39
	}
	Line {
	  SrcBlock		  "To Register9"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  37
	}
	Line {
	  SrcBlock		  "To Register8"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  36
	}
	Line {
	  SrcBlock		  "To Register7"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  35
	}
	Line {
	  SrcBlock		  "To Register5"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  33
	}
	Line {
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  29
	}
	Line {
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  26
	}
	Line {
	  SrcBlock		  "To Register15"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  43
	}
	Line {
	  SrcBlock		  "To Register2"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  30
	}
	Line {
	  SrcBlock		  "From Register1"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  27
	}
	Line {
	  SrcBlock		  "To Register16"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  44
	}
	Line {
	  SrcBlock		  "To Register6"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  34
	}
	Line {
	  SrcBlock		  "To Register4"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  32
	}
	Line {
	  SrcBlock		  "To Register3"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  31
	}
	Line {
	  SrcBlock		  "To Register14"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  42
	}
	Line {
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  28
	}
	Line {
	  SrcBlock		  "To Register13"
	  SrcPort		  1
	  DstBlock		  "memmap"
	  DstPort		  41
	}
	Line {
	  SrcBlock		  "S_AXI_WREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RVALID"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RRESP"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RLAST"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RID"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_RDATA"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BVALID"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BRESP"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_BID"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_AWREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_AXI_ARREADY"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant24"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant23"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WSTRB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant22"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WLAST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant21"
	  SrcPort		  1
	  DstBlock		  "S_AXI_WDATA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant20"
	  SrcPort		  1
	  DstBlock		  "S_AXI_RREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant19"
	  SrcPort		  1
	  DstBlock		  "S_AXI_BREADY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant18"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant17"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWSIZE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant16"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWPROT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWLOCK"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWLEN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant13"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWCACHE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWBURST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "S_AXI_AWADDR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARVALID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARSIZE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARPROT"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARLOCK"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARLEN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARID"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARCACHE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARBURST"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "S_AXI_ARADDR"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "AXI_ARESETN"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      From
      Name		      "From1"
      SID		      "318"
      Position		      [250, 326, 440, 344]
      ZOrder		      108
      ShowName		      off
      GotoTag		      "TX_IQ_SOURCE_SELECT"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      SID		      "358"
      Position		      [360, 416, 440, 434]
      ZOrder		      112
      ShowName		      off
      GotoTag		      "RX_I"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      SID		      "1133"
      Position		      [1425, 656, 1610, 674]
      ZOrder		      129
      ShowName		      off
      GotoTag		      "regWSD_SelectWSDXceiver"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      SID		      "359"
      Position		      [355, 536, 435, 554]
      ZOrder		      111
      ShowName		      off
      GotoTag		      "RX_Q"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      From
      Name		      "From5"
      SID		      "773"
      Position		      [360, 356, 440, 374]
      ZOrder		      115
      ShowName		      off
      GotoTag		      "DDS_I"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      SID		      "774"
      Position		      [355, 476, 435, 494]
      ZOrder		      116
      ShowName		      off
      GotoTag		      "DDS_Q"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      SID		      "1308"
      Position		      [1425, 706, 1610, 724]
      ZOrder		      141
      ShowName		      off
      GotoTag		      "regWSD_WURC_SEL"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      SID		      "201"
      Position		      [885, 664, 980, 686]
      ZOrder		      -15
      GotoTag		      "RX_I"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      SID		      "202"
      Position		      [885, 794, 980, 816]
      ZOrder		      -16
      GotoTag		      "RX_Q"
      TagVisibility	      "global"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      SID		      "771"
      Position		      [1405, 101, 1500, 119]
      ZOrder		      113
      ShowName		      off
      GotoTag		      "DDS_I"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      SID		      "772"
      Position		      [1405, 191, 1500, 209]
      ZOrder		      114
      ShowName		      off
      GotoTag		      "DDS_Q"
    }
    Block {
      BlockType		      SubSystem
      Name		      "LED_GPIO"
      SID		      "54"
      Ports		      []
      Position		      [925, 141, 1090, 189]
      ZOrder		      -24
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"LED_GPIO"
	Location		[-8, -8, 1928, 1058]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"170"
	Block {
	  BlockType		  Reference
	  Name			  "AUX1_IO"
	  SID			  "4"
	  Ports			  [1, 1]
	  Position		  [405, 280, 465, 300]
	  ZOrder		  -1
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AUX2_IO"
	  SID			  "8"
	  Ports			  [1, 1]
	  Position		  [405, 325, 465, 345]
	  ZOrder		  -2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "817"
	  Position		  [20, 56, 210, 74]
	  ZOrder		  110
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_LEDS"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED1"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [405, 55, 465, 75]
	  ZOrder		  -10
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED2"
	  SID			  "15"
	  Ports			  [1, 1]
	  Position		  [405, 95, 465, 115]
	  ZOrder		  -11
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED3"
	  SID			  "16"
	  Ports			  [1, 1]
	  Position		  [405, 135, 465, 155]
	  ZOrder		  -12
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LED4"
	  SID			  "17"
	  Ports			  [1, 1]
	  Position		  [405, 175, 465, 195]
	  ZOrder		  -13
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB0"
	  SID			  "83"
	  Ports			  [1, 1]
	  Position		  [295, 57, 335, 73]
	  ZOrder		  -14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB1"
	  SID			  "84"
	  Ports			  [1, 1]
	  Position		  [295, 97, 335, 113]
	  ZOrder		  -16
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB2"
	  SID			  "85"
	  Ports			  [1, 1]
	  Position		  [295, 137, 335, 153]
	  ZOrder		  -18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB3"
	  SID			  "86"
	  Ports			  [1, 1]
	  Position		  [295, 177, 335, 193]
	  ZOrder		  -20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "73"
	  Position		  [510, 56, 535, 74]
	  ZOrder		  -22
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "74"
	  Position		  [510, 96, 535, 114]
	  ZOrder		  -23
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "75"
	  Position		  [510, 136, 535, 154]
	  ZOrder		  -26
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "76"
	  Position		  [510, 176, 535, 194]
	  ZOrder		  -27
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "77"
	  Position		  [510, 281, 535, 299]
	  ZOrder		  -28
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "78"
	  Position		  [510, 326, 535, 344]
	  ZOrder		  -29
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "TieLow"
	  SID			  "87"
	  Ports			  [0, 1]
	  Position		  [155, 277, 210, 303]
	  ZOrder		  -33
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "LED1"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED2"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED3"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LED4"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AUX1_IO"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AUX2_IO"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB0"
	  SrcPort		  1
	  DstBlock		  "LED1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB1"
	  SrcPort		  1
	  DstBlock		  "LED2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB2"
	  SrcPort		  1
	  DstBlock		  "LED3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB3"
	  SrcPort		  1
	  DstBlock		  "LED4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    DstBlock		    "LSB0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "LSB1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"LSB2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"LSB3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "TieLow"
	  SrcPort		  1
	  Points		  [155, 0]
	  Branch {
	    DstBlock		    "AUX1_IO"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "AUX2_IO"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "362"
	  Name			  "FPGA-CONTROLLED LEDS"
	  Position		  [430, 33]
	}
	Annotation {
	  SID			  "363"
	  Name			  "AUX IO PINS UNCONNECTED IN CURRENT DESIGN"
	  Position		  [405, 258]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Older Revision Notes"
      SID		      "1241"
      Ports		      []
      Position		      [335, 163, 395, 227]
      ZOrder		      130
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Older Revision Notes"
	Location		[-8, -8, 1928, 1058]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  SID			  "1261"
	  Name			  "Ryan - August 05, 2013\n-------------------------------------\nNaren - August 13, 2013 - 4.00.d\n** Added"
	  " FP multiplies to IQ Calibration **\n-----------------------------------\nRyan - August 21, 2013 - 4.00.e\nReplaced"
	  " Tx/Rx switching delay with single\none-shot rather than multiple delay lines:\nregWSD_TxRxSwitchingDelayCount\n---"
	  "--------------------------------\n4.00.f - August 24 - Added internal UART out lines\nwith a sane naming convention"
	  " such that it's easy:\ninternat TX to internal TX, external TX to external TX REG\n--------------------------------"
	  "---\n4.00.g - Sept 25, 2013 - Modified TXMUX to replace match-filtered\nRx loopback with constant-zero signals. Thi"
	  "s should help\nwith automatic calibration. REG\n-----------------------------------\n4.00.h - Oct 1, 2013 - Added \""
	  "ISSWAPPED\" option to DDS in order\nto programmatically mirror the SSB exponential across DC. This lets\nus match t"
	  "he calibration proceedure Lime provided exactly. REG.\n-----------------------------------\n4.00.j - Oct 2, 2013 - "
	  "Added \"ALIGNTESTACTIVE\" option to DDS so\nwe can test the I/Q phase alignment. This is a test mode ONLY. REG.\n--"
	  "---------------------------------\n4.00.k - Oct 13, 2013 - Added \"WSD_RXSWITCHINGDELAYCOUNT\",\n\"WSD_SPIWAITDELAY"
	  "COUNT,\" and \"regWSD_En_ForceSPILow\" registers\nand enable bits in order to control new Tx/Rx delay blocks in the"
	  " radio controller.\nThe idea behind these is to provide the switching delays required by the SPI,\nbut in a configu"
	  "rable manner. Also delegate between AGC and Tx/Rx swtiching control\nof the LMS SPI bus. This will be tricky.\n----"
	  "-------------------------------"
	  Position		  [321, 323]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Q_SEL_out"
      SID		      "1309"
      Ports		      [1, 1]
      Position		      [1630, 705, 1690, 725]
      ZOrder		      140
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "RX IQ Cal Block"
      SID		      "1089"
      Ports		      [2, 2]
      Position		      [655, 648, 740, 912]
      ZOrder		      127
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"RX IQ Cal Block"
	Location		[-8, -8, 1928, 1058]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"141"
	Block {
	  BlockType		  Inport
	  Name			  "I_In"
	  SID			  "1090"
	  Position		  [30, 273, 60, 287]
	  ZOrder		  104
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Q_In"
	  SID			  "1091"
	  Position		  [30, 403, 60, 417]
	  ZOrder		  105
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  "1092"
	  Ports			  [2, 1]
	  Position		  [810, 341, 870, 399]
	  ZOrder		  114
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "color('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\newline\\bf{}','texmode','on');\nf"
	  "printf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "Q+I*sin(A)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "1098"
	  Ports			  [1, 1]
	  Position		  [535, 382, 590, 438]
	  ZOrder		  113
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "55,56,1,1,white,blue,0,83e6bb61,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.7"
	  "7 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35"
	  ".77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	  "k');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "1099"
	  Ports			  [1, 1]
	  Position		  [810, 201, 870, 259]
	  ZOrder		  115
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*cos(A)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "1100"
	  Position		  [30, 331, 210, 349]
	  ZOrder		  126
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_SIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "1101"
	  Position		  [30, 206, 210, 224]
	  ZOrder		  125
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_COS_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "1102"
	  Position		  [30, 116, 210, 134]
	  ZOrder		  129
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_GAIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "1103"
	  Ports			  [2, 1]
	  Position		  [535, 200, 590, 255]
	  ZOrder		  62
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*cos"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  SID			  "1104"
	  Ports			  [2, 1]
	  Position		  [535, 300, 590, 355]
	  ZOrder		  98
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*sin"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult2"
	  SID			  "1105"
	  Ports			  [2, 1]
	  Position		  [1025, 190, 1080, 245]
	  ZOrder		  117
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult3"
	  SID			  "1106"
	  Ports			  [2, 1]
	  Position		  [1025, 330, 1080, 385]
	  ZOrder		  118
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "to12_1"
	  SID			  "1107"
	  Ports			  [1, 1]
	  Position		  [1155, 350, 1205, 370]
	  ZOrder		  131
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "to12_11"
	  SID			  "1108"
	  Ports			  [1, 1]
	  Position		  [1155, 210, 1205, 230]
	  ZOrder		  130
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "toFloat"
	  SID			  "1109"
	  Ports			  [1, 1]
	  Position		  [150, 270, 200, 290]
	  ZOrder		  127
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Floating-point"
	  arith_type		  "Floating-point"
	  n_bits		  "13"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "toFloat1"
	  SID			  "1110"
	  Ports			  [1, 1]
	  Position		  [150, 400, 200, 420]
	  ZOrder		  128
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Floating-point"
	  arith_type		  "Floating-point"
	  n_bits		  "13"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I_Out"
	  SID			  "1111"
	  Position		  [1315, 213, 1345, 227]
	  ZOrder		  106
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q_Out"
	  SID			  "1112"
	  Position		  [1315, 353, 1345, 367]
	  ZOrder		  107
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "I_In"
	  SrcPort		  1
	  DstBlock		  "toFloat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Q_In"
	  SrcPort		  1
	  DstBlock		  "toFloat1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*cos"
	  Labels		  [-1, 1]
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*sin"
	  Labels		  [-1, 1]
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [105, 0; 0, 25]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [720, 0; 0, 80]
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Mult3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mult2"
	  SrcPort		  1
	  DstBlock		  "to12_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult3"
	  SrcPort		  1
	  DstBlock		  "to12_1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*cos(A)"
	  Labels		  [-1, 0]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Mult2"
	  DstPort		  2
	}
	Line {
	  Name			  "Q+I*sin(A)"
	  Labels		  [-1, 0]
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Mult3"
	  DstPort		  2
	}
	Line {
	  Name			  "Q"
	  Labels		  [-1, 0]
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [105, 0; 0, -25]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Mult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "toFloat"
	  SrcPort		  1
	  Points		  [232, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mult1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "toFloat1"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "to12_11"
	  SrcPort		  1
	  DstBlock		  "I_Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "to12_1"
	  SrcPort		  1
	  DstBlock		  "Q_Out"
	  DstPort		  1
	}
	Annotation {
	  SID			  "1298"
	  Name			  "RYAN: Added latency to cast 1/2/15"
	  Position		  [1178, 158]
	}
	Annotation {
	  SID			  "1113"
	  Name			  "** ALL INPUTS EXPECTED TO BE FLOATING POINT **"
	  Position		  [198, 46]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "RX_I_IN"
      SID		      "412"
      Ports		      [1, 1]
      Position		      [275, 705, 340, 725]
      ZOrder		      17
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "2"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "RX_I_OUT"
      SID		      "322"
      Ports		      [1, 1]
      Position		      [1070, 705, 1130, 725]
      ZOrder		      -33
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "RX_Q_IN"
      SID		      "413"
      Ports		      [1, 1]
      Position		      [275, 835, 340, 855]
      ZOrder		      18
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "2"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "RX_Q_OUT"
      SID		      "323"
      Ports		      [1, 1]
      Position		      [1070, 835, 1130, 855]
      ZOrder		      -34
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register3"
      SID		      "277"
      Ports		      [1, 1]
      Position		      [445, 691, 495, 739]
      ZOrder		      -40
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[6 12 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "8.2"
      sg_icon_stat	      "50,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 48 48 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[30."
      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[24.66 24.66 3"
      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[18.66 18.66 24.66 24.66 18.66"
      " ],[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],["
      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','"
      "texmode','on');\nfprintf('','COMMENT: end icon text');"
      Port {
	PortNumber		1
	Name			"RX_I"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Register4"
      SID		      "278"
      Ports		      [1, 1]
      Position		      [445, 821, 495, 869]
      ZOrder		      -41
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[6 12 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "8.2"
      sg_icon_stat	      "50,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 48 48 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[30."
      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[24.66 24.66 3"
      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[18.66 18.66 24.66 24.66 18.66"
      " ],[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],["
      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','"
      "texmode','on');\nfprintf('','COMMENT: end icon text');"
      Port {
	PortNumber		1
	Name			"RX_Q"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Register5"
      SID		      "300"
      Ports		      [1, 1]
      Position		      [710, 496, 760, 544]
      ZOrder		      -42
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[1 1 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "8.2"
      sg_icon_stat	      "50,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 48 48 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[30."
      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[24.66 24.66 3"
      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[18.66 18.66 24.66 24.66 18.66"
      " ],[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],["
      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','"
      "texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register6"
      SID		      "301"
      Ports		      [1, 1]
      Position		      [710, 366, 760, 414]
      ZOrder		      -43
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "1"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[1 1 0 0 0 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "8.2"
      sg_icon_stat	      "50,48,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 48 48 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 48 48 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[30."
      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[24.66 24.66 3"
      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[18.66 18.66 24.66 24.66 18.66"
      " ],[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],["
      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
      "('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','"
      "texmode','on');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SPI Controller & SPI IO Ports"
      SID		      "537"
      Ports		      [1]
      Position		      [710, 66, 905, 254]
      ZOrder		      59
      BackgroundColor	      "green"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"SPI Controller & SPI IO Ports"
	Location		[-8, -8, 1928, 1058]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "FORCE_SPISEL_LOW"
	  SID			  "1080"
	  Position		  [1440, 178, 1470, 192]
	  ZOrder		  236
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    Name		    "force_low"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  "586"
	  Ports			  [1, 1]
	  Position		  [1145, 317, 1185, 333]
	  ZOrder		  112
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_DONE"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  "1084"
	  Ports			  [1, 1]
	  Position		  [1750, 355, 1785, 375]
	  ZOrder		  238
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  SID			  "588"
	  Ports			  [1, 1]
	  Position		  [1625, 645, 1670, 675]
	  ZOrder		  99
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  SID			  "640"
	  Ports			  [1, 1]
	  Position		  [1295, 802, 1330, 808]
	  ZOrder		  135
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "35,6,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 6 6 0 ],[0.77 0.82 0.91 ]"
	  ");\nplot([0 35 35 0 0 ],[0 0 6 6 0 ]);\npatch([17 17 17 17 17 17 17 17 ],[3 3 3 3 3 3 3 3 ],[1 1 1 ]);\npatch([17 1"
	  "7 17 17 17 ],[3 3 3 3 3 ],[0.931 0.946 0.973 ]);\npatch([17 17 17 17 17 ],[3 3 3 3 3 ],[1 1 1 ]);\npatch([17 17 17 "
	  "17 17 17 17 ],[3 3 3 3 3 3 3 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
	  "NT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  SID			  "717"
	  Ports			  [1, 1]
	  Position		  [420, 1049, 460, 1071]
	  ZOrder		  144
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "40,22,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 22 22 0 ]);\npatch([13.325 17.66 20.66 23.66 26.66 20.66 16.325 13.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([16.325 20.66 17.66 13.325 16.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([13.325 17.66 20.66 16.325 13.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([16.325 26.66 23.66 20.66 17.66 13.325 16.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_lab"
	  "el('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_DATA from hw"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "579"
	  Position		  [320, 294, 425, 316]
	  ZOrder		  90
	  ShowName		  off
	  GotoTag		  "SPI_RST"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  SID			  "657"
	  Position		  [1005, 669, 1110, 691]
	  ZOrder		  139
	  ShowName		  off
	  GotoTag		  "SPI_GO_OUT"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  SID			  "1087"
	  Position		  [1375, 216, 1565, 234]
	  ZOrder		  239
	  ShowName		  off
	  GotoTag		  "regWSD_En_ForceSPILow"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  SID			  "734"
	  Position		  [165, 801, 355, 819]
	  ZOrder		  157
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_RST"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "SPI Reset"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  SID			  "737"
	  Position		  [165, 861, 355, 879]
	  ZOrder		  161
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_SRCSEL"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "SPI Source Sel"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  SID			  "739"
	  Position		  [165, 941, 355, 959]
	  ZOrder		  165
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_GO"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_GO from register"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  SID			  "743"
	  Position		  [165, 1086, 355, 1104]
	  ZOrder		  171
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_TXDATA"
	  TagVisibility		  "global"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_DATA from register"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "580"
	  Position		  [320, 364, 425, 386]
	  ZOrder		  91
	  ShowName		  off
	  GotoTag		  "SPI_GO"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "609"
	  Position		  [1000, 894, 1105, 916]
	  ZOrder		  111
	  ShowName		  off
	  GotoTag		  "SPI_RX_DATA"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "611"
	  Position		  [1000, 924, 1105, 946]
	  ZOrder		  114
	  ShowName		  off
	  GotoTag		  "SPI_DONE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "612"
	  Position		  [1000, 829, 1105, 851]
	  ZOrder		  115
	  ShowName		  off
	  GotoTag		  "SPI_DONE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  SID			  "636"
	  Position		  [1000, 1024, 1105, 1046]
	  ZOrder		  131
	  ShowName		  off
	  GotoTag		  "SPI_DONE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  SID			  "655"
	  Position		  [1000, 794, 1105, 816]
	  ZOrder		  137
	  ShowName		  off
	  GotoTag		  "GO_CTRL"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "576"
	  Position		  [530, 419, 635, 441]
	  ZOrder		  87
	  ShowName		  off
	  GotoTag		  "SPI_TX_DAT"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "656"
	  Position		  [1000, 1059, 1105, 1081]
	  ZOrder		  138
	  ShowName		  off
	  GotoTag		  "GO_CTRL"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_J62"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [1735, 650, 1795, 670]
	  ZOrder		  122
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GPIO_J72"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [1735, 600, 1795, 620]
	  ZOrder		  123
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "577"
	  Position		  [780, 799, 875, 821]
	  ZOrder		  88
	  ShowName		  off
	  GotoTag		  "SPI_RST"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "578"
	  Position		  [1300, 1024, 1395, 1046]
	  ZOrder		  89
	  ShowName		  off
	  GotoTag		  "SPI_GO"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "575"
	  Position		  [780, 1049, 875, 1071]
	  ZOrder		  86
	  ShowName		  off
	  GotoTag		  "SPI_TX_DAT"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "607"
	  Position		  [1245, 269, 1340, 291]
	  ZOrder		  109
	  ShowName		  off
	  GotoTag		  "SPI_RX_DATA"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "610"
	  Position		  [1245, 339, 1340, 361]
	  ZOrder		  113
	  ShowName		  off
	  GotoTag		  "SPI_DONE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "654"
	  Position		  [780, 899, 875, 921]
	  ZOrder		  136
	  ShowName		  off
	  GotoTag		  "GO_CTRL"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "728"
	  Position		  [630, 314, 720, 336]
	  ZOrder		  155
	  ShowName		  off
	  GotoTag		  "SPI_GO_OUT"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HW_SPI_BUSY"
	  SID			  "723"
	  Ports			  [1, 1]
	  Position		  [1735, 310, 1795, 330]
	  ZOrder		  150
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HW_SPI_GO"
	  SID			  "715"
	  Ports			  [1, 1]
	  Position		  [290, 900, 355, 920]
	  ZOrder		  142
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_GO from hw (AGCDC)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "HW_SPI_TXDAT"
	  SID			  "716"
	  Ports			  [1, 1]
	  Position		  [290, 1050, 355, 1070]
	  ZOrder		  143
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  SID			  "722"
	  Ports			  [1, 1]
	  Position		  [1605, 353, 1655, 377]
	  ZOrder		  149
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "50,24,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 24 24 0 ]);\npatch([18.325 22.66 25.66 28.66 31.66 25.66 21.325 18.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([21.325 25.66 22.66 18.325 21.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.931 0.946 0.973 ]);\npatch([18.325 22.66 25.66 21.325 18.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([21.325 31.66 28.66 25.66 22.66 18.325 21.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	  "not');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPI_SEL"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  SID			  "1077"
	  Ports			  [1, 1]
	  Position		  [1750, 208, 1780, 232]
	  ZOrder		  235
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "30,24,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[15.33 15.33 "
	  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 12.33 15.33 15.33"
	  " 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\n"
	  "patch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "dont_force_low"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "1076"
	  Ports			  [2, 1]
	  Position		  [1830, 342, 1870, 373]
	  ZOrder		  234
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 31 31 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  SID			  "1088"
	  Ports			  [2, 1]
	  Position		  [1615, 202, 1655, 233]
	  ZOrder		  240
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 31 31 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
	  "'','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "force low"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "713"
	  Ports			  [3, 1]
	  Position		  [590, 852, 620, 968]
	  ZOrder		  140
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "30,116,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 16.5714 99.4286 116 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 16.5714 99.4286 116 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6"
	  ".1 ],[62.44 62.44 66.44 62.44 66.44 66.44 66.44 62.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[58.44 58.44"
	  " 62.44 62.44 58.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[54.44 54.44 58.44 58.44 54.44 ],[1 "
	  "1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[50.44 50.44 54.44 50.44 54.44 54.44 50.44 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\nc"
	  "olor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "714"
	  Ports			  [3, 1]
	  Position		  [590, 1007, 620, 1113]
	  ZOrder		  141
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "30,106,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 15.1429 90.8571 106 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 15.1429 90.8571 106 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6"
	  ".1 ],[57.44 57.44 61.44 57.44 61.44 61.44 61.44 57.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[53.44 53.44"
	  " 57.44 57.44 53.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[49.44 49.44 53.44 53.44 49.44 ],[1 "
	  "1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[45.44 45.44 49.44 45.44 49.44 49.44 45.44 ],[0.931 0.946 0"
	  ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
	  "abel('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\nc"
	  "olor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "SPI Data"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  "634"
	  Ports			  [3, 1]
	  Position		  [1185, 982, 1245, 1088]
	  ZOrder		  129
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "60,106,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 106 106 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 60 60 0 0 ],[0 0 106 106 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[61.88 61.88 "
	  "69.88 61.88 69.88 69.88 69.88 61.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[53.88 53.88 61.88 61.88 53.8"
	  "8 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[45.88 45.88 53.88 53.88 45.88 ],[1 1 1 ]);\npatch("
	  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[37.88 37.88 45.88 37.88 45.88 45.88 37.88 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');por"
	  "t_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  "638"
	  Ports			  [3, 1]
	  Position		  [1200, 752, 1260, 858]
	  ZOrder		  133
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "60,106,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 106 106 0 ],[0.77 0.82 0."
	  "91 ]);\nplot([0 60 60 0 0 ],[0 0 106 106 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[61.88 61.88 "
	  "69.88 61.88 69.88 69.88 69.88 61.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[53.88 53.88 61.88 61.88 53.8"
	  "8 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[45.88 45.88 53.88 53.88 45.88 ],[1 1 1 ]);\npatch("
	  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[37.88 37.88 45.88 37.88 45.88 45.88 37.88 ],[0.931 0.946 0.973 ]);\nfpri"
	  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	  ",'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');por"
	  "t_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  "1311"
	  Ports			  [1, 1]
	  Position		  [1145, 399, 1180, 431]
	  ZOrder		  241
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  SID			  "1312"
	  Ports			  [1, 1]
	  Position		  [1200, 444, 1235, 476]
	  ZOrder		  242
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  "1313"
	  Ports			  [1, 1]
	  Position		  [1145, 489, 1180, 521]
	  ZOrder		  243
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  sg_icon_stat		  "35,32,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.44 "
	  "20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],[0."
	  "931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1 25."
	  "88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor("
	  "'black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SPI Simulation Test Generator"
	  SID			  "555"
	  Ports			  [1, 1]
	  Position		  [560, 685, 710, 765]
	  ZOrder		  76
	  BlockMirror		  on
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SPI Simulation Test Generator"
	    Location		    [1, 1, 1919, 1049]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "SPI In"
	      SID		      "556"
	      Position		      [870, 25, 900, 40]
	      ZOrder		      76
	      BlockRotation	      270
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Assert"
	      SID		      "554"
	      Ports		      [1, 1]
	      Position		      [100, 360, 160, 390]
	      ZOrder		      75
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Assert"
	      SourceType	      "Xilinx Assert Block"
	      infoedit		      "Asserts a user-defined sample rate and/or type on a signal.<br><br>Hardware notes: In hardware"
	      " this block costs nothing."
	      assert_type	      off
	      type_source	      "Explicitly"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      assert_rate	      on
	      rate_source	      "Explicitly"
	      period		      "1"
	      output_port	      on
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "assert"
	      sg_icon_stat	      "60,30,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('Assert');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Black Box1"
	      SID		      "525"
	      Ports		      [4, 6]
	      Position		      [810, 375, 1095, 650]
	      ZOrder		      47
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Black Box"
	      SourceType	      "Xilinx Black Box Block"
	      infoedit		      " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You mu"
	      "st supply a Black Box with certain information about the HDL component you would like to bring into System Gene"
	      "rator. This information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inac"
	      "tive\", you will typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>Wh"
	      "en \"Simulation mode\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	      init_code		      "volo_spi_io_config"
	      sim_method	      "ISE Simulator"
	      verbose		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "blackbox2"
	      sg_icon_stat	      "285,275,4,6,white,blue,0,eaac5766,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 285 285 0 0 ],[0 0 275 275 0 ],[0."
	      "77 0.82 0.91 ]);\nplot([0 285 285 0 0 ],[0 0 275 275 0 ]);\npatch([55.225 111.58 150.58 189.58 228.58 150.58 94"
	      ".225 55.225 ],[180.29 180.29 219.29 180.29 219.29 219.29 219.29 180.29 ],[1 1 1 ]);\npatch([94.225 150.58 111.5"
	      "8 55.225 94.225 ],[141.29 141.29 180.29 180.29 141.29 ],[0.931 0.946 0.973 ]);\npatch([55.225 111.58 150.58 94."
	      "225 55.225 ],[102.29 102.29 141.29 141.29 102.29 ],[1 1 1 ]);\npatch([94.225 228.58 189.58 150.58 111.58 55.225"
	      " 94.225 ],[63.29 63.29 102.29 63.29 102.29 102.29 63.29 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('bl"
	      "ack');port_label('input',2,'go');\ncolor('black');port_label('input',3,'tx_data');\ncolor('black');port_label('"
	      "input',4,'spi_miso1');\ncolor('black');port_label('output',1,'rx_data1');\ncolor('black');port_label('output',2"
	      ",'done');\ncolor('black');port_label('output',3,'curbitnum');\ncolor('black');port_label('output',4,'spi_mosi')"
	      ";\ncolor('black');port_label('output',5,'spi_cs');\ncolor('black');port_label('output',6,'spi_sclk');\nfprintf("
	      "'','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "535"
	      Ports		      [1, 1]
	      Position		      [1175, 295, 1220, 325]
	      ZOrder		      57
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "561"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [1715, 331, 1773, 389]
	      ZOrder		      81
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      sg_icon_stat	      "58,58,-1,-1,darkgray,black,0,07734,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 58 58 0 0 ],[0 0 58 58 0 ],[0.1 0."
	      "1 0.1 ]);\nplot([0 58 58 0 0 ],[0 0 58 58 0 ]);\npatch([11.2 22.76 30.76 38.76 46.76 30.76 19.2 11.2 ],[37.88 3"
	      "7.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[0.33 0.33 0.33 ]);\npatch([19.2 30.76 22.76 11.2 19.2 ],[29.88 29.8"
	      "8 37.88 37.88 29.88 ],[0.261 0.261 0.261 ]);\npatch([11.2 22.76 30.76 19.2 11.2 ],[21.88 21.88 29.88 29.88 21.8"
	      "8 ],[0.33 0.33 0.33 ]);\npatch([19.2 46.76 38.76 30.76 22.76 11.2 19.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 1"
	      "3.88 ],[0.261 0.261 0.261 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text'"
	      ");\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway In"
	      SID		      "620"
	      Ports		      [1, 1]
	      Position		      [165, 455, 230, 475]
	      ZOrder		      115
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "526"
	      Ports		      [1, 1]
	      Position		      [685, 416, 735, 434]
	      ZOrder		      54
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "50,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 18 18 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      DiscretePulseGenerator
	      Name		      "Pulse\nGenerator2"
	      SID		      "527"
	      Ports		      [0, 1]
	      Position		      [55, 448, 100, 482]
	      ZOrder		      53
	      NamePlacement	      "alternate"
	      Period		      "5000"
	      PhaseDelay	      "5"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "523"
	      Ports		      [1, 1]
	      Position		      [766, 200, 794, 235]
	      ZOrder		      121
	      BlockRotation	      270
	      BlockMirror	      on
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[6 12 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "28,35,1,1,white,blue,0,c80657c5,down,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 28 28 0 0 ],[0 0 35 35 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 28 28 0 0 ],[0 0 35 35 0 ]);\npatch([5.1 10.88 14.88 18.88 22.88 14.88 9.1 5.1 ],[21.44 2"
	      "1.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([9.1 14.88 10.88 5.1 9.1 ],[17.44 17.44 21.44 21.4"
	      "4 17.44 ],[0.931 0.946 0.973 ]);\npatch([5.1 10.88 14.88 9.1 5.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1 1 1 ]);\n"
	      "patch([9.1 22.88 18.88 14.88 10.88 5.1 9.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946 0.973 ]);\nf"
	      "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
	      "nput',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope4"
	      SID		      "533"
	      Ports		      [5]
	      Position		      [1580, 422, 1645, 648]
	      ZOrder		      55
	      ForegroundColor	      "[0.901961, 0.000000, 0.000000]"
	      Floating		      off
	      Location		      [517, 191, 1750, 811]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
		axes5			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      ShowLegends	      off
	      YMin		      "-5~-5~-5~-5~-5"
	      YMax		      "5~5~5~5~5"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Simulation Multiplexer"
	      SID		      "616"
	      Ports		      [2, 1]
	      Position		      [500, 376, 545, 434]
	      ZOrder		      112
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Simulation Multiplexer"
	      SourceType	      "Xilinx Simulation Multiplexer Block"
	      infoedit		      "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specif"
	      "ied For Simulation will be used during Simulink simulation.  The input specified For Generation will be used du"
	      "ring code generation.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or Mod"
	      "elSim subsystem.<br><br>Hardware Notes: This block costs nothing."
	      sim_sel		      "1"
	      hw_sel		      "2"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "simmux"
	      sg_icon_stat	      "45,58,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 58 58 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[35."
	      "66 35.66 41.66 35.66 41.66 41.66 41.66 35.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[29.66 29.66 3"
	      "5.66 35.66 29.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[23.66 23.66 29.66 29.66 23.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[17.66 17.66 23.66 17.66 23.66 23.66 17.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "fprintf('','COMMENT: end icon text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hw"
	      "SwLineY);\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "TieHigh1"
	      SID		      "617"
	      Ports		      [0, 1]
	      Position		      [330, 517, 360, 533]
	      ZOrder		      113
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "3"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "TieHigh4"
	      SID		      "529"
	      Ports		      [0, 1]
	      Position		      [530, 517, 560, 533]
	      ZOrder		      50
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "hex2dec('CD')"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,16,0,1,white,blue,0,cfa9e608,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'205');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      ToWorkspace
	      Name		      "To Workspace"
	      SID		      "534"
	      Ports		      [1]
	      Position		      [1390, 295, 1450, 325]
	      ZOrder		      56
	      VariableName	      "rxData1_out"
	      MaxDataPoints	      "inf"
	      SampleTime	      "-1"
	      FixptAsFi		      on
	    }
	    Block {
	      BlockType		      ToWorkspace
	      Name		      "To Workspace1"
	      SID		      "536"
	      Ports		      [1]
	      Position		      [1390, 340, 1450, 370]
	      ZOrder		      58
	      VariableName	      "done"
	      MaxDataPoints	      "inf"
	      SampleTime	      "-1"
	      FixptAsFi		      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo"
	      SID		      "603"
	      Ports		      [1, 1]
	      Position		      [1275, 302, 1325, 318]
	      ZOrder		      110
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo1"
	      SID		      "597"
	      Ports		      [1, 1]
	      Position		      [1440, 482, 1490, 498]
	      ZOrder		      106
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo2"
	      SID		      "598"
	      Ports		      [1, 1]
	      Position		      [1440, 527, 1490, 543]
	      ZOrder		      107
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo3"
	      SID		      "599"
	      Ports		      [1, 1]
	      Position		      [1440, 572, 1490, 588]
	      ZOrder		      108
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo4"
	      SID		      "596"
	      Ports		      [1, 1]
	      Position		      [1450, 437, 1500, 453]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo5"
	      SID		      "600"
	      Ports		      [1, 1]
	      Position		      [1440, 617, 1490, 633]
	      ZOrder		      109
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo6"
	      SID		      "604"
	      Ports		      [1, 1]
	      Position		      [1275, 347, 1325, 363]
	      ZOrder		      111
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SPI Out"
	      SID		      "558"
	      Position		      [530, 128, 560, 142]
	      ZOrder		      78
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Assert"
	      SrcPort		      1
	      Points		      [85, 0; 0, -240]
	      DstBlock		      "SPI Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Black Box1"
	      SrcPort		      4
	      Points		      [9, 0]
	      Branch {
		Points			[0, 142; -1093, 0; 0, -302]
		DstBlock		"Assert"
		DstPort			1
	      }
	      Branch {
		DstBlock		"foo2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Black Box1"
	      SrcPort		      6
	      DstBlock		      "foo5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Black Box1"
	      SrcPort		      2
	      Points		      [82, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"foo6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"foo4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "SPI In"
	      SrcPort		      1
	      Points		      [-107, 0]
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pulse\nGenerator2"
	      SrcPort		      1
	      DstBlock		      "Gateway In"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Black Box1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Black Box1"
	      SrcPort		      1
	      Points		      [0, -10; 30, 0]
	      Branch {
		Points			[0, 100]
		DstBlock		"foo1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -80]
		DstBlock		"Convert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Black Box1"
	      SrcPort		      5
	      DstBlock		      "foo3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "foo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "foo4"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "foo1"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "foo2"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "foo3"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "foo5"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "foo"
	      SrcPort		      1
	      DstBlock		      "To Workspace"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "foo6"
	      SrcPort		      1
	      DstBlock		      "To Workspace1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Simulation Multiplexer"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Inverter2"
		DstPort			1
	      }
	      Branch {
		Points			[165, 0]
		DstBlock		"Black Box1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "TieHigh1"
	      SrcPort		      1
	      Points		      [92, 0; 0, -105]
	      DstBlock		      "Simulation Multiplexer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway In"
	      SrcPort		      1
	      Points		      [104, 0; 0, -75]
	      DstBlock		      "Simulation Multiplexer"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "TieHigh4"
	      SrcPort		      1
	      Points		      [107, 0; 0, 25]
	      DstBlock		      "Black Box1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      Points		      [0, 380]
	      DstBlock		      "Black Box1"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPI_CLK"
	  SID			  "27"
	  Ports			  [1, 1]
	  Position		  [1735, 495, 1795, 515]
	  ZOrder		  119
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPI_FSS"
	  SID			  "28"
	  Ports			  [1, 1]
	  Position		  [1735, 450, 1795, 470]
	  ZOrder		  118
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPI_RX"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [290, 505, 355, 525]
	  ZOrder		  117
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPI_SEL"
	  SID			  "719"
	  Ports			  [1, 1]
	  Position		  [1900, 350, 1960, 370]
	  ZOrder		  146
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPI_TX"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [1735, 405, 1795, 425]
	  ZOrder		  116
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  SID			  "516"
	  Ports			  [6]
	  Position		  [1870, 699, 1930, 811]
	  ZOrder		  37
	  Floating		  off
	  Location		  [5, 48, 1921, 1039]
	  Open			  off
	  NumInputPorts		  "6"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	    axes6		    "%<SignalLabel>"
	  }
	  List {
	    ListType		    ScopeGraphics
	    FigureColor		    "[0.5 0.5 0.5]"
	    AxesColor		    "[0 0 0]"
	    AxesTickColor	    "[1 1 1]"
	    LineColors		    "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	    LineStyles		    "-|-|-|-|-|-"
	    LineWidths		    "[0.5 0.5 0.5 0.5 0.5 0.5]"
	    MarkerStyles	    "none|none|none|none|none|none"
	  }
	  ShowLegends		  off
	  YMin			  "-5~-2~-5~-5~-5~-5"
	  YMax			  "5~2~5~5~5~5"
	  DataFormat		  "StructureWithTime"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation Input Generator"
	  SID			  "568"
	  Ports			  [0, 2]
	  Position		  [210, 239, 255, 381]
	  ZOrder		  82
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Simulation Input Generator"
	    Location		    [1, 1, 1919, 1049]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "729"
	      Ports		      [1, 1]
	      Position		      [420, 107, 480, 163]
	      ZOrder		      119
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "571"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [145, 286, 203, 344]
	      ZOrder		      85
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      sg_icon_stat	      "58,58,-1,-1,darkgray,black,0,07734,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 58 58 0 0 ],[0 0 58 58 0 ],[0.1 0."
	      "1 0.1 ]);\nplot([0 58 58 0 0 ],[0 0 58 58 0 ]);\npatch([11.2 22.76 30.76 38.76 46.76 30.76 19.2 11.2 ],[37.88 3"
	      "7.88 45.88 37.88 45.88 45.88 45.88 37.88 ],[0.33 0.33 0.33 ]);\npatch([19.2 30.76 22.76 11.2 19.2 ],[29.88 29.8"
	      "8 37.88 37.88 29.88 ],[0.261 0.261 0.261 ]);\npatch([11.2 22.76 30.76 19.2 11.2 ],[21.88 21.88 29.88 29.88 21.8"
	      "8 ],[0.33 0.33 0.33 ]);\npatch([19.2 46.76 38.76 30.76 22.76 11.2 19.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 1"
	      "3.88 ],[0.261 0.261 0.261 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text'"
	      ");\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "615"
	      Position		      [65, 149, 170, 171]
	      ZOrder		      116
	      ShowName		      off
	      GotoTag		      "SPI_DONE"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway In"
	      SID		      "621"
	      Ports		      [1, 1]
	      Position		      [130, 30, 195, 50]
	      ZOrder		      118
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to"
	      "  Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top l"
	      "evel input ports."
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsADC		      off
	      ADCChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      inherit_from_input      off
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' "
	      "');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      DiscretePulseGenerator
	      Name		      "Pulse\nGenerator1"
	      SID		      "519"
	      Ports		      [0, 1]
	      Position		      [20, 23, 65, 57]
	      ZOrder		      41
	      NamePlacement	      "alternate"
	      Period		      "5000"
	      PhaseDelay	      "5"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "613"
	      Ports		      [2, 1]
	      Position		      [250, 105, 335, 160]
	      ZOrder		      107
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "1"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[6 12 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "8.2"
	      sg_icon_stat	      "85,55,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 85 85 0 0 ],[0 0 55 55 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 85 85 0 0 ],[0 0 55 55 0 ]);\npatch([26.425 36.54 43.54 50.54 57.54 43.54 33.425 26.425 ]"
	      ",[34.77 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([33.425 43.54 36.54 26.425 33.425 ],[27.7"
	      "7 27.77 34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([26.425 36.54 43.54 33.425 26.425 ],[20.77 20.77 27.7"
	      "7 27.77 20.77 ],[1 1 1 ]);\npatch([33.425 57.54 50.54 43.54 36.54 26.425 33.425 ],[13.77 13.77 20.77 13.77 20.7"
	      "7 20.77 13.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('blac"
	      "k');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon t"
	      "ext');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      SID		      "522"
	      Ports		      [2]
	      Position		      [1080, 254, 1145, 336]
	      ZOrder		      86
	      Floating		      off
	      Location		      [597, 275, 1830, 895]
	      Open		      off
	      NumInputPorts	      "2"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      List {
		ListType		ScopeGraphics
		FigureColor		"[0.5 0.5 0.5]"
		AxesColor		"[0 0 0]"
		AxesTickColor		"[1 1 1]"
		LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
		LineStyles		"-|-|-|-|-|-"
		LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
		MarkerStyles		"none|none|none|none|none|none"
	      }
	      ShowLegends	      off
	      YMin		      "-5~-5"
	      YMax		      "5~5"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "TieHigh1"
	      SID		      "614"
	      Ports		      [0, 1]
	      Position		      [100, 112, 130, 128]
	      ZOrder		      108
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Boolean"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      sg_icon_stat	      "30,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo1"
	      SID		      "595"
	      Ports		      [1, 1]
	      Position		      [960, 307, 1010, 323]
	      ZOrder		      106
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "foo4"
	      SID		      "594"
	      Ports		      [1, 1]
	      Position		      [960, 267, 1010, 283]
	      ZOrder		      105
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of t"
	      "ype Simulink integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become t"
	      "op level output ports or are discarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 1 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      sg_icon_stat	      "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.96"
	      "4 0.964 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Rst"
	      SID		      "569"
	      Position		      [825, 33, 855, 47]
	      ZOrder		      42
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Go"
	      SID		      "570"
	      Position		      [830, 128, 860, 142]
	      ZOrder		      84
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Pulse\nGenerator1"
	      SrcPort		      1
	      DstBlock		      "Gateway In"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway In"
	      SrcPort		      1
	      Points		      [498, 0]
	      Branch {
		Points			[0, 235]
		DstBlock		"foo4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Rst"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "foo4"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "foo1"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "TieHigh1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      Points		      [35, 0; 0, -15]
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [112, 0]
	      Branch {
		Points			[0, 180]
		DstBlock		"foo1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Go"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer"
	  SID			  "572"
	  Ports			  [2, 1]
	  Position		  [490, 261, 535, 319]
	  ZOrder		  83
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<br><br>Hardware Notes: This block costs nothing."
	  sim_sel		  "1"
	  hw_sel		  "2"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  sg_icon_stat		  "45,58,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 58 58 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[35.66 35.66 41."
	  "66 35.66 41.66 41.66 41.66 35.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[29.66 29.66 35.66 35.66 29.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[23.66 23.66 29.66 29.66 23.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[17.66 17.66 23.66 17.66 23.66 23.66 17.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end ic"
	  "on text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer1"
	  SID			  "573"
	  Ports			  [2, 1]
	  Position		  [490, 331, 535, 389]
	  ZOrder		  84
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<br><br>Hardware Notes: This block costs nothing."
	  sim_sel		  "1"
	  hw_sel		  "2"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  sg_icon_stat		  "45,58,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 58 58 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[35.66 35.66 41."
	  "66 35.66 41.66 41.66 41.66 35.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[29.66 29.66 35.66 35.66 29.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[23.66 23.66 29.66 29.66 23.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[17.66 17.66 23.66 17.66 23.66 23.66 17.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end ic"
	  "on text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer2"
	  SID			  "622"
	  Ports			  [2, 1]
	  Position		  [630, 471, 675, 529]
	  ZOrder		  121
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<br><br>Hardware Notes: This block costs nothing."
	  sim_sel		  "1"
	  hw_sel		  "2"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  sg_icon_stat		  "45,58,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 58 58 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[35.66 35.66 41."
	  "66 35.66 41.66 41.66 41.66 35.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[29.66 29.66 35.66 35.66 29.66"
	  " ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[23.66 23.66 29.66 29.66 23.66 ],[1 1 1 ]);\npatch("
	  "[14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[17.66 17.66 23.66 17.66 23.66 23.66 17.66 ],[0.931 0.946 0.973 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end ic"
	  "on text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TieHigh1"
	  SID			  "582"
	  Ports			  [0, 1]
	  Position		  [1005, 762, 1035, 778]
	  ZOrder		  93
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TieHigh2"
	  SID			  "635"
	  Ports			  [0, 1]
	  Position		  [1005, 992, 1035, 1008]
	  ZOrder		  130
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "TieHigh3"
	  SID			  "637"
	  Ports			  [0, 1]
	  Position		  [1295, 827, 1325, 843]
	  ZOrder		  132
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "1"
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([12"
	  ".55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  SID			  "574"
	  Ports			  [2, 1]
	  Position		  [1375, 792, 1435, 848]
	  ZOrder		  85
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_DONE'"
	  init			  "1"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  SID			  "608"
	  Ports			  [2, 1]
	  Position		  [1375, 892, 1435, 948]
	  ZOrder		  177
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Block"
	  infoedit		  "Register block that writes data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_RXDAT'"
	  init			  "0"
	  ownership		  "Locally owned and initialized"
	  explicit_data_type	  on
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  sg_icon_stat		  "60,56,2,1,white,blue,0,10ab453e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'di"
	  "n');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMEN"
	  "T: end icon text');"
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "To Workspace2"
	  SID			  "551"
	  Ports			  [1]
	  Position		  [1605, 905, 1685, 935]
	  ZOrder		  175
	  VariableName		  "rxData1_out1"
	  MaxDataPoints		  "inf"
	  SampleTime		  "-1"
	  FixptAsFi		  on
	}
	Block {
	  BlockType		  ToWorkspace
	  Name			  "To Workspace3"
	  SID			  "552"
	  Ports			  [1]
	  Position		  [1525, 310, 1585, 340]
	  ZOrder		  73
	  VariableName		  "done2"
	  MaxDataPoints		  "inf"
	  SampleTime		  "-1"
	  FixptAsFi		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "VOLO_SPI_BLACK_BOX"
	  SID			  "511"
	  Ports			  [4, 6]
	  Position		  [745, 255, 1030, 530]
	  ZOrder		  25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Black Box"
	  SourceType		  "Xilinx Black Box Block"
	  infoedit		  " Incorporates black box HDL and simulation model into a System Generator design.<br><br>You must suppl"
	  "y a Black Box with certain information about the HDL component you would like to bring into System Generator. This "
	  "information is provided through a Matlab function.<br><br>When \"Simulation mode\" is set to \"Inactive\", you will"
	  " typically want to provide a separate simulation model by using a Simulation Multiplexer.<br>When \"Simulation mode"
	  "\" is set to \"External co-simulator\", you must include a ModelSim block in the design."
	  init_code		  "volo_spi_io_config"
	  sim_method		  "ISE Simulator"
	  verbose		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "2123,336,348,408"
	  block_type		  "blackbox2"
	  sg_icon_stat		  "285,275,4,6,white,blue,0,eaac5766,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 285 285 0 0 ],[0 0 275 275 0 ],[0.77 0.82 "
	  "0.91 ]);\nplot([0 285 285 0 0 ],[0 0 275 275 0 ]);\npatch([55.225 111.58 150.58 189.58 228.58 150.58 94.225 55.225 "
	  "],[180.29 180.29 219.29 180.29 219.29 219.29 219.29 180.29 ],[1 1 1 ]);\npatch([94.225 150.58 111.58 55.225 94.225 "
	  "],[141.29 141.29 180.29 180.29 141.29 ],[0.931 0.946 0.973 ]);\npatch([55.225 111.58 150.58 94.225 55.225 ],[102.29"
	  " 102.29 141.29 141.29 102.29 ],[1 1 1 ]);\npatch([94.225 228.58 189.58 150.58 111.58 55.225 94.225 ],[63.29 63.29 1"
	  "02.29 63.29 102.29 102.29 63.29 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	  "MMENT: begin icon text');\ncolor('black');port_label('input',1,'reset');\ncolor('black');port_label('input',2,'go')"
	  ";\ncolor('black');port_label('input',3,'tx_data');\ncolor('black');port_label('input',4,'spi_miso1');\ncolor('black"
	  "');port_label('output',1,'rx_data1');\ncolor('black');port_label('output',2,'done');\ncolor('black');port_label('ou"
	  "tput',3,'curbitnum');\ncolor('black');port_label('output',4,'spi_mosi');\ncolor('black');port_label('output',5,'spi"
	  "_cs');\ncolor('black');port_label('output',6,'spi_sclk');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    4
	    Name		    "SPI_TX"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "SPI_FSS"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "SPI_CLK"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo10"
	  SID			  "751"
	  Ports			  [1, 1]
	  Position		  [1745, 699, 1780, 711]
	  ZOrder		  181
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo3"
	  SID			  "744"
	  Ports			  [1, 1]
	  Position		  [1745, 759, 1780, 771]
	  ZOrder		  173
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo4"
	  SID			  "593"
	  Ports			  [1, 1]
	  Position		  [1745, 779, 1780, 791]
	  ZOrder		  104
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo5"
	  SID			  "601"
	  Ports			  [1, 1]
	  Position		  [1515, 912, 1565, 928]
	  ZOrder		  176
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([22"
	  ".55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo6"
	  SID			  "602"
	  Ports			  [1, 1]
	  Position		  [1390, 317, 1440, 333]
	  ZOrder		  106
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "50,16,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.964 0.964 0.964 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([22"
	  ".55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.964 0.964 0.964 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
	  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	  ";"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo7"
	  SID			  "748"
	  Ports			  [1, 1]
	  Position		  [1745, 799, 1780, 811]
	  ZOrder		  178
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo8"
	  SID			  "749"
	  Ports			  [1, 1]
	  Position		  [1745, 739, 1780, 751]
	  ZOrder		  179
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "foo9"
	  SID			  "750"
	  Ports			  [1, 1]
	  Position		  [1745, 719, 1780, 731]
	  ZOrder		  180
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "35,12,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 12 12 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 12 12 0 ]);\npatch([14.775 16.22 17.22 18.22 19.22 17.22 15.775 14.775 ],[7.11 7.11 "
	  "8.11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([15.775 17.22 16.22 14.775 15.775 ],[6.11 6.11 7.11 7.11 6.11 ],["
	  "0.964 0.964 0.964 ]);\npatch([14.775 16.22 17.22 15.775 14.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([15."
	  "775 19.22 18.22 17.22 16.22 14.775 15.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.964 0.964 0.964 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ')"
	  ";\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge1"
	  SID			  "628"
	  Ports			  [1, 1]
	  Position		  [660, 902, 690, 918]
	  ZOrder		  128
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "SPI Go Pulse"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "posedge1"
	    Location		    [1912, -8, 3848, 1208]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "629"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "630"
	      Ports		      [1, 1]
	      Position		      [425, 223, 460, 247]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ]"
	      ",[15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.3"
	      "3 12.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 "
	      "12.33 9.33 ],[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6"
	      ".33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
	      ";\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "631"
	      Ports		      [1, 1]
	      Position		      [485, 226, 510, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.2"
	      "2 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 "
	      "11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);"
	      "\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('no"
	      "t');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "632"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 53 53 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 53 53 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[32."
	      "66 32.66 38.66 32.66 38.66 38.66 38.66 32.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[26.66 26.66 3"
	      "2.66 32.66 26.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[20.66 20.66 26.66 26.66 20.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[14.66 14.66 20.66 14.66 20.66 20.66 14.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "633"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  Name			  "SPI_CLK"
	  SrcBlock		  "VOLO_SPI_BLACK_BOX"
	  SrcPort		  6
	  DstBlock		  "Register4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VOLO_SPI_BLACK_BOX"
	  SrcPort		  2
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VOLO_SPI_BLACK_BOX"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SPI Simulation Test Generator"
	  SrcPort		  1
	  Points		  [-65, 0; 0, -240]
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Input Generator"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Input Generator"
	  SrcPort		  2
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  Points		  [48, 0; 0, -35; 113, 0]
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Convert4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "foo4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer"
	  SrcPort		  1
	  DstBlock		  "VOLO_SPI_BLACK_BOX"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI Reset"
	  Labels		  [-1, 0]
	  SrcBlock		  "From13"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI_DONE"
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [26, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Goto5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [149, 0]
	    Branch {
	      Labels		      [-1, 0]
	      Points		      [0, 420]
	      DstBlock		      "foo8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "foo6"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "GPIO_J62"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer1"
	  SrcPort		  1
	  Points		  [61, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Goto8"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "VOLO_SPI_BLACK_BOX"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "foo4"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "foo6"
	  SrcPort		  1
	  DstBlock		  "To Workspace3"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI_TX"
	  SrcBlock		  "VOLO_SPI_BLACK_BOX"
	  SrcPort		  4
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SPI_RX"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  DstBlock		  "VOLO_SPI_BLACK_BOX"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer2"
	  SrcPort		  1
	  DstBlock		  "VOLO_SPI_BLACK_BOX"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "TieHigh2"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "TieHigh3"
	  SrcPort		  1
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TieHigh1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  Name			  "SPI Go Pulse"
	  Labels		  [-1, 0]
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  Points		  [449, 0]
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "GPIO_J72"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "foo7"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "SPI_GO from register"
	  Labels		  [-1, 1]
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "posedge1"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI_DATA from register"
	  Labels		  [-1, 1]
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  Name			  "SPI Data"
	  Labels		  [-1, 0]
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HW_SPI_TXDAT"
	  SrcPort		  1
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI_DATA from hw"
	  Labels		  [-1, 1]
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  Name			  "SPI Source Sel"
	  SrcBlock		  "From14"
	  SrcPort		  1
	  Points		  [119, 0]
	  Branch {
	    Labels		    [-1, 1]
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [-1, 1]
	    Points		    [0, 155]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "SPI_SEL"
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [52, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "HW_SPI_BUSY"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [1, 1]
	    DstBlock		    "Convert2"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "SPI_FSS"
	  SrcBlock		  "VOLO_SPI_BLACK_BOX"
	  SrcPort		  5
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "foo3"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "foo5"
	  SrcPort		  1
	  DstBlock		  "To Workspace2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  DstBlock		  "foo5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "foo7"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "foo8"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "foo9"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "foo10"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  Name			  "SPI_GO from hw (AGCDC)"
	  Labels		  [-1, 1]
	  SrcBlock		  "HW_SPI_GO"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "SPI_SEL"
	  DstPort		  1
	}
	Line {
	  Name			  "force_low"
	  Labels		  [-1, 1]
	  SrcBlock		  "FORCE_SPISEL_LOW"
	  SrcPort		  1
	  Points		  [97, 0; 0, 25]
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  Name			  "dont_force_low"
	  Labels		  [2, 0]
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  Points		  [19, 0; 0, 130]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  Name			  "force low"
	  Labels		  [-1, 0]
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [298, 0]
	  Branch {
	    Points		    [0, 310]
	    Branch {
	      DstBlock		      "SPI Simulation Test Generator"
	      DstPort		      1
	    }
	    Branch {
	      Labels		      [-1, 0]
	      DstBlock		      "foo9"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "SPI_TX"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [348, 0]
	  Branch {
	    Points		    [0, -95]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "SPI_FSS"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [-1, 0]
	    Points		    [0, 245]
	    DstBlock		    "foo10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  Points		  [331, 0]
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "SPI_CLK"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [-1, 0]
	    Points		    [0, 260]
	    DstBlock		    "foo3"
	    DstPort		    1
	  }
	}
	Annotation {
	  SID			  "1314"
	  Name			  "REG: Added registers to handle delay through 4x1 Radio MUX.\nApparently the input data is not registered "
	  "internally and we end\nup with a route from the AGCDC block, through the controller,\nthrough the MUX and to the ra"
	  "dio bridge itself before it gets\nregistered. 01/19/2015"
	  Position		  [1193, 583]
	}
	Annotation {
	  SID			  "762"
	  Name			  "This comes from the WARPv3 reference design"
	  Position		  [885, 239]
	}
	Annotation {
	  SID			  "761"
	  Name			  "RX input only really matters for Microblaze-based\nread/write operations. In that case"
	  Position		  [271, 577]
	}
	Annotation {
	  SID			  "758"
	  Name			  "This SPI controller was cobbled together quickly\nfor rapid prototyping of the WSD radio controller\nand "
	  "AGC. It is neither optimized nor clean, but it\nworks quite well for non-timing critial tasks. Since\neach write ta"
	  "kes the time of two back-to-back\nframes, this takes twice as long as it needs to, and\nthe HW_SPI_BUSY output is c"
	  "ompletely broken.\n\nThe regWSD_SPI_SRCSEL selects Tx data from\neither the microblaze (for 2-way comms with the\nt"
	  "ransceiver) or from hardware. The HW_SPI_GO\nand HW_SPI_TXDAT input ports come directly\nfrom the WSD_AGCDC block\n"
	  "\nCreated: June 2013\nAuthor: Narendra Anand (nanand@rice.edu)\nComments: Ryan E. Guerra (me@ryaneguerra.com)"
	  Position		  [1831, 974]
	}
	Annotation {
	  SID			  "756"
	  Name			  "SPI Writes also come\nfrom AGC HW, which is TX-only"
	  Position		  [212, 1027]
	}
	Annotation {
	  SID			  "755"
	  Name			  "SPI Writes can be initiated from Microblaze"
	  Position		  [258, 778]
	}
	Annotation {
	  SID			  "754"
	  Name			  "4-wire SPI interface to\nLMS6002D transceiver"
	  Position		  [1889, 438]
	}
	Annotation {
	  SID			  "753"
	  Name			  "HW_SPI_BUSY is broken -- should be removed in the future"
	  Position		  [1949, 317]
	}
	Annotation {
	  SID			  "752"
	  Name			  "Debug Outputs -- should be removed in the future"
	  Position		  [1921, 634]
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      "658"
      Ports		      [2]
      Position		      [1205, 323, 1265, 587]
      ZOrder		      99
      Floating		      off
      Location		      [682, 351, 1915, 971]
      Open		      off
      NumInputPorts	      "2"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[0.5 0.5 0.5]"
	AxesColor		"[0 0 0]"
	AxesTickColor		"[1 1 1]"
	LineColors		"[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "-5~-5"
      YMax		      "5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Sel_WSD_Xceiver"
      SID		      "1132"
      Ports		      [1, 1]
      Position		      [1630, 655, 1690, 675]
      ZOrder		      128
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shared Registers and IO Ports"
      SID		      "331"
      Ports		      [0, 1]
      Position		      [470, 64, 665, 256]
      ZOrder		      -53
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Shared Registers and IO Ports"
	Location		[-8, -8, 1928, 1058]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"82"
	Block {
	  BlockType		  Reference
	  Name			  "CTRLSEL"
	  SID			  "332"
	  Ports			  [1, 1]
	  Position		  [1605, 320, 1665, 340]
	  ZOrder		  -2
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.88 0.88 0.88"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.964 0.964 0.964 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.964 0.964 0.964 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon "
	  "text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  SID			  "647"
	  Ports			  [1, 1]
	  Position		  [1365, 769, 1405, 811]
	  ZOrder		  91
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls determine the hardware implementation.  The cost in hardwa"
	  "re of different implementations varies considerably; press Help for details."
	  sample_ratio		  "2"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "dsamp"
	  sg_icon_stat		  "40,42,1,1,white,blue,0,80c3f0cd,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 42 42 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 42 42 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[26.55 26.55 31.55"
	  " 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[21.55 21.55 26.55 26.55 21.55 "
	  "],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[16.55 16.55 21.55 21.55 16.55 ],[1 1 1 ]);\npatch("
	  "[13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0.931 0.946 0.973 ]);\nfpr"
	  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}\\n"
	  "ewline ','texmode','on');\ncolor('black');disp(' \\newline{\\fontsize{14pt}\\bf\\downarrow}2','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "447"
	  Position		  [555, 164, 675, 186]
	  ZOrder		  39
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_OFDM"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "473"
	  Position		  [985, 619, 1090, 641]
	  ZOrder		  59
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_UHF"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "474"
	  Position		  [985, 699, 1090, 721]
	  ZOrder		  60
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_WIFI"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "475"
	  Position		  [985, 399, 1090, 421]
	  ZOrder		  61
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_UHF"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  SID			  "476"
	  Position		  [985, 479, 1090, 501]
	  ZOrder		  62
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_WIFI"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  SID			  "435"
	  Position		  [555, 254, 670, 276]
	  ZOrder		  28
	  ShowName		  off
	  GotoTag		  "UHF_HW_SEL"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  SID			  "731"
	  Position		  [40, 36, 230, 54]
	  ZOrder		  98
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SETTINGS"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "156"
	  Position		  [1385, 131, 1480, 149]
	  ZOrder		  -4
	  ShowName		  off
	  GotoTag		  "TX_ENABLE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "434"
	  Position		  [1570, 864, 1665, 886]
	  ZOrder		  27
	  ShowName		  off
	  GotoTag		  "UHF_HW_SEL"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "308"
	  Position		  [1505, 779, 1665, 801]
	  ZOrder		  -5
	  ShowName		  off
	  GotoTag		  "TX_IQ_SOURCE_SELECT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "445"
	  Position		  [745, 609, 890, 631]
	  ZOrder		  37
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_OFDM"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "470"
	  Position		  [890, 176, 1005, 194]
	  ZOrder		  56
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_UHF"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "472"
	  Position		  [890, 251, 1005, 269]
	  ZOrder		  58
	  ShowName		  off
	  GotoTag		  "TX_ENABLE_WIFI"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  SID			  "226"
	  Position		  [1385, 186, 1480, 204]
	  ZOrder		  -6
	  ShowName		  off
	  GotoTag		  "RX_ENABLE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  SID			  "449"
	  Ports			  [1, 1]
	  Position		  [735, 181, 785, 199]
	  ZOrder		  42
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "50,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 18 18 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[11.22 11.22 1"
	  "3.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[9.22 9.22 11.22 11.22 9.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([22"
	  ".55 29.44 27.44 25.44 23.44 20.55 22.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
	  "','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  SID			  "454"
	  Ports			  [1, 1]
	  Position		  [1115, 401, 1140, 419]
	  ZOrder		  44
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter4"
	  SID			  "469"
	  Ports			  [1, 1]
	  Position		  [1115, 481, 1140, 499]
	  ZOrder		  55
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  sg_icon_stat		  "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13.2"
	  "2 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0."
	  "931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16.44 "
	  "14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: en"
	  "d icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: "
	  "end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB0"
	  SID			  "123"
	  Ports			  [1, 1]
	  Position		  [1220, 37, 1260, 53]
	  ZOrder		  -9
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB1"
	  SID			  "144"
	  Ports			  [1, 1]
	  Position		  [1220, 87, 1260, 103]
	  ZOrder		  -10
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB10"
	  SID			  "383"
	  Ports			  [1, 1]
	  Position		  [1235, 782, 1275, 798]
	  ZOrder		  1
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "2"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "10"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "543,5,460,424"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB12"
	  SID			  "432"
	  Ports			  [1, 1]
	  Position		  [1235, 867, 1275, 883]
	  ZOrder		  26
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "12"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB13"
	  SID			  "495"
	  Ports			  [1, 1]
	  Position		  [1235, 922, 1275, 938]
	  ZOrder		  77
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "13"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB14"
	  SID			  "562"
	  Ports			  [1, 1]
	  Position		  [1235, 977, 1275, 993]
	  ZOrder		  89
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "14"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB2"
	  SID			  "147"
	  Ports			  [1, 1]
	  Position		  [1220, 147, 1260, 163]
	  ZOrder		  -11
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB3"
	  SID			  "148"
	  Ports			  [1, 1]
	  Position		  [1220, 202, 1260, 218]
	  ZOrder		  -12
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB4"
	  SID			  "307"
	  Ports			  [1, 1]
	  Position		  [1220, 257, 1260, 273]
	  ZOrder		  -13
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB5"
	  SID			  "337"
	  Ports			  [1, 1]
	  Position		  [1220, 322, 1260, 338]
	  ZOrder		  -14
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB6"
	  SID			  "338"
	  Ports			  [1, 1]
	  Position		  [1220, 377, 1260, 393]
	  ZOrder		  -15
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "6"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB7"
	  SID			  "339"
	  Ports			  [1, 1]
	  Position		  [1220, 457, 1260, 473]
	  ZOrder		  -16
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "7"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB8"
	  SID			  "340"
	  Ports			  [1, 1]
	  Position		  [1235, 597, 1275, 613]
	  ZOrder		  -17
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LSB9"
	  SID			  "341"
	  Ports			  [1, 1]
	  Position		  [1235, 677, 1275, 693]
	  ZOrder		  -18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "9"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,442,407"
	  block_type		  "slice"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([17"
	  ".55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  SID			  "446"
	  Ports			  [2, 1]
	  Position		  [815, 167, 855, 198]
	  ZOrder		  38
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 31 31 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  SID			  "448"
	  Ports			  [2, 1]
	  Position		  [815, 242, 855, 273]
	  ZOrder		  40
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 31 31 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([15."
	  "1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
	  "'','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "419"
	  Ports			  [3, 1]
	  Position		  [1400, 430, 1425, 500]
	  ZOrder		  21
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "25,70,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 10 60 70 0 ],[0.77 0.82 0.9"
	  "1 ]);\nplot([0 25 25 0 0 ],[0 10 60 70 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[38.33 38.33 "
	  "41.33 38.33 41.33 41.33 41.33 38.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[35.33 35.33 38.33 38.33 35"
	  ".33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[32.33 32.33 35.33 35.33 32.33 ],[1 1 1 ]);\npa"
	  "tch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[29.33 29.33 32.33 29.33 32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);"
	  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
	  "put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('bl"
	  "ack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux2"
	  SID			  "420"
	  Ports			  [3, 1]
	  Position		  [1400, 350, 1425, 420]
	  ZOrder		  22
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "25,70,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 10 60 70 0 ],[0.77 0.82 0.9"
	  "1 ]);\nplot([0 25 25 0 0 ],[0 10 60 70 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[38.33 38.33 "
	  "41.33 38.33 41.33 41.33 41.33 38.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[35.33 35.33 38.33 38.33 35"
	  ".33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[32.33 32.33 35.33 35.33 32.33 ],[1 1 1 ]);\npa"
	  "tch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[29.33 29.33 32.33 29.33 32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);"
	  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
	  "put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('bl"
	  "ack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux3"
	  SID			  "430"
	  Ports			  [3, 1]
	  Position		  [1400, 570, 1425, 640]
	  ZOrder		  24
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "25,70,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 10 60 70 0 ],[0.77 0.82 0.9"
	  "1 ]);\nplot([0 25 25 0 0 ],[0 10 60 70 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[38.33 38.33 "
	  "41.33 38.33 41.33 41.33 41.33 38.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[35.33 35.33 38.33 38.33 35"
	  ".33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[32.33 32.33 35.33 35.33 32.33 ],[1 1 1 ]);\npa"
	  "tch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[29.33 29.33 32.33 29.33 32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);"
	  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
	  "put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('bl"
	  "ack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux4"
	  SID			  "431"
	  Ports			  [3, 1]
	  Position		  [1400, 650, 1425, 720]
	  ZOrder		  25
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "25,70,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 10 60 70 0 ],[0.77 0.82 0.9"
	  "1 ]);\nplot([0 25 25 0 0 ],[0 10 60 70 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[38.33 38.33 "
	  "41.33 38.33 41.33 41.33 41.33 38.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[35.33 35.33 38.33 38.33 35"
	  ".33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[32.33 32.33 35.33 35.33 32.33 ],[1 1 1 ]);\npa"
	  "tch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[29.33 29.33 32.33 29.33 32.33 32.33 29.33 ],[0.931 0.946 0.973 ]);"
	  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('in"
	  "put',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\n\ncolor('bl"
	  "ack');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OFDM_RX_Radio_En"
	  SID			  "416"
	  Ports			  [1, 1]
	  Position		  [85, 700, 150, 720]
	  ZOrder		  18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "12"
	  bin_pt		  "11"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 12 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OFDM_TX_Radio_En"
	  SID			  "417"
	  Ports			  [1, 1]
	  Position		  [85, 550, 150, 570]
	  ZOrder		  19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "12"
	  bin_pt		  "11"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 12 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "RX Switching Delay"
	  SID			  "1020"
	  Ports			  [1, 1]
	  Position		  [210, 711, 320, 769]
	  ZOrder		  231
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "RX Switching Delay"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "158"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "1021"
	      Position		      [120, 288, 150, 302]
	      ZOrder		      99
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"input"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "32Bit_OneShot"
	      SID		      "1022"
	      Ports		      [3, 1]
	      Position		      [715, 152, 790, 258]
	      ZOrder		      218
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"32Bit_OneShot"
		Location		[-1928, -8, 8, 1084]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "Start"
		  SID			  "1023"
		  Position		  [295, 78, 325, 92]
		  ZOrder		  217
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CountTo"
		  SID			  "1024"
		  Position		  [295, 188, 325, 202]
		  ZOrder		  218
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RST"
		  SID			  "1025"
		  Position		  [295, 28, 325, 42]
		  ZOrder		  219
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "HoldUntilReset"
		  SID			  "1026"
		  Ports			  [2, 1]
		  Position		  [395, 76, 440, 114]
		  ZOrder		  221
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "HoldUntilReset"
		    Location		    [1, 1, 1919, 1049]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    Block {
		    BlockType		    Inport
		    Name		    "A"
		    SID			    "1027"
		    Position		    [20, 23, 50, 37]
		    ZOrder		    202
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RST"
		    SID			    "1028"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    205
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "1029"
		    Ports		    [3, 1]
		    Position		    [195, 22, 255, 78]
		    ZOrder		    201
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    sg_icon_stat	    "60,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\n"
		    "color('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: "
		    "end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Q"
		    SID			    "1030"
		    Position		    [275, 43, 305, 57]
		    ZOrder		    204
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "RST"
		    SrcPort		    1
		    Points		    [15, 0; 0, -20]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "Q"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "A"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "1031"
		  Ports			  [1, 1]
		  Position		  [510, 101, 535, 119]
		  ZOrder		  215
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13"
		  ".22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16"
		  ".44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
		  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('','COM"
		  "MENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  SID			  "1032"
		  Ports			  [2, 1]
		  Position		  [555, 87, 590, 118]
		  ZOrder		  214
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "35,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 31 31 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[19.44 19.44 23.4"
		  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([12.1"
		  " 25.88 21.88 17.88 13.88 8.1 12.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfprintf("
		  "'','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PayloadTimeoutCounter"
		  SID			  "1033"
		  Ports			  [2, 1]
		  Position		  [615, 60, 675, 120]
		  ZOrder		  200
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','"
		  "on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "1034"
		  Ports			  [2, 1]
		  Position		  [615, 149, 675, 176]
		  ZOrder		  213
		  BlockMirror		  on
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "60,27,2,1,white,blue,0,2a81ff49,left,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 27 27 0 ]);\npatch([23.325 27.66 30.66 33.66 36.66 30.66 26.325 23.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([26.325 30.66 27.66 23.325 26.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([23.325 27.66 30.66 26.325 23.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([26.325 36.66 33.66 30.66 27.66 23.325 26.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\b"
		  "fa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "payloadTimeout"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Done"
		  SID			  "1035"
		  Position		  [845, 133, 875, 147]
		  ZOrder		  220
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "RST"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "HoldUntilReset"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [140, 0; 0, 40]
		    DstBlock		    "PayloadTimeoutCounter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CountTo"
		  SrcPort		  1
		  Points		  [385, 0; 0, -25]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PayloadTimeoutCounter"
		  SrcPort		  1
		  Points		  [34, 0; 0, 65]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  Name			  "payloadTimeout"
		  Labels		  [1, 1]
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [-125, 0; 0, -25]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Done"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "PayloadTimeoutCounter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Start"
		  SrcPort		  1
		  DstBlock		  "HoldUntilReset"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "HoldUntilReset"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "1036"
	      Position		      [50, 197, 270, 213]
	      ZOrder		      376
	      GotoTag		      "regWSD_RxSwitchingDelayCount"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1037"
	      Ports		      [1, 1]
	      Position		      [560, 231, 590, 249]
	      ZOrder		      379
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
	      "ck');disp('not');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output synched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "1038"
	      Ports		      [2, 1]
	      Position		      [385, 150, 425, 190]
	      ZOrder		      385
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      sg_icon_stat	      "40,40,2,1,white,blue,0,dc21e094,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 40 40 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 40 40 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[25.55"
	      " 25.55 30.55 25.55 30.55 30.55 30.55 25.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[20.55 20.55 25"
	      ".55 25.55 20.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[15.55 15.55 20.55 20.55 15.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[10.55 10.55 15.55 10.55 15.55 15.55 10.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n"
	      "color('black');disp('xor');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output unsynched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Old Configurable Delay Block"
	      SID		      "1039"
	      Ports		      [1, 1]
	      Position		      [755, 415, 850, 465]
	      ZOrder		      383
	      Commented		      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Old Configurable Delay Block"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "1040"
		  Position		  [50, 28, 80, 42]
		  ZOrder		  106
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register"
		  SID			  "1041"
		  Ports			  [2, 1]
		  Position		  [230, 21, 290, 79]
		  ZOrder		  64
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register1"
		  SID			  "1042"
		  Ports			  [2, 1]
		  Position		  [920, 51, 980, 109]
		  ZOrder		  102
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register2"
		  SID			  "1043"
		  Ports			  [2, 1]
		  Position		  [1265, 66, 1325, 124]
		  ZOrder		  105
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "output"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register4"
		  SID			  "1044"
		  Ports			  [2, 1]
		  Position		  [575, 36, 635, 94]
		  ZOrder		  96
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "1045"
		  Ports			  [1, 1]
		  Position		  [125, 262, 170, 278]
		  ZOrder		  72
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  SID			  "1046"
		  Ports			  [1, 1]
		  Position		  [700, 262, 745, 278]
		  ZOrder		  101
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  SID			  "1047"
		  Ports			  [1, 1]
		  Position		  [1035, 262, 1080, 278]
		  ZOrder		  104
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  SID			  "1048"
		  Ports			  [1, 1]
		  Position		  [345, 262, 390, 278]
		  ZOrder		  95
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register1"
		  SID			  "1049"
		  Ports			  [0, 1]
		  Position		  [20, 242, 80, 298]
		  ZOrder		  66
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register2"
		  SID			  "1050"
		  Ports			  [0, 1]
		  Position		  [595, 242, 655, 298]
		  ZOrder		  100
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY3'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register3"
		  SID			  "1051"
		  Ports			  [0, 1]
		  Position		  [930, 242, 990, 298]
		  ZOrder		  103
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY4'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register5"
		  SID			  "1052"
		  Ports			  [0, 1]
		  Position		  [240, 242, 300, 298]
		  ZOrder		  94
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY2'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "1053"
		  Position		  [1415, 88, 1445, 102]
		  ZOrder		  107
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Addressable Shift Register4"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  1
		}
		Line {
		  Name			  "output"
		  SrcBlock		  "Addressable Shift Register2"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [64, 0; 0, -175]
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [74, 0; 0, -160]
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [74, 0; 0, -190]
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From Register1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Addressable Shift Register"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [9, 0; 0, -205]
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Addressable Shift Register1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register5"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  1
		}
		Annotation {
		  SID			  "1054"
		  Name			  "08_12_2013 - There is no reason that these can't just be replaced by one or two one-shots with a configu"
		  "rable delay. REG"
		  Position		  [322, 404]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "1055"
	      Ports		      [2, 1]
	      Position		      [925, 282, 985, 338]
	      ZOrder		      378
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
	      "1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output\n"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rising edge"
	      SID		      "1056"
	      Ports		      [1, 1]
	      Position		      [835, 197, 870, 213]
	      ZOrder		      380
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"rising edge"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1057"
		  Position		  [20, 28, 50, 42]
		  ZOrder		  359
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "1058"
		  Ports			  [1, 1]
		  Position		  [145, 59, 190, 101]
		  ZOrder		  356
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 42 42 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 42 42 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[27.66 27.66 3"
		  "3.66 27.66 33.66 33.66 33.66 27.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[21.66 21.66 27.66 27.66 21"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[15.66 15.66 21.66 21.66 15.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[9.66 9.66 15.66 9.66 15.66 15.66 9.66 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}"
		  "','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "1059"
		  Ports			  [1, 1]
		  Position		  [220, 66, 250, 94]
		  ZOrder		  362
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.4"
		  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf(''"
		  ",'COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "1060"
		  Ports			  [2, 1]
		  Position		  [300, 27, 340, 58]
		  ZOrder		  358
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 31 31 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfp"
		  "rintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  SID			  "1061"
		  Position		  [400, 38, 430, 52]
		  ZOrder		  361
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Annotation {
		  SID			  "1062"
		  Name			  "rising edge"
		  Position		  [143, 153]
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "1063"
	      Position		      [1190, 303, 1220, 317]
	      ZOrder		      98
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "input"
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [157, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, -115]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "output unsynched"
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [12, 0]
	      Branch {
		Labels			[-1, 0]
		DstBlock		"32Bit_OneShot"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, 70]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "32Bit_OneShot"
	      SrcPort		      1
	      DstBlock		      "rising edge"
	      DstPort		      1
	    }
	    Line {
	      Name		      "output synched"
	      Labels		      [-1, 0]
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rising edge"
	      SrcPort		      1
	      Points		      [27, 0; 0, 120]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      Name		      "output\n"
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [104, 0]
	      Branch {
		Labels			[-1, 0]
		Points			[0, -205; -782, 0; 0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Out"
		DstPort			1
	      }
	    }
	    Annotation {
	      SID		      "1065"
	      Name		      "Note: If the input value changes at any time while the oneshot is\ncounting, it will be reset and "
	      "Out will never change state"
	      Position		      [560, 364]
	    }
	    Annotation {
	      SID		      "1064"
	      Name		      "Note: 32-bit count value gives you up to 53-second delay with a 80 MHz clock.\n(2^32-1)/80e6 = 53."
	      "7 sec"
	      Position		      [561, 332]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "RX_EN"
	  SID			  "146"
	  Ports			  [1, 1]
	  Position		  [1605, 200, 1665, 220]
	  ZOrder		  -21
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch1"
	  SID			  "1190"
	  Ports			  [2, 1]
	  Position		  [420, 682, 455, 733]
	  ZOrder		  386
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "S-R Latch1"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      SID		      "1191"
	      Position		      [140, 103, 170, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "1192"
	      Position		      [140, 88, 170, 102]
	      ZOrder		      -2
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "1193"
	      Ports		      [0, 1]
	      Position		      [195, 71, 210, 89]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 18 18 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[11.22 11"
	      ".22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[9.22 9.22 11.22 11.22 "
	      "9.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch("
	      "[4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	      ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	      "'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1194"
	      Ports		      [1, 1]
	      Position		      [200, 88, 225, 102]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 14 14 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[9.22"
	      " 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[7.22 7.22 9.22 9.22 "
	      "7.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatc"
	      "h([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprin"
	      "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	      "put',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "1195"
	      Ports		      [1, 1]
	      Position		      [200, 103, 225, 117]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 14 14 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[9.22"
	      " 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[7.22 7.22 9.22 9.22 "
	      "7.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatc"
	      "h([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprin"
	      "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('out"
	      "put',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "1196"
	      Ports		      [3, 1]
	      Position		      [255, 71, 300, 119]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,48,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30."
	      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 3"
	      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1197"
	      Position		      [325, 88, 355, 102]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch2"
	  SID			  "1147"
	  Ports			  [2, 1]
	  Position		  [470, 442, 505, 493]
	  ZOrder		  239
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "TxSw HIGH"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "S-R Latch2"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      SID		      "1148"
	      Position		      [140, 103, 170, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "1149"
	      Position		      [140, 88, 170, 102]
	      ZOrder		      -2
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "1150"
	      Ports		      [0, 1]
	      Position		      [195, 71, 210, 89]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 18 18 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[11.22 11"
	      ".22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[9.22 9.22 11.22 11.22 "
	      "9.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch("
	      "[4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf(''"
	      ",'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,"
	      "'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1151"
	      Ports		      [1, 1]
	      Position		      [200, 88, 225, 102]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "1152"
	      Ports		      [1, 1]
	      Position		      [200, 103, 225, 117]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "1153"
	      Ports		      [3, 1]
	      Position		      [255, 71, 300, 119]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,48,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmo"
	      "de','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1154"
	      Position		      [325, 88, 355, 102]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch3"
	  SID			  "1162"
	  Ports			  [2, 1]
	  Position		  [675, 457, 710, 508]
	  ZOrder		  382
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "S-R Latch3"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      SID		      "1163"
	      Position		      [140, 103, 170, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "1164"
	      Position		      [140, 88, 170, 102]
	      ZOrder		      -2
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "1165"
	      Ports		      [0, 1]
	      Position		      [195, 71, 210, 89]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1166"
	      Ports		      [1, 1]
	      Position		      [200, 88, 225, 102]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "1167"
	      Ports		      [1, 1]
	      Position		      [200, 103, 225, 117]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "1168"
	      Ports		      [3, 1]
	      Position		      [255, 71, 300, 119]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,48,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmo"
	      "de','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1169"
	      Position		      [325, 88, 355, 102]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "S-R Latch4"
	  SID			  "1170"
	  Ports			  [2, 1]
	  Position		  [675, 592, 710, 643]
	  ZOrder		  393
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "S-R Latch4"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "S"
	      SID		      "1171"
	      Position		      [140, 103, 170, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "R"
	      SID		      "1172"
	      Position		      [140, 88, 170, 102]
	      ZOrder		      -2
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "1173"
	      Ports		      [0, 1]
	      Position		      [195, 71, 210, 89]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ]"
	      ",[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.3"
	      "3 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.3"
	      "3 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 1"
	      "0.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	      "text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "1174"
	      Ports		      [1, 1]
	      Position		      [200, 88, 225, 102]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "1175"
	      Ports		      [1, 1]
	      Position		      [200, 103, 225, 117]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.4"
	      "4 19.44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.4"
	      "4 19.44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      SID		      "1176"
	      Ports		      [3, 1]
	      Position		      [255, 71, 300, 119]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,48,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmo"
	      "de','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1177"
	      Position		      [325, 88, 355, 102]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "R"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "S"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "SPI Flush Delay "
	  SID			  "963"
	  Ports			  [1, 1]
	  Position		  [200, 531, 305, 589]
	  ZOrder		  221
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "SPI Flush Delay "
	    Location		    [-8, -8, 1928, 1058]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "156"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "964"
	      Position		      [120, 288, 150, 302]
	      ZOrder		      99
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"input"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "32Bit_OneShot"
	      SID		      "965"
	      Ports		      [3, 1]
	      Position		      [715, 152, 790, 258]
	      ZOrder		      218
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"32Bit_OneShot"
		Location		[-1928, -8, 8, 1084]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "Start"
		  SID			  "966"
		  Position		  [295, 78, 325, 92]
		  ZOrder		  217
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CountTo"
		  SID			  "967"
		  Position		  [295, 188, 325, 202]
		  ZOrder		  218
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RST"
		  SID			  "968"
		  Position		  [295, 28, 325, 42]
		  ZOrder		  219
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "HoldUntilReset"
		  SID			  "969"
		  Ports			  [2, 1]
		  Position		  [395, 76, 440, 114]
		  ZOrder		  221
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "HoldUntilReset"
		    Location		    [1, 1, 1919, 1049]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    Block {
		    BlockType		    Inport
		    Name		    "A"
		    SID			    "970"
		    Position		    [20, 23, 50, 37]
		    ZOrder		    202
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RST"
		    SID			    "971"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    205
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "972"
		    Ports		    [3, 1]
		    Position		    [195, 22, 255, 78]
		    ZOrder		    201
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    sg_icon_stat	    "60,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Q"
		    SID			    "973"
		    Position		    [275, 43, 305, 57]
		    ZOrder		    204
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "RST"
		    SrcPort		    1
		    Points		    [15, 0; 0, -20]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "Q"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "A"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "974"
		  Ports			  [1, 1]
		  Position		  [510, 101, 535, 119]
		  ZOrder		  215
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[36.77 36"
		  ".77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.77 29.77 36.77"
		  " 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.77 29.77 22.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.77 22.77 15.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
		  "('black');disp('not');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  SID			  "975"
		  Ports			  [2, 1]
		  Position		  [555, 87, 590, 118]
		  ZOrder		  214
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "35,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37"
		  ".77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77"
		  " 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncol"
		  "or('black');disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PayloadTimeoutCounter"
		  SID			  "976"
		  Ports			  [2, 1]
		  Position		  [615, 60, 675, 120]
		  ZOrder		  200
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "977"
		  Ports			  [2, 1]
		  Position		  [615, 149, 675, 176]
		  ZOrder		  213
		  BlockMirror		  on
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "60,27,2,1,white,blue,0,2a81ff49,left,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "payloadTimeout"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Done"
		  SID			  "978"
		  Position		  [845, 133, 875, 147]
		  ZOrder		  220
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "RST"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "HoldUntilReset"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [140, 0; 0, 40]
		    DstBlock		    "PayloadTimeoutCounter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CountTo"
		  SrcPort		  1
		  Points		  [385, 0; 0, -25]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PayloadTimeoutCounter"
		  SrcPort		  1
		  Points		  [34, 0; 0, 65]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  Name			  "payloadTimeout"
		  Labels		  [1, 1]
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [-125, 0; 0, -25]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Done"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "PayloadTimeoutCounter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Start"
		  SrcPort		  1
		  DstBlock		  "HoldUntilReset"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "HoldUntilReset"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "1019"
	      Position		      [60, 207, 280, 223]
	      ZOrder		      387
	      GotoTag		      "regWSD_SPIWaitDelayCount"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "980"
	      Ports		      [1, 1]
	      Position		      [560, 231, 590, 249]
	      ZOrder		      379
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output synched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "981"
	      Ports		      [2, 1]
	      Position		      [385, 150, 425, 190]
	      ZOrder		      385
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      sg_icon_stat	      "40,40,2,1,white,blue,0,dc21e094,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output unsynched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Old Configurable Delay Block"
	      SID		      "982"
	      Ports		      [1, 1]
	      Position		      [755, 415, 850, 465]
	      ZOrder		      383
	      Commented		      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Old Configurable Delay Block"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "983"
		  Position		  [50, 28, 80, 42]
		  ZOrder		  106
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register"
		  SID			  "984"
		  Ports			  [2, 1]
		  Position		  [230, 21, 290, 79]
		  ZOrder		  64
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register1"
		  SID			  "985"
		  Ports			  [2, 1]
		  Position		  [920, 51, 980, 109]
		  ZOrder		  102
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register2"
		  SID			  "986"
		  Ports			  [2, 1]
		  Position		  [1265, 66, 1325, 124]
		  ZOrder		  105
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "output"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register4"
		  SID			  "987"
		  Ports			  [2, 1]
		  Position		  [575, 36, 635, 94]
		  ZOrder		  96
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "988"
		  Ports			  [1, 1]
		  Position		  [125, 262, 170, 278]
		  ZOrder		  72
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  SID			  "989"
		  Ports			  [1, 1]
		  Position		  [700, 262, 745, 278]
		  ZOrder		  101
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  SID			  "990"
		  Ports			  [1, 1]
		  Position		  [1035, 262, 1080, 278]
		  ZOrder		  104
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  SID			  "991"
		  Ports			  [1, 1]
		  Position		  [345, 262, 390, 278]
		  ZOrder		  95
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register1"
		  SID			  "992"
		  Ports			  [0, 1]
		  Position		  [20, 242, 80, 298]
		  ZOrder		  66
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register2"
		  SID			  "993"
		  Ports			  [0, 1]
		  Position		  [595, 242, 655, 298]
		  ZOrder		  100
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY3'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register3"
		  SID			  "994"
		  Ports			  [0, 1]
		  Position		  [930, 242, 990, 298]
		  ZOrder		  103
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY4'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register5"
		  SID			  "995"
		  Ports			  [0, 1]
		  Position		  [240, 242, 300, 298]
		  ZOrder		  94
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY2'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "996"
		  Position		  [1415, 88, 1445, 102]
		  ZOrder		  107
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Addressable Shift Register4"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  1
		}
		Line {
		  Name			  "output"
		  SrcBlock		  "Addressable Shift Register2"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [64, 0; 0, -175]
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [74, 0; 0, -160]
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [74, 0; 0, -190]
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From Register1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Addressable Shift Register"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [9, 0; 0, -205]
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Addressable Shift Register1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register5"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  1
		}
		Annotation {
		  SID			  "997"
		  Name			  "08_12_2013 - There is no reason that these can't just be replaced by one or two one-shots with a configu"
		  "rable delay. REG"
		  Position		  [322, 404]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "998"
	      Ports		      [2, 1]
	      Position		      [925, 282, 985, 338]
	      ZOrder		      378
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmo"
	      "de','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output\n"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rising edge"
	      SID		      "999"
	      Ports		      [1, 1]
	      Position		      [835, 197, 870, 213]
	      ZOrder		      380
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"rising edge"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "1000"
		  Position		  [20, 28, 50, 42]
		  ZOrder		  359
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "1001"
		  Ports			  [1, 1]
		  Position		  [145, 59, 190, 101]
		  ZOrder		  356
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "1002"
		  Ports			  [1, 1]
		  Position		  [220, 66, 250, 94]
		  ZOrder		  362
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[36.77 36"
		  ".77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.77 29.77 36.77"
		  " 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.77 29.77 22.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.77 22.77 15.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
		  "('black');disp('not');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "1003"
		  Ports			  [2, 1]
		  Position		  [300, 27, 340, 58]
		  ZOrder		  358
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37"
		  ".77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77"
		  " 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncol"
		  "or('black');disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  SID			  "1004"
		  Position		  [400, 38, 430, 52]
		  ZOrder		  361
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Annotation {
		  SID			  "1005"
		  Name			  "rising edge"
		  Position		  [143, 153]
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "1006"
	      Position		      [1190, 303, 1220, 317]
	      ZOrder		      98
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "input"
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [157, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, -115]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "output unsynched"
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [12, 0]
	      Branch {
		Labels			[-1, 0]
		DstBlock		"32Bit_OneShot"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, 70]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [293, 0; 0, -10]
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "32Bit_OneShot"
	      SrcPort		      1
	      DstBlock		      "rising edge"
	      DstPort		      1
	    }
	    Line {
	      Name		      "output synched"
	      Labels		      [-1, 0]
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rising edge"
	      SrcPort		      1
	      Points		      [27, 0; 0, 120]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      Name		      "output\n"
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [104, 0]
	      Branch {
		Labels			[-1, 0]
		Points			[0, -205; -782, 0; 0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Out"
		DstPort			1
	      }
	    }
	    Annotation {
	      SID		      "1008"
	      Name		      "Note: If the input value changes at any time while the oneshot is\ncounting, it will be reset and "
	      "Out will never change state"
	      Position		      [560, 359]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "TRX_RESET"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [1605, 85, 1665, 105]
	  ZOrder		  -22
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "TX Switching Delay"
	  SID			  "703"
	  Ports			  [1, 1]
	  Position		  [350, 531, 460, 589]
	  ZOrder		  97
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "TX Switching Delay"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "156"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      "706"
	      Position		      [120, 288, 150, 302]
	      ZOrder		      99
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"input"
		PropagatedSignals	"output\n"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "32Bit_OneShot"
	      SID		      "857"
	      Ports		      [3, 1]
	      Position		      [715, 152, 790, 258]
	      ZOrder		      218
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"32Bit_OneShot"
		Location		[-1928, -8, 8, 1084]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "Start"
		  SID			  "858"
		  Position		  [295, 78, 325, 92]
		  ZOrder		  217
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "CountTo"
		  SID			  "859"
		  Position		  [295, 188, 325, 202]
		  ZOrder		  218
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RST"
		  SID			  "860"
		  Position		  [295, 28, 325, 42]
		  ZOrder		  219
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "HoldUntilReset"
		  SID			  "861"
		  Ports			  [2, 1]
		  Position		  [395, 76, 440, 114]
		  ZOrder		  221
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  System {
		    Name		    "HoldUntilReset"
		    Location		    [1, 1, 1919, 1049]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "125"
		    Block {
		    BlockType		    Inport
		    Name		    "A"
		    SID			    "862"
		    Position		    [20, 23, 50, 37]
		    ZOrder		    202
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RST"
		    SID			    "863"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    205
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    SID			    "864"
		    Ports		    [3, 1]
		    Position		    [195, 22, 255, 78]
		    ZOrder		    201
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "register"
		    sg_icon_stat	    "60,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Q"
		    SID			    "865"
		    Position		    [275, 43, 305, 57]
		    ZOrder		    204
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "RST"
		    SrcPort		    1
		    Points		    [15, 0; 0, -20]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "Q"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "A"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "866"
		  Ports			  [1, 1]
		  Position		  [510, 101, 535, 119]
		  ZOrder		  215
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[36.77 36"
		  ".77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.77 29.77 36.77"
		  " 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.77 29.77 22.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.77 22.77 15.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
		  "('black');disp('not');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  SID			  "867"
		  Ports			  [2, 1]
		  Position		  [555, 87, 590, 118]
		  ZOrder		  214
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "35,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37"
		  ".77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77"
		  " 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncol"
		  "or('black');disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PayloadTimeoutCounter"
		  SID			  "868"
		  Ports			  [2, 1]
		  Position		  [615, 60, 675, 120]
		  ZOrder		  200
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "Inf"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "60,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46"
		  ".88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsiz"
		  "e{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "869"
		  Ports			  [2, 1]
		  Position		  [615, 149, 675, 176]
		  ZOrder		  213
		  BlockMirror		  on
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "relational"
		  sg_icon_stat		  "60,27,2,1,white,blue,0,2a81ff49,left,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35"
		  ".77 42.77 35.77 42.77 42.77 42.77 35.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77"
		  " 35.77 28.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
		  "ack');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,"
		  "'\\bfa = b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "payloadTimeout"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "Done"
		  SID			  "870"
		  Position		  [845, 133, 875, 147]
		  ZOrder		  220
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "RST"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "HoldUntilReset"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [140, 0; 0, 40]
		    DstBlock		    "PayloadTimeoutCounter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "CountTo"
		  SrcPort		  1
		  Points		  [385, 0; 0, -25]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "PayloadTimeoutCounter"
		  SrcPort		  1
		  Points		  [34, 0; 0, 65]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  Name			  "payloadTimeout"
		  Labels		  [1, 1]
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [-125, 0; 0, -25]
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Done"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "PayloadTimeoutCounter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Start"
		  SrcPort		  1
		  DstBlock		  "HoldUntilReset"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "HoldUntilReset"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "875"
	      Position		      [50, 197, 270, 213]
	      ZOrder		      376
	      GotoTag		      "regWSD_TxSwitchingDelayCount"
	      TagVisibility	      "global"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "878"
	      Ports		      [1, 1]
	      Position		      [560, 231, 590, 249]
	      ZOrder		      379
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output synched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "904"
	      Ports		      [2, 1]
	      Position		      [385, 150, 425, 190]
	      ZOrder		      385
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      sg_icon_stat	      "40,40,2,1,white,blue,0,dc21e094,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output unsynched"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Old Configurable Delay Block"
	      SID		      "872"
	      Ports		      [1, 1]
	      Position		      [755, 415, 850, 465]
	      ZOrder		      383
	      Commented		      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Old Configurable Delay Block"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "873"
		  Position		  [50, 28, 80, 42]
		  ZOrder		  106
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register"
		  SID			  "485"
		  Ports			  [2, 1]
		  Position		  [230, 21, 290, 79]
		  ZOrder		  64
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register1"
		  SID			  "707"
		  Ports			  [2, 1]
		  Position		  [920, 51, 980, 109]
		  ZOrder		  102
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register2"
		  SID			  "710"
		  Ports			  [2, 1]
		  Position		  [1265, 66, 1325, 124]
		  ZOrder		  105
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		  Port {
		    PortNumber		    1
		    Name		    "output"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Addressable Shift Register4"
		  SID			  "702"
		  Ports			  [2, 1]
		  Position		  [575, 36, 635, 94]
		  ZOrder		  96
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
		  SourceType		  "Xilinx Addressable Shift Register Block"
		  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the out"
		  "put port.<br><br>Hardware notes: This block is implemented using SRL16s. If Virtex-4 or Spartan-3 device is used, "
		  "multiple SRLC16s are cascaded together."
		  infer_latency		  off
		  depth			  "1024"
		  initVector		  "[0]"
		  en			  off
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  Optimization		  "Resource"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addrsr"
		  sg_icon_stat		  "60,58,2,1,white,blue,0,a352fb33,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45"
		  ".88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "493"
		  Ports			  [1, 1]
		  Position		  [125, 262, 170, 278]
		  ZOrder		  72
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  SID			  "708"
		  Ports			  [1, 1]
		  Position		  [700, 262, 745, 278]
		  ZOrder		  101
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  SID			  "711"
		  Ports			  [1, 1]
		  Position		  [1035, 262, 1080, 278]
		  ZOrder		  104
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  SID			  "700"
		  Ports			  [1, 1]
		  Position		  [345, 262, 390, 278]
		  ZOrder		  95
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "convert"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register1"
		  SID			  "487"
		  Ports			  [0, 1]
		  Position		  [20, 242, 80, 298]
		  ZOrder		  66
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register2"
		  SID			  "709"
		  Ports			  [0, 1]
		  Position		  [595, 242, 655, 298]
		  ZOrder		  100
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY3'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register3"
		  SID			  "712"
		  Ports			  [0, 1]
		  Position		  [930, 242, 990, 298]
		  ZOrder		  103
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY4'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "From Register5"
		  SID			  "701"
		  Ports			  [0, 1]
		  Position		  [240, 242, 300, 298]
		  ZOrder		  94
		  AttributesFormatString  "<< %<shared_memory_name> >>"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/From Register"
		  SourceType		  "Xilinx Shared Memory Based From Register Block"
		  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
		  shared_memory_name	  "'VOLO_TX_EN_DLY2'"
		  init			  "0"
		  period		  "1"
		  ownership		  "Locally owned and initialized"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "849,320,389,351"
		  block_type		  "fromreg"
		  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
		  "',1,'dout');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "874"
		  Position		  [1415, 88, 1445, 102]
		  ZOrder		  107
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Addressable Shift Register4"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  1
		}
		Line {
		  Name			  "output"
		  SrcBlock		  "Addressable Shift Register2"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [64, 0; 0, -175]
		  DstBlock		  "Addressable Shift Register1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [74, 0; 0, -160]
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [74, 0; 0, -190]
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From Register1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Addressable Shift Register"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [9, 0; 0, -205]
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Addressable Shift Register1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From Register5"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Addressable Shift Register"
		  DstPort		  1
		}
		Annotation {
		  SID			  "906"
		  Name			  "08_12_2013 - There is no reason that these can't just be replaced by one or two one-shots with a configu"
		  "rable delay. REG"
		  Position		  [322, 404]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "877"
	      Ports		      [2, 1]
	      Position		      [925, 282, 985, 338]
	      ZOrder		      378
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmo"
	      "de','on');\nfprintf('','COMMENT: end icon text');"
	      Port {
		PortNumber		1
		Name			"output\n"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rising edge"
	      SID		      "879"
	      Ports		      [1, 1]
	      Position		      [835, 197, 870, 213]
	      ZOrder		      380
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"rising edge"
		Location		[1, 1, 1919, 1049]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "A"
		  SID			  "880"
		  Position		  [20, 28, 50, 42]
		  ZOrder		  359
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "881"
		  Ports			  [1, 1]
		  Position		  [145, 59, 190, 101]
		  ZOrder		  356
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  sg_icon_stat		  "45,42,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}',"
		  "'texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "882"
		  Ports			  [1, 1]
		  Position		  [220, 66, 250, 94]
		  ZOrder		  362
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[36.77 36"
		  ".77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.77 29.77 36.77"
		  " 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.77 29.77 22.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.77 22.77 15.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor"
		  "('black');disp('not');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "883"
		  Ports			  [2, 1]
		  Position		  [300, 27, 340, 58]
		  ZOrder		  358
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "0"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  sg_icon_stat		  "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[37.77 37"
		  ".77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.77 30.77 37.77"
		  " 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.77 30.77 23.77 ],"
		  "[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0."
		  "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncol"
		  "or('black');disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  SID			  "884"
		  Position		  [400, 38, 430, 52]
		  ZOrder		  361
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Q"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "A"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Delay1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Annotation {
		  SID			  "885"
		  Name			  "rising edge"
		  Position		  [143, 153]
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      "705"
	      Position		      [1190, 303, 1220, 317]
	      ZOrder		      98
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "input"
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [157, 0]
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, -115]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "output unsynched"
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [12, 0]
	      Branch {
		Labels			[-1, 0]
		DstBlock		"32Bit_OneShot"
		DstPort			1
	      }
	      Branch {
		Labels			[-1, 0]
		Points			[0, 70]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "32Bit_OneShot"
	      SrcPort		      1
	      DstBlock		      "rising edge"
	      DstPort		      1
	    }
	    Line {
	      Name		      "output synched"
	      Labels		      [-1, 0]
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "32Bit_OneShot"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rising edge"
	      SrcPort		      1
	      Points		      [27, 0; 0, 120]
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      Name		      "output\n"
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [104, 0]
	      Branch {
		Labels			[-1, 0]
		Points			[0, -205; -782, 0; 0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Out"
		DstPort			1
	      }
	    }
	    Annotation {
	      SID		      "905"
	      Name		      "Note: If the input value changes at any time while the oneshot is\ncounting, it will be reset and "
	      "Out will never change state"
	      Position		      [560, 364]
	    }
	    Annotation {
	      SID		      "900"
	      Name		      "Note: 32-bit count value gives you up to 53-second delay with a 80 MHz clock.\n(2^32-1)/80e6 = 53."
	      "7 sec"
	      Position		      [561, 332]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "TX_EN"
	  SID			  "35"
	  Ports			  [1, 1]
	  Position		  [1605, 145, 1665, 165]
	  ZOrder		  -23
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "1294"
	  Position		  [1605, 920, 1625, 940]
	  ZOrder		  397
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "1295"
	  Position		  [1605, 975, 1625, 995]
	  ZOrder		  398
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "1296"
	  Position		  [1605, 35, 1625, 55]
	  ZOrder		  399
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "There Can Only Be One"
	  SID			  "423"
	  Ports			  [2, 2]
	  Position		  [1470, 565, 1535, 725]
	  ZOrder		  23
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "There Can Only Be One"
	    Location		    [-8, -8, 1928, 1058]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "A"
	      SID		      "424"
	      Position		      [20, 23, 50, 37]
	      ZOrder		      1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "B"
	      SID		      "425"
	      Position		      [20, 128, 50, 142]
	      ZOrder		      2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "342"
	      Ports		      [1, 1]
	      Position		      [155, 36, 205, 54]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "50,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "345"
	      Ports		      [1, 1]
	      Position		      [160, 111, 210, 129]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      sg_icon_stat	      "50,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "343"
	      Ports		      [2, 1]
	      Position		      [255, 22, 295, 53]
	      ZOrder		      -19
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      sg_icon_stat	      "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "344"
	      Ports		      [2, 1]
	      Position		      [255, 112, 295, 143]
	      ZOrder		      -20
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      sg_icon_stat	      "40,31,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SafeA"
	      SID		      "426"
	      Position		      [365, 33, 395, 47]
	      ZOrder		      3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SafeB"
	      SID		      "427"
	      Position		      [365, 123, 395, 137]
	      ZOrder		      4
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "SafeA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "SafeB"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "A"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "B"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, -90]
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "UHF_ANT_CTRL"
	  SID			  "333"
	  Ports			  [1, 1]
	  Position		  [1605, 375, 1665, 395]
	  ZOrder		  -28
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UHF_PA2_CTRL"
	  SID			  "334"
	  Ports			  [1, 1]
	  Position		  [1605, 595, 1665, 615]
	  ZOrder		  -29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "VOLO_PAUSE_AGC"
	  SID			  "1134"
	  Ports			  [1, 1]
	  Position		  [745, 700, 805, 720]
	  ZOrder		  235
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "VOLO_SWITCH_TX"
	  SID			  "1136"
	  Ports			  [1, 1]
	  Position		  [750, 375, 810, 395]
	  ZOrder		  236
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	  Port {
	    PortNumber		    1
	    Name		    "TxSw HIGH"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "VOLO_TX_PHY_START"
	  SID			  "699"
	  Ports			  [1, 1]
	  Position		  [745, 550, 805, 570]
	  ZOrder		  93
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "WIFI_ANT_CTRL"
	  SID			  "335"
	  Ports			  [1, 1]
	  Position		  [1605, 455, 1665, 475]
	  ZOrder		  -30
	  ForegroundColor	  "[0.909804, 0.819608, 0.321569]"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "WIFI_PA2_CTRL"
	  SID			  "336"
	  Ports			  [1, 1]
	  Position		  [1605, 675, 1665, 695]
	  ZOrder		  -31
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed-point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge"
	  SID			  "1184"
	  Ports			  [1, 1]
	  Position		  [210, 667, 240, 683]
	  ZOrder		  385
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "negedge"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1185"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1186"
	      Ports		      [1, 1]
	      Position		      [425, 248, 460, 272]
	      ZOrder		      1
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1187"
	      Ports		      [1, 1]
	      Position		      [480, 226, 505, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1188"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1189"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge1"
	  SID			  "1210"
	  Ports			  [1, 1]
	  Position		  [210, 622, 240, 638]
	  ZOrder		  390
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "TxEN falling edge"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "negedge1"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1211"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1212"
	      Ports		      [1, 1]
	      Position		      [425, 248, 460, 272]
	      ZOrder		      1
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1213"
	      Ports		      [1, 1]
	      Position		      [480, 226, 505, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1214"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1215"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge2"
	  SID			  "1222"
	  Ports			  [1, 1]
	  Position		  [520, 667, 550, 683]
	  ZOrder		  395
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "AGC Restored"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "negedge2"
	    Location		    [-1928, -8, 8, 1084]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1223"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1224"
	      Ports		      [1, 1]
	      Position		      [425, 248, 460, 272]
	      ZOrder		      1
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1225"
	      Ports		      [1, 1]
	      Position		      [480, 226, 505, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1226"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1227"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  SID			  "1198"
	  Ports			  [1, 1]
	  Position		  [345, 732, 375, 748]
	  ZOrder		  388
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "posedge"
	    Location		    [1912, -8, 3848, 1208]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1199"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1200"
	      Ports		      [1, 1]
	      Position		      [425, 223, 460, 247]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1201"
	      Ports		      [1, 1]
	      Position		      [485, 226, 510, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1202"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1203"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge1"
	  SID			  "1228"
	  Ports			  [1, 1]
	  Position		  [345, 447, 375, 463]
	  ZOrder		  396
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "TxEN + SPI Dly"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "posedge1"
	    Location		    [1912, -8, 3848, 1208]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1229"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1230"
	      Ports		      [1, 1]
	      Position		      [425, 223, 460, 247]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1231"
	      Ports		      [1, 1]
	      Position		      [485, 226, 510, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1232"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1233"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge2"
	  SID			  "1216"
	  Ports			  [1, 1]
	  Position		  [485, 552, 515, 568]
	  ZOrder		  394
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "start the PHY"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "posedge2"
	    Location		    [1912, -8, 3848, 1208]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "D"
	      SID		      "1217"
	      Position		      [200, 253, 230, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "1218"
	      Ports		      [1, 1]
	      Position		      [425, 223, 460, 247]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p. If register retiming is enabled, the delay line is a chain of flip-flops."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('"
	      "black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "1219"
	      Ports		      [1, 1]
	      Position		      [485, 226, 510, 244]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "25,18,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 58 58 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[36.77 36.77 43.77 36.77 43.77 43.77 43.77 36.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[29.7"
	      "7 29.77 36.77 36.77 29.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[22.77 22.77 29.7"
	      "7 29.77 22.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[15.77 15.77 22.77 15.77 22.7"
	      "7 22.77 15.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "1220"
	      Ports		      [2, 1]
	      Position		      [540, 221, 585, 274]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,53,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 60 60 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ]"
	      ",[37.77 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[30.7"
	      "7 30.77 37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[23.77 23.77 30.7"
	      "7 30.77 23.77 ],[1 1 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[16.77 16.77 23.77 16.77 23.7"
	      "7 23.77 16.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
	      "con text');\n\n\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Q"
	      SID		      "1221"
	      Position		      [610, 243, 640, 257]
	      ZOrder		      -5
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D"
	      SrcPort		      1
	      Points		      [165, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Q"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "FORCE_SPISEL_LOW"
	  SID			  "1081"
	  Position		  [810, 478, 840, 492]
	  ZOrder		  233
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [930, 0]
	  Branch {
	    DstBlock		    "LSB0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "LSB1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 60]
	      Branch {
		Points			[0, 55]
		Branch {
		  Points		  [0, 55]
		  Branch {
		    Points		    [0, 65]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [0, 105]
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "LSB14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "LSB13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB12"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB8"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "LSB5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "LSB4"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "LSB3"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"LSB2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "LSB0"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB1"
	  SrcPort		  1
	  DstBlock		  "TRX_RESET"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB2"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "TX_EN"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LSB3"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "RX_EN"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Goto8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LSB5"
	  SrcPort		  1
	  DstBlock		  "CTRLSEL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB10"
	  SrcPort		  1
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "UHF_ANT_CTRL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "WIFI_ANT_CTRL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB4"
	  SrcPort		  1
	  Points		  [79, 0; 0, 95]
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 140]
	      Branch {
		Points			[0, 80]
		DstBlock		"Mux4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "LSB6"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LSB7"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "There Can Only Be One"
	  SrcPort		  1
	  DstBlock		  "UHF_PA2_CTRL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "There Can Only Be One"
	  SrcPort		  2
	  DstBlock		  "WIFI_PA2_CTRL"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB8"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LSB9"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "There Can Only Be One"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "There Can Only Be One"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LSB12"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Logical3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [28, 0]
	  Branch {
	    Points		    [0, -75]
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mux3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Inverter4"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "LSB13"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LSB14"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "TX Switching Delay"
	  SrcPort		  1
	  DstBlock		  "posedge2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OFDM_TX_Radio_En"
	  SrcPort		  1
	  Points		  [22, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "negedge1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SPI Flush Delay "
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "SPI Flush Delay "
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "TX Switching Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "posedge1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "S-R Latch3"
	  SrcPort		  1
	  DstBlock		  "FORCE_SPISEL_LOW"
	  DstPort		  1
	}
	Line {
	  Name			  "TxSw HIGH"
	  Labels		  [0, 0]
	  SrcBlock		  "S-R Latch2"
	  SrcPort		  1
	  Points		  [26, 0]
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "S-R Latch3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "VOLO_SWITCH_TX"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  Points		  [150, 0; 0, 20]
	  DstBlock		  "S-R Latch1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S-R Latch1"
	  SrcPort		  1
	  Points		  [33, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "negedge2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "VOLO_PAUSE_AGC"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "OFDM_RX_Radio_En"
	  SrcPort		  1
	  Points		  [22, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "RX Switching Delay"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "negedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RX Switching Delay"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "S-R Latch1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "S-R Latch4"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  Name			  "start the PHY"
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  Points		  [81, 0]
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "S-R Latch4"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "VOLO_TX_PHY_START"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "TxEN falling edge"
	  SrcBlock		  "negedge1"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    Labels		    [-1, 0]
	    Points		    [0, -150]
	    DstBlock		    "S-R Latch2"
	    DstPort		    2
	  }
	  Branch {
	    Labels		    [-1, 0]
	    DstBlock		    "S-R Latch4"
	    DstPort		    2
	  }
	}
	Line {
	  Name			  "AGC Restored"
	  Labels		  [-1, 0]
	  SrcBlock		  "negedge2"
	  SrcPort		  1
	  Points		  [24, 0; 0, -180]
	  DstBlock		  "S-R Latch3"
	  DstPort		  2
	}
	Line {
	  Name			  "TxEN + SPI Dly"
	  Labels		  [-1, 0]
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  DstBlock		  "S-R Latch2"
	  DstPort		  1
	}
	Annotation {
	  SID			  "1310"
	  Name			  "This whole mess here is so that the WURC radio interacts correctly with\nthe logic in the Mango 80211 Tx_"
	  "PHY and Rx_PHY for interacting with\ntheir custome radio controller. Take a look at the endable/disable lines\nin t"
	  "hose models and this spaghetti above might make sense. Or not.\nCurrently working for the 0.96 design.\nREG 01/18/2"
	  "015"
	  Position		  [467, 857]
	}
	Annotation {
	  SID			  "1236"
	  Name			  "Make UHF TxEn and WiFi TxEn mutually exclusive"
	  Position		  [812, 133]
	}
	Annotation {
	  SID			  "1135"
	  Name			  "=== TX/RX Switch Steps REG ===\n1. Pause AGC/PktDet\n2. Wait for SPI to flush\n3. Switch to TX\n4. Wait f"
	  "or transients\n5. Start PHY transmit\n6. Wait for PHY done\n7. Wait for PHY propagation\n8. Switch to RX\n9. Wait f"
	  "or transients\n10. Resume AGC/PktDet"
	  Position		  [167, 405]
	}
	Annotation {
	  SID			  "1073"
	  Name			  "When transmitting, we MUST give SPI ctrl\nto Stellaris to perform switching\nThis forces SPISEL low in or"
	  "der to give\nthat control"
	  Position		  [828, 447]
	}
	Annotation {
	  SID			  "810"
	  Name			  "Miscellaneous controls and settings for the radio controller.\n\nCreated: February 2013\nAuthor: Narendra"
	  " Anand (nanand@rice.edu)\nAuthor: Ryan E. Guerra (me@ryaneguerra.com)\n\n====== History ======\nAdded SPI Flush del"
	  "ay, as well as Tx OFF switching delay REG 10/13/13\n11_06_2013 - Remade output ports and Tx/Rx switching logic for "
	  "80211 design."
	  Position		  [253, 182]
	}
	Annotation {
	  SID			  "808"
	  Name			  "MUXSEL for SPI lines:\nHigh: FPGA <=> LMS\nLow: FPGA <=> Stellaris <=> LMS"
	  Position		  [1761, 983]
	}
	Annotation {
	  SID			  "807"
	  Name			  "FMC/HSMC Adaptor\nIO bank direction select"
	  Position		  [1753, 932]
	}
	Annotation {
	  SID			  "806"
	  Name			  "Not sure--I think this is mislabeled"
	  Position		  [1773, 874]
	}
	Annotation {
	  SID			  "805"
	  Name			  "MUXSEL for different TX I/Q sources:\nDDS, BB OFDM, RX Loopback, All-Zero"
	  Position		  [1782, 789]
	}
	Annotation {
	  SID			  "804"
	  Name			  "Hard UHF PA2 Control, High = PA2 Active\nNote: PA1 is not under FPGA BB control, ever"
	  Position		  [1784, 603]
	}
	Annotation {
	  SID			  "803"
	  Name			  "RF control lines MUXSEL\nLow = Stellaris controls ANTSW, PAEN for UHF, WIFI\nHigh = FPGA BB controls ANTS"
	  "W, PAEN for UHF, WIFI"
	  Position		  [1803, 327]
	}
	Annotation {
	  SID			  "802"
	  Name			  "Hard WiFi PA Control, High = PA Active\nNote: the PA2 designator is a typo, but it's\nnow propagated thro"
	  "ugh the board support\nand embedded code base, so we keep it."
	  Position		  [1784, 683]
	}
	Annotation {
	  SID			  "794"
	  Name			  "Hard UHF Antenna Switch Control, High = TX on ANT1"
	  Position		  [1805, 461]
	}
	Annotation {
	  SID			  "793"
	  Name			  "Hard UHF Antenna Switch Control, High = TX on ANT1"
	  Position		  [1805, 388]
	}
	Annotation {
	  SID			  "790"
	  Name			  "Hard LMS6002D Rx Enable, Active-High"
	  Position		  [1774, 207]
	}
	Annotation {
	  SID			  "789"
	  Name			  "Hard LMS6002D Tx Enable, Active-High"
	  Position		  [1776, 152]
	}
	Annotation {
	  SID			  "788"
	  Name			  "Hard LMS6002D Reset, Active-High"
	  Position		  [1771, 98]
	}
	Annotation {
	  SID			  "786"
	  Name			  "BIT14: SPI_SEL"
	  Position		  [1207, 965]
	}
	Annotation {
	  SID			  "785"
	  Name			  "BIT13: uC_DATA_DIR"
	  Position		  [1222, 908]
	}
	Annotation {
	  SID			  "784"
	  Name			  "BIT10,11: I/Q Source Select"
	  Position		  [1234, 767]
	}
	Annotation {
	  SID			  "763"
	  Name			  "UHF Enable"
	  Position		  [836, 161]
	}
	Annotation {
	  SID			  "452"
	  Name			  "High is RX"
	  Position		  [1504, 425]
	}
	Annotation {
	  SID			  "451"
	  Name			  "WIFI Enable"
	  Position		  [835, 233]
	}
	Annotation {
	  SID			  "444"
	  Name			  "Combine to make TX signal.\nTX is high, RX is low"
	  Position		  [947, 222]
	}
	Annotation {
	  SID			  "433"
	  Name			  "BIT12: HW Ctrl Radio Sel: UHF is Low"
	  Position		  [1258, 852]
	}
	Annotation {
	  SID			  "429"
	  Name			  "BIT9: SW Wifi PA2"
	  Position		  [1218, 656]
	}
	Annotation {
	  SID			  "428"
	  Name			  "BIT8: SW UHF PA2"
	  Position		  [1218, 583]
	}
	Annotation {
	  SID			  "422"
	  Name			  "BIT7: SW WIFI Ant Ctrl"
	  Position		  [1227, 443]
	}
	Annotation {
	  SID			  "421"
	  Name			  "BIT6: SW UHF Ant Ctrl"
	  Position		  [1226, 363]
	}
	Annotation {
	  SID			  "370"
	  Name			  "BIT0: Enable Connection via Adapter "
	  Position		  [1265, 18]
	}
	Annotation {
	  SID			  "371"
	  Name			  "BIT1: TRX_Reset"
	  Position		  [1220, 73]
	}
	Annotation {
	  SID			  "372"
	  Name			  "BIT2: TX_ENABLE"
	  Position		  [1218, 132]
	}
	Annotation {
	  SID			  "373"
	  Name			  "BIT3: RX_ENABLE"
	  Position		  [1219, 188]
	}
	Annotation {
	  SID			  "374"
	  Name			  "BIT4: RadioEnable Control Src, low is Software"
	  Position		  [1279, 243]
	}
	Annotation {
	  SID			  "376"
	  Name			  "BIT5: SPI CTRL Select\nLow is Stellaris, High FPGA"
	  Position		  [1228, 304]
	}
	Annotation {
	  SID			  "389"
	  Name			  "00 - MyDDS\n01 - External\n10 - RX LoopBack\n11 - Zero"
	  Position		  [1101, 793]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shared_Registers"
      SID		      "733"
      Ports		      []
      Position		      [331, 60, 391, 125]
      ZOrder		      107
      BackgroundColor	      "magenta"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Shared_Registers"
	Location		[-8, -8, 1928, 1058]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"98"
	Block {
	  BlockType		  Reference
	  Name			  "BIT0"
	  SID			  "918"
	  Ports			  [1, 1]
	  Position		  [165, 87, 225, 103]
	  ZOrder		  228
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BIT1"
	  SID			  "919"
	  Ports			  [1, 1]
	  Position		  [165, 132, 225, 148]
	  ZOrder		  230
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BIT2"
	  SID			  "938"
	  Ports			  [1, 1]
	  Position		  [165, 177, 225, 193]
	  ZOrder		  232
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BIT3"
	  SID			  "1085"
	  Ports			  [1, 1]
	  Position		  [165, 212, 225, 228]
	  ZOrder		  238
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BIT4"
	  SID			  "1123"
	  Ports			  [1, 1]
	  Position		  [165, 247, 225, 263]
	  ZOrder		  249
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BIT5:6"
	  SID			  "1300"
	  Ports			  [1, 1]
	  Position		  [165, 287, 225, 303]
	  ZOrder		  250
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "2"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([25."
	  "1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:"
	  "b]');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  SID			  "639"
	  Ports			  [1, 1]
	  Position		  [1080, 195, 1125, 225]
	  ZOrder		  177
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  "584"
	  Ports			  [1, 1]
	  Position		  [1590, 635, 1635, 665]
	  ZOrder		  163
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  SID			  "122"
	  Ports			  [0, 1]
	  Position		  [1475, 522, 1535, 578]
	  ZOrder		  105
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SETTINGS'"
	  init			  "15"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "2272,298,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register1"
	  SID			  "564"
	  Ports			  [0, 1]
	  Position		  [1475, 622, 1535, 678]
	  ZOrder		  161
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_RST'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register11"
	  SID			  "82"
	  Ports			  [0, 1]
	  Position		  [65, 607, 125, 663]
	  ZOrder		  198
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_LED'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Owned and initialized elsewhere"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "99,37,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register12"
	  SID			  "88"
	  Ports			  [0, 1]
	  Position		  [65, 707, 125, 763]
	  ZOrder		  199
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_ADAPTER_GPIO'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Owned and initialized elsewhere"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "99,37,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register13"
	  SID			  "901"
	  Ports			  [0, 1]
	  Position		  [1470, 82, 1530, 138]
	  ZOrder		  227
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_SWITCHINGDELAYCOUNT'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register14"
	  SID			  "1068"
	  Ports			  [0, 1]
	  Position		  [1470, 187, 1530, 243]
	  ZOrder		  235
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_RXSWITCHINGDELAYCOUNT'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register15"
	  SID			  "1069"
	  Ports			  [0, 1]
	  Position		  [1470, 297, 1530, 353]
	  ZOrder		  236
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'WSD_SPIWAITDELAYCOUNT'"
	  init			  "0"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register16"
	  SID			  "845"
	  Ports			  [0, 1]
	  Position		  [500, 707, 560, 763]
	  ZOrder		  214
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_SIN_MULT'"
	  init			  "str2num(sFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register17"
	  SID			  "846"
	  Ports			  [0, 1]
	  Position		  [500, 512, 560, 568]
	  ZOrder		  216
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_GAIN_MULT'"
	  init			  "str2num(gFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register18"
	  SID			  "847"
	  Ports			  [0, 1]
	  Position		  [500, 607, 560, 663]
	  ZOrder		  215
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_TX_COS_MULT'"
	  init			  "str2num(cFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register19"
	  SID			  "1114"
	  Ports			  [0, 1]
	  Position		  [955, 707, 1015, 763]
	  ZOrder		  239
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_SIN_MULT'"
	  init			  "str2num(sFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register2"
	  SID			  "563"
	  Ports			  [0, 1]
	  Position		  [965, 287, 1025, 343]
	  ZOrder		  179
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_TXDAT'"
	  init			  "hex2dec('ADAD')"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register20"
	  SID			  "1115"
	  Ports			  [0, 1]
	  Position		  [955, 512, 1015, 568]
	  ZOrder		  241
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_GAIN_MULT'"
	  init			  "str2num(gFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register21"
	  SID			  "1116"
	  Ports			  [0, 1]
	  Position		  [955, 607, 1015, 663]
	  ZOrder		  240
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_RX_COS_MULT'"
	  init			  "str2num(cFI.dec)"
	  period		  "2"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register3"
	  SID			  "627"
	  Ports			  [0, 1]
	  Position		  [965, 182, 1025, 238]
	  ZOrder		  175
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_GO'"
	  init			  "1"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register4"
	  SID			  "718"
	  Ports			  [0, 1]
	  Position		  [965, 82, 1025, 138]
	  ZOrder		  174
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_SPI_SRCSEL'"
	  init			  "1"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "849,320,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register5"
	  SID			  "684"
	  Ports			  [0, 1]
	  Position		  [20, 112, 80, 168]
	  ZOrder		  185
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Block"
	  infoedit		  "Register block that reads data to a shared memory register.  Delay of one sample period."
	  shared_memory_name	  "'VOLO_CONTROLLER_CONFIG_R'"
	  init			  "19"
	  period		  "1"
	  ownership		  "Locally owned and initialized"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "666,475,389,351"
	  block_type		  "fromreg"
	  sg_icon_stat		  "60,56,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'d"
	  "out');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "738"
	  Position		  [1160, 101, 1350, 119]
	  ZOrder		  173
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_SRCSEL"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  SID			  "740"
	  Position		  [1160, 201, 1350, 219]
	  ZOrder		  176
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_GO"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  SID			  "742"
	  Position		  [1160, 306, 1350, 324]
	  ZOrder		  178
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_TXDATA"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  SID			  "815"
	  Position		  [240, 626, 430, 644]
	  ZOrder		  197
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_LEDS"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto13"
	  SID			  "820"
	  Position		  [240, 726, 430, 744]
	  ZOrder		  200
	  ShowName		  off
	  GotoTag		  "regWSD_REMOVEME"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto14"
	  SID			  "902"
	  Position		  [1625, 98, 1845, 122]
	  ZOrder		  226
	  ShowName		  off
	  GotoTag		  "regWSD_TxSwitchingDelayCount"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto15"
	  SID			  "920"
	  Position		  [250, 131, 455, 149]
	  ZOrder		  229
	  ForegroundColor	  "blue"
	  BackgroundColor	  "[0.000000, 0.819608, 0.819608]"
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ISSWAPPED"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  SID			  "939"
	  Position		  [250, 176, 455, 194]
	  ZOrder		  231
	  ForegroundColor	  "blue"
	  BackgroundColor	  "[0.000000, 0.819608, 0.819608]"
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ALIGNTESTACTIVE"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto17"
	  SID			  "848"
	  Position		  [745, 531, 935, 549]
	  ZOrder		  220
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_GAIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  SID			  "849"
	  Position		  [745, 626, 935, 644]
	  ZOrder		  221
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_COS_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto19"
	  SID			  "850"
	  Position		  [745, 726, 935, 744]
	  ZOrder		  222
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_SIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "1301"
	  Position		  [250, 286, 455, 304]
	  ZOrder		  251
	  ForegroundColor	  "blue"
	  BackgroundColor	  "[0.000000, 0.819608, 0.819608]"
	  ShowName		  off
	  GotoTag		  "regWSD_WURC_SEL"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto20"
	  SID			  "1066"
	  Position		  [1625, 203, 1845, 227]
	  ZOrder		  233
	  ShowName		  off
	  GotoTag		  "regWSD_RxSwitchingDelayCount"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto21"
	  SID			  "1067"
	  Position		  [1625, 313, 1845, 337]
	  ZOrder		  234
	  ShowName		  off
	  GotoTag		  "regWSD_SPIWaitDelayCount"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto22"
	  SID			  "1086"
	  Position		  [250, 211, 455, 229]
	  ZOrder		  237
	  ForegroundColor	  "blue"
	  BackgroundColor	  "[0.000000, 0.819608, 0.819608]"
	  ShowName		  off
	  GotoTag		  "regWSD_En_ForceSPILow"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto23"
	  SID			  "1117"
	  Position		  [1200, 531, 1390, 549]
	  ZOrder		  243
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_GAIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto24"
	  SID			  "1118"
	  Position		  [1200, 626, 1390, 644]
	  ZOrder		  244
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_COS_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto25"
	  SID			  "1119"
	  Position		  [1200, 726, 1390, 744]
	  ZOrder		  245
	  ShowName		  off
	  GotoTag		  "regWSD_RX_IQCAL_SIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto26"
	  SID			  "1124"
	  Position		  [250, 246, 455, 264]
	  ZOrder		  248
	  ForegroundColor	  "blue"
	  BackgroundColor	  "[0.000000, 0.819608, 0.819608]"
	  ShowName		  off
	  GotoTag		  "regWSD_SelectWSDXceiver"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  SID			  "777"
	  Position		  [250, 86, 455, 104]
	  ZOrder		  182
	  ShowName		  off
	  GotoTag		  "regWSD_DDS_ISDIFF"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  SID			  "732"
	  Position		  [1670, 539, 1855, 561]
	  ZOrder		  106
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SETTINGS"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  SID			  "736"
	  Position		  [1670, 641, 1860, 659]
	  ZOrder		  162
	  ShowName		  off
	  GotoTag		  "regWSD_VOLO_SPI_RST"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float1"
	  SID			  "854"
	  Ports			  [1, 1]
	  Position		  [615, 626, 680, 644]
	  ZOrder		  223
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float2"
	  SID			  "856"
	  Ports			  [1, 1]
	  Position		  [615, 726, 680, 744]
	  ZOrder		  225
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float3"
	  SID			  "851"
	  Ports			  [1, 1]
	  Position		  [615, 531, 680, 549]
	  ZOrder		  217
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float4"
	  SID			  "1120"
	  Ports			  [1, 1]
	  Position		  [1070, 626, 1135, 644]
	  ZOrder		  246
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float5"
	  SID			  "1121"
	  Ports			  [1, 1]
	  Position		  [1070, 726, 1135, 744]
	  ZOrder		  247
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "u32_float6"
	  SID			  "1122"
	  Ports			  [1, 1]
	  Position		  [1070, 531, 1135, 549]
	  ZOrder		  242
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can change the signal between si"
	  "gned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br><"
	  "br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
	  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 "
	  "in binary)."
	  force_arith_type	  on
	  arith_type		  "Floating-point"
	  force_bin_pt		  on
	  bin_pt		  "24"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  sg_icon_stat		  "65,18,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([20."
	  "1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret');\nfp"
	  "rintf('','COMMENT: end icon text');"
	}
	Line {
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register1"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register4"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register3"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register2"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT0"
	  SrcPort		  1
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register11"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register12"
	  SrcPort		  1
	  DstBlock		  "Goto13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register17"
	  SrcPort		  1
	  DstBlock		  "u32_float3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register18"
	  SrcPort		  1
	  DstBlock		  "u32_float1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register16"
	  SrcPort		  1
	  DstBlock		  "u32_float2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float3"
	  SrcPort		  1
	  DstBlock		  "Goto17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float1"
	  SrcPort		  1
	  DstBlock		  "Goto18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float2"
	  SrcPort		  1
	  DstBlock		  "Goto19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register13"
	  SrcPort		  1
	  DstBlock		  "Goto14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT1"
	  SrcPort		  1
	  DstBlock		  "Goto15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT2"
	  SrcPort		  1
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register15"
	  SrcPort		  1
	  DstBlock		  "Goto21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register14"
	  SrcPort		  1
	  DstBlock		  "Goto20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT3"
	  SrcPort		  1
	  DstBlock		  "Goto22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register5"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "BIT0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45]
	    Branch {
	      DstBlock		      "BIT2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 35]
	      Branch {
		Points			[0, 35]
		Branch {
		  Points		  [0, 40]
		  DstBlock		  "BIT5:6"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "BIT4"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"BIT3"
		DstPort			1
	      }
	    }
	  }
	  Branch {
	    DstBlock		    "BIT1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From Register20"
	  SrcPort		  1
	  DstBlock		  "u32_float6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register21"
	  SrcPort		  1
	  DstBlock		  "u32_float4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From Register19"
	  SrcPort		  1
	  DstBlock		  "u32_float5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float6"
	  SrcPort		  1
	  DstBlock		  "Goto23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float4"
	  SrcPort		  1
	  DstBlock		  "Goto24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u32_float5"
	  SrcPort		  1
	  DstBlock		  "Goto25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT4"
	  SrcPort		  1
	  DstBlock		  "Goto26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BIT5:6"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Annotation {
	  SID			  "1306"
	  Name			  "A test mode that should not be modified."
	  Position		  [564, 138]
	}
	Annotation {
	  SID			  "1305"
	  Name			  "We had a few test modes during development. This is one of them. Do not modify."
	  Position		  [652, 187]
	}
	Annotation {
	  SID			  "1304"
	  Name			  "Used to force software control of the SPI bus to the LMS6002D."
	  Position		  [614, 220]
	}
	Annotation {
	  SID			  "1303"
	  Name			  "When using the 4x1 WURC adaptor card, this provides the radio SEL signal\nto the internal non-AXI mux.  0"
	  "0 = Q0, 01 = Q1, 10 = Q2, 11 = Q3"
	  Position		  [643, 297]
	}
	Annotation {
	  SID			  "1302"
	  Name			  "An unused muxsel for switching between WURC and WARPv3's native radios.\nDoesn't work and is not used."
	  Position		  [646, 258]
	}
	Annotation {
	  SID			  "1289"
	  Name			  "==== Embedded FROM Registers in the Design =====\nVOLO_SPI_DONE\nVOLO_SPI_RXDAT"
	  Position		  [242, 20]
	}
	Annotation {
	  SID			  "818"
	  Name			  "===========================\nLED Register\n==========================="
	  Position		  [241, 560]
	}
	Annotation {
	  SID			  "801"
	  Name			  "=======================\nDigital Delay Configurations \n======================="
	  Position		  [1667, 16]
	}
	Annotation {
	  SID			  "783"
	  Name			  "=======================\nSPI Configuration Registers\n======================="
	  Position		  [1175, 19]
	}
	Annotation {
	  SID			  "782"
	  Name			  "===========================\nTransceiver Configuration Registers\n==========================="
	  Position		  [1663, 459]
	}
	Annotation {
	  SID			  "831"
	  Name			  "===========================\nIQ Calibration Registers\n==========================="
	  Position		  [912, 460]
	}
	Annotation {
	  SID			  "832"
	  Name			  "** ALL INPUTS EXPECTED TO BE FLOATING POINT **"
	  Position		  [913, 491]
	}
	Annotation {
	  SID			  "1307"
	  Name			  "A test mode that should not be modified."
	  Position		  [564, 93]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "TX IQ Cal Block"
      SID		      "663"
      Ports		      [2, 2]
      Position		      [885, 323, 970, 587]
      ZOrder		      104
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"TX IQ Cal Block"
	Location		[-8, -8, 1928, 1058]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"126"
	Block {
	  BlockType		  Inport
	  Name			  "I_In"
	  SID			  "664"
	  Position		  [30, 273, 60, 287]
	  ZOrder		  104
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Q_In"
	  SID			  "665"
	  Position		  [30, 403, 60, 417]
	  ZOrder		  105
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  "680"
	  Ports			  [2, 1]
	  Position		  [810, 341, 870, 399]
	  ZOrder		  114
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  sg_icon_stat		  "60,58,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37.88 45.8"
	  "8 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37.88 29.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a'"
	  ");\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\n"
	  "fprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "Q+I*sin(A)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "679"
	  Ports			  [1, 1]
	  Position		  [535, 382, 590, 438]
	  ZOrder		  113
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "55,56,1,1,white,blue,0,83e6bb61,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "681"
	  Ports			  [1, 1]
	  Position		  [810, 201, 870, 259]
	  ZOrder		  115
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "60,58,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44.8"
	  "8 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88 ],"
	  "[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch([20."
	  "2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfprintf("
	  "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmo"
	  "de','on');\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*cos(A)"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "839"
	  Position		  [30, 331, 210, 349]
	  ZOrder		  126
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_SIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "838"
	  Position		  [30, 206, 210, 224]
	  ZOrder		  125
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_COS_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "841"
	  Position		  [30, 116, 210, 134]
	  ZOrder		  129
	  ShowName		  off
	  GotoTag		  "regWSD_TX_IQCAL_GAIN_MULT"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  SID			  "648"
	  Ports			  [2, 1]
	  Position		  [535, 200, 590, 255]
	  ZOrder		  62
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*cos"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult1"
	  SID			  "653"
	  Ports			  [2, 1]
	  Position		  [535, 300, 590, 355]
	  ZOrder		  98
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "13"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	  Port {
	    PortNumber		    1
	    Name		    "I*sin"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult2"
	  SID			  "688"
	  Ports			  [2, 1]
	  Position		  [1025, 190, 1080, 245]
	  ZOrder		  117
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult3"
	  SID			  "689"
	  Ports			  [2, 1]
	  Position		  [1025, 330, 1080, 385]
	  ZOrder		  118
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you must"
	  " select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUTs), the "
	  "Speed or Area optimization will take effect only if it's supported by IP for the particular device family. Otherwis"
	  "e, the results will be identical regardless of the selection."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mult"
	  sg_icon_stat		  "55,55,2,1,white,blue,0,7028354c,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 55 55 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[34.77 34.7"
	  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[27.77 27.77 34.77 34"
	  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1"
	  " 1 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0"
	  ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa "
	  "\\times b','texmode','on');\ncolor('black');disp('z^{-3}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
	  "\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "to12_1"
	  SID			  "843"
	  Ports			  [1, 1]
	  Position		  [1155, 350, 1205, 370]
	  ZOrder		  131
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "to12_11"
	  SID			  "842"
	  Ports			  [1, 1]
	  Position		  [1155, 210, 1205, 230]
	  ZOrder		  130
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "12"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "toFloat"
	  SID			  "697"
	  Ports			  [1, 1]
	  Position		  [150, 270, 200, 290]
	  ZOrder		  127
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Floating-point"
	  arith_type		  "Floating-point"
	  n_bits		  "13"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "toFloat1"
	  SID			  "840"
	  Ports			  [1, 1]
	  Position		  [150, 400, 200, 420]
	  ZOrder		  128
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Floating-point"
	  arith_type		  "Floating-point"
	  n_bits		  "13"
	  bin_pt		  "11"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Flag as error"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  sg_icon_stat		  "50,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19.44 23.4"
	  "4 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19.44 15.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch([17."
	  "1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cas"
	  "t');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I_Out"
	  SID			  "666"
	  Position		  [1315, 213, 1345, 227]
	  ZOrder		  106
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q_Out"
	  SID			  "667"
	  Position		  [1315, 353, 1345, 367]
	  ZOrder		  107
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "I_In"
	  SrcPort		  1
	  DstBlock		  "toFloat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Q_In"
	  SrcPort		  1
	  DstBlock		  "toFloat1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*cos"
	  Labels		  [-1, 1]
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*sin"
	  Labels		  [-1, 1]
	  SrcBlock		  "Mult1"
	  SrcPort		  1
	  Points		  [105, 0; 0, 25]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  Points		  [720, 0; 0, 80]
	  Branch {
	    Points		    [0, 140]
	    DstBlock		    "Mult3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Mult2"
	  SrcPort		  1
	  DstBlock		  "to12_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult3"
	  SrcPort		  1
	  DstBlock		  "to12_1"
	  DstPort		  1
	}
	Line {
	  Name			  "I*cos(A)"
	  Labels		  [-1, 0]
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Mult2"
	  DstPort		  2
	}
	Line {
	  Name			  "Q+I*sin(A)"
	  Labels		  [-1, 0]
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "Mult3"
	  DstPort		  2
	}
	Line {
	  Name			  "Q"
	  Labels		  [-1, 0]
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [105, 0; 0, -25]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Mult1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "toFloat"
	  SrcPort		  1
	  Points		  [232, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Mult1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "toFloat1"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "to12_11"
	  SrcPort		  1
	  DstBlock		  "I_Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "to12_1"
	  SrcPort		  1
	  DstBlock		  "Q_Out"
	  DstPort		  1
	}
	Annotation {
	  SID			  "1299"
	  Name			  "RYAN: Added latency to cast 1/2/15"
	  Position		  [1204, 172]
	}
	Annotation {
	  SID			  "826"
	  Name			  "** ALL INPUTS EXPECTED TO BE FLOATING POINT **"
	  Position		  [3, 16]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "TX_I_IN"
      SID		      "319"
      Ports		      [1, 1]
      Position		      [280, 385, 345, 405]
      ZOrder		      110
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "2"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "TX_I_OUT"
      SID		      "36"
      Ports		      [1, 1]
      Position		      [1075, 380, 1135, 400]
      ZOrder		      -50
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "TX_MUXes"
      SID		      "311"
      Ports		      [9, 2]
      Position		      [545, 323, 630, 587]
      ZOrder		      -51
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"TX_MUXes"
	Location		[-8, -8, 1928, 1168]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"155"
	Block {
	  BlockType		  Inport
	  Name			  "MUXSEL"
	  SID			  "764"
	  Position		  [105, 168, 135, 182]
	  ZOrder		  14
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_I"
	  SID			  "312"
	  Position		  [105, 208, 135, 222]
	  ZOrder		  -1
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BB_I"
	  SID			  "765"
	  Position		  [105, 248, 135, 262]
	  ZOrder		  16
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "RX_I"
	  SID			  "767"
	  Position		  [105, 288, 135, 302]
	  ZOrder		  18
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ZERO_I"
	  SID			  "768"
	  Position		  [105, 328, 135, 342]
	  ZOrder		  19
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "DDS_Q"
	  SID			  "314"
	  Position		  [105, 473, 135, 487]
	  ZOrder		  -2
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BB_Q"
	  SID			  "766"
	  Position		  [105, 513, 135, 527]
	  ZOrder		  17
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "RX_Q"
	  SID			  "769"
	  Position		  [105, 553, 135, 567]
	  ZOrder		  20
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ZERO_Q"
	  SID			  "770"
	  Position		  [105, 593, 135, 607]
	  ZOrder		  21
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  SID			  "316"
	  Ports			  [5, 1]
	  Position		  [290, 154, 340, 356]
	  ZOrder		  -6
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 0 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "50,202,5,1,white,blue,3,d6c79293,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  SID			  "317"
	  Ports			  [5, 1]
	  Position		  [290, 416, 335, 624]
	  ZOrder		  -7
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[6 0 0 12 0 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  sg_icon_stat		  "45,208,5,1,white,blue,3,d6c79293,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ],[0."
	  "77 0.82 0.91 ]);\nplot([0 45 45 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65"
	  " 8.65 ],[58.66 58.66 64.66 58.66 64.66 64.66 64.66 58.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[52.66"
	  " 52.66 58.66 58.66 52.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[46.66 46.66 52.66 52.66 46"
	  ".66 ],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[40.66 40.66 46.66 40.66 46.66 46.66 40.66 ],[0"
	  ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	  "ack');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	  ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TXI"
	  SID			  "313"
	  Position		  [540, 248, 570, 262]
	  ZOrder		  -10
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TXQ"
	  SID			  "315"
	  Position		  [540, 513, 570, 527]
	  ZOrder		  -11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TXI"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "TXQ"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DDS_I"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DDS_Q"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "MUXSEL"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "Mux"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 265]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BB_I"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "BB_Q"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "RX_Q"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ZERO_Q"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "RX_I"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ZERO_I"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Annotation {
	  SID			  "385"
	  Name			  "00 - MyDDS\n01 - External\n10 - RX LoopBack\n11 - RX_Proccessed_Loopback"
	  Position		  [296, 98]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "TX_Q_IN"
      SID		      "320"
      Ports		      [1, 1]
      Position		      [280, 505, 345, 525]
      ZOrder		      109
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "12"
      bin_pt		      "11"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "2"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 1 0 0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "TX_Q_OUT"
      SID		      "37"
      Ports		      [1, 1]
      Position		      [1075, 510, 1135, 530]
      ZOrder		      -48
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of ty"
      "pe Simulink integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top"
      " level output ports or are discarded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0 0 0 0 12 0 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "UART Controller"
      SID		      "821"
      Ports		      []
      Position		      [925, 210, 1090, 250]
      ZOrder		      124
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"UART Controller"
	Location		[-8, -8, 1928, 1168]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"339"
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "910"
	  Position		  [85, 121, 110, 139]
	  ZOrder		  127
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "80"
	  Position		  [605, 61, 630, 79]
	  ZOrder		  122
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "UART_RX"
	  SID			  "220"
	  Ports			  [1, 1]
	  Position		  [510, 60, 570, 80]
	  ZOrder		  120
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UART_RX_UBLAZE"
	  SID			  "909"
	  Ports			  [1, 1]
	  Position		  [165, 120, 225, 140]
	  ZOrder		  126
	  BlockMirror		  on
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,left,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UART_TX"
	  SID			  "221"
	  Ports			  [1, 1]
	  Position		  [505, 120, 570, 140]
	  ZOrder		  119
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,left,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "UART_TX_UBLAZE"
	  SID			  "907"
	  Ports			  [1, 1]
	  Position		  [165, 60, 230, 80]
	  ZOrder		  124
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to  Xilinx"
	  " fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top level input p"
	  "orts."
	  gui_display_data_type	  "Boolean"
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  sg_icon_stat		  "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  "\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end ic"
	  "on text');"
	}
	Line {
	  SrcBlock		  "UART_RX"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART_TX_UBLAZE"
	  SrcPort		  1
	  DstBlock		  "UART_RX"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART_TX"
	  SrcPort		  1
	  DstBlock		  "UART_RX_UBLAZE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "UART_RX_UBLAZE"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Annotation {
	  SID			  "911"
	  Name			  "This signal passthrough is performed so that every I/O from the WSD comes through the radio controller.\n"
	  "This makes a bit more sense in my head, I hope it does yours."
	  Position		  [362, 182]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "UNUSED Radio IO Ports"
      SID		      "97"
      Ports		      []
      Position		      [925, 68, 1090, 122]
      ZOrder		      -52
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"UNUSED Radio IO Ports"
	Location		[-8, -8, 1928, 1168]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "TieLow"
	  SID			  "95"
	  Ports			  [0, 1]
	  Position		  [25, 52, 80, 78]
	  ZOrder		  -8
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "55,26,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.3"
	  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16"
	  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1"
	  " 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946"
	  " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
	  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "uC_NMI"
	  SID			  "48"
	  Ports			  [1, 1]
	  Position		  [220, 55, 280, 75]
	  ZOrder		  -17
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed-point or floating-point type inputs into ouputs of type Simu"
	  "link integer, single, double, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level out"
	  "put ports or are discarded, depending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 1 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  sg_icon_stat		  "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Line {
	  SrcBlock		  "TieLow"
	  SrcPort		  1
	  DstBlock		  "uC_NMI"
	  DstPort		  1
	}
	Annotation {
	  SID			  "812"
	  Name			  "Output to Stellaris"
	  Position		  [362, 65]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample"
      SID		      "1277"
      Ports		      [1, 1]
      Position		      [1490, 778, 1550, 832]
      ZOrder		      133
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be zeros or copies of the most recent input sample"
      ".<br><br>Hardware notes: No hardware is needed if inserted values are copies of the input sample; otherwise, a m"
      "ux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      off
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "usamp"
      sg_icon_stat	      "60,54,1,1,white,blue,0,a300b05e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 54 54 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 54 54 0 ]);\npatch([14.425 24.54 31.54 38.54 45.54 31.54 21.425 14.425 ],["
      "34.77 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([21.425 31.54 24.54 14.425 21.425 ],[27.77 2"
      "7.77 34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([14.425 24.54 31.54 21.425 14.425 ],[20.77 20.77 27.77 27"
      ".77 20.77 ],[1 1 1 ]);\npatch([21.425 45.54 38.54 31.54 24.54 14.425 21.425 ],[13.77 13.77 20.77 13.77 20.77 20."
      "77 13.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
      "xt');\n\n\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}2','texmode','on');\nfprintf('','COMMENT: end ico"
      "n text');"
    }
    Line {
      SrcBlock		      "RX IQ Cal Block"
      SrcPort		      1
      Points		      [114, 0]
      Branch {
	DstBlock		"RX_I_OUT"
	DstPort			1
      }
      Branch {
	Points			[0, -40]
	DstBlock		"Goto1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "TX_MUXes"
      SrcPort		      1
      DstBlock		      "Register6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TX_MUXes"
      SrcPort		      2
      DstBlock		      "Register5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RX_I_IN"
      SrcPort		      1
      DstBlock		      "Register3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RX_Q_IN"
      SrcPort		      1
      DstBlock		      "Register4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TX_I_OUT"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TX_Q_OUT"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "TX IQ Cal Block"
      SrcPort		      1
      DstBlock		      "TX_I_OUT"
      DstPort		      1
    }
    Line {
      SrcBlock		      "TX IQ Cal Block"
      SrcPort		      2
      DstBlock		      "TX_Q_OUT"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From1"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Digital Synthesizer"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Digital Synthesizer"
      SrcPort		      2
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From5"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      8
    }
    Line {
      SrcBlock		      "TX_I_IN"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      3
    }
    Line {
      SrcBlock		      "TX_Q_IN"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Register5"
      SrcPort		      1
      DstBlock		      "TX IQ Cal Block"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Register6"
      SrcPort		      1
      DstBlock		      "TX IQ Cal Block"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "TX_MUXes"
      DstPort		      9
    }
    Line {
      SrcBlock		      "Shared Registers and IO Ports"
      SrcPort		      1
      DstBlock		      "SPI Controller & SPI IO Ports"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RX IQ Cal Block"
      SrcPort		      2
      Points		      [117, 0]
      Branch {
	Points			[0, -40]
	DstBlock		"Goto2"
	DstPort			1
      }
      Branch {
	DstBlock		"RX_Q_OUT"
	DstPort			1
      }
    }
    Line {
      Name		      "RX_I"
      SrcBlock		      "Register3"
      SrcPort		      1
      DstBlock		      "RX IQ Cal Block"
      DstPort		      1
    }
    Line {
      Name		      "RX_Q"
      SrcBlock		      "Register4"
      SrcPort		      1
      DstBlock		      "RX IQ Cal Block"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      DstBlock		      "Sel_WSD_Xceiver"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "Up Sample"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample"
      SrcPort		      1
      DstBlock		      "ADC_Samp_Clk_Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      DstBlock		      "Q_SEL_out"
      DstPort		      1
    }
    Annotation {
      SID		      "1279"
      Name		      "Note: in r0.8 of 80211 design, Mango moved to an externally-generated sampling clock for the wlan_r"
      "x_phy\ncore. This was meant to be the actual input ADC clock, but it was glitchy, so they reverted to a statical"
      "ly generated clock.\nThis clock was placed in the wlan_agc pcore, clocks at 160 MHz. This controller is clocked "
      "at 80 MHz, so instead of the 1/8\ndiv factor there, we'll generate it at 1/4 and it'll be the same. Cool beans. "
      "REG"
      Position		      [1481, 873]
    }
    Annotation {
      SID		      "824"
      Name		      "Radio controller IP for the WURC Radio Daughtercard.\nThis manages I/Q, SPI, UART, and GPIO interfa"
      "ces\nbetween the radio daughtercard connector and the\nWARP reference design project.\n\nCreated: February 2013\n"
      "Author: Narendra Anand (nanand@rice.edu)\nAuthor: Ryan E. Guerra (ryan@guerra.rocks)\n"
      Position		      [61, 159]
    }
    Annotation {
      SID		      "378"
      Name		      "========= Revision Notes ===========\n5.00.a - Added Rx IQ Calibration Block w/ appropriate registe"
      "rs and renamed shared\nregisters to be clear which are Tx/Rx.\n-----------------------------------\n5.00.b - Add"
      "ed XceiverSel line to toggle HW radio MUX and Rx PHY pkt det disable. \nAlso, Naren will be mad with me, but I H"
      "ATED that the config register was mis-labeled. REG\n-----------------------------------\n11_06_2013 - 5.00.c - R"
      "emade output ports and Tx/Rx switching logic for 80211 design. REG\nDec 16, 2013 - 5.00.d - Imported shared regi"
      "sters from Tx/Rx FIR to save on AXI Slave slots REG\nJan 15, 2014 - 5.00.e - Removed filter stuff and cleaned up"
      " for 802.11 Rev0.7 REG\nJan 17, 2014 - 5.00.f - removed extra ports to avoid confusion. Better to add than take "
      "away REG\nFeb 13, 2014 - 5.00.g - added ADC_SAMP_CLK_OUT port for compatibility with rev 0.8 design REG\nApril 2"
      "2, 2014 - 5.00.h - Changed DDS synthesizer tp fixed Sysgen core for better frequency response \nAND removed the "
      "corresponding DDS registers (phaseInc and ddsOutputReset) NA\nApril 29, 2014 - 5.00.i - Previous version had som"
      "e EDK register screwup, fixed now.  NA\nApril 30, 2014 - 5.00.j - Added taylor series correction setting to dds "
      "compiler, maximized DSP \nutilization and set goal to speed.\nMay 23, 2014 - 5.08.k - WOW! EDK Processor was cre"
      "ating duplicate register offset addresses.\nThis was the problem that was borking everything. NOTE: it is still "
      "not fixed, but we have gone and\nhand-edited the MPD file with unique, non-overlapping offsets for the To/From r"
      "egisters. REG\nMay 23, 2014 - 5.08.m - EDK Processor didn't synthesize 5 registers. Reinitialized Processor and\n"
      "am trying again. REG\nMay 26, 2014 - 5.08.q - Diagnosed error with unchecked register read-back. REG\nNov 21, 20"
      "14 - 2.08.r - Regened for Naren for SysGen 14.4. REG\nJan 02, 2015 - 2.08.s - Added latency to cast at the end o"
      "f IQ Cal Blocks. REG\nJan 18, 2015 - 2.08.t - Added 2-bit radio sel lines to general options register,\nadded ou"
      "tput Q_Sel_out. REG\nJan 19, 2015 - 2.08.u - added pipeline registers to the SPI output lines to avoid logn rout"
      "es. REG"
      Position		      [1551, 426]
    }
    Annotation {
      SID		      "382"
      Position		      [613, 457]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    .&,   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   !P,0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    8 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#( #@   , !   &    \"     (         !0    @    !     0    $    "
    "     !0 $  <    !    #@   &ME>7,   !V86QU97,    .    P     8    (     0         %    \"     $    \"     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8   "
    " (    !          %    \"     $    8     0         0    &    $5X<&]R=\"!A<R!A('!C;W)E('1O($5$2PX   \"H    !@    @  "
    "  !          4    (     0    (    !          X    X    !@    @    $          4    (     0    <    !         !     "
    "'    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #"
    "     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92"
    "!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
    "QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $   "
    "       4    (     0    <    !         !     '    1&5F875L=  .    L\"P   8    (     @         %    \"     $    !   "
    "  0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #X$@  !@    @    \"          4    (     0    $    !   "
    "       4 !  >     0   \"@%  !I;F9O961I=                             !X:6QI;GAF86UI;'D                       !P87)T"
    "                                  !S<&5E9                                 !P86-K86=E                              "
    "!S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960 "
    "      !C;&]C:U]W<F%P<&5R                      !D:7)E8W1O<GD                           !P<F]J7W1Y<&5?<V=A9'9A;F-E9 "
    "            !P<F]J7W1Y<&4                           !3>6YT:%]F:6QE7W-G861V86YC960           !3>6YT:%]F:6QE        "
    "                  !);7!L7V9I;&5?<V=A9'9A;F-E9             !);7!L7V9I;&4                           !T97-T8F5N8VA?<V"
    "=A9'9A;F-E9             !T97-T8F5N8V@                           !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP"
    "=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8F"
    "Q?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V=E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                 "
    "  !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R=6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'"
    "9A;F-E9 !E=F%L7V9I96QD                          !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,             "
    "              !B;&]C:U]T>7!E                          !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870   "
    "                    !S9U]M87-K7V1I<W!L87D                   !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U"
    ":5]X;6P                   !C;&]C:U]L;V,                           !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT      !S>6YT:&"
    "5S:7-?;&%N9W5A9V4               !S>6YT:%]F:6QE                          !I;7!L7V9I;&4                           !C"
    "95]C;'(                               !P<F5S97)V95]H:65R87)C:'D                .    2     8    (    !          %  "
    "  \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (  "
    "   0    <    !         !     '    =FER=&5X-@ .    0     8    (    !          %    \"     $    *     0         0   "
    " \"@   'AC-G9L>#$S,'0        .    ,     8    (    !          %    \"     $    \"     0         0  ( +3$   X    X  "
    "  !@    @    $          4    (     0    8    !         !     &    9F8Q,34V   .    ,     8    (    !          %    "
    "\"                0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #"
    "@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          %    \""
    "     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    0     8    (    !          %    \"     $    )     0"
    "         0    \"0   \"XO;F5T;&ES=          .    ,     8    (    !          %    \"                0         0     "
    "     X   !(    !@    @    $          4    (     0   !$    !         !     1    4')O:F5C=\"!.879I9V%T;W(         #@"
    "   #     &    \"     0         !0    @               $         $          .    0     8    (    !          %    \" "
    "    $    ,     0         0    #    %A35\"!$969A=6QT<P     .    ,     8    (    !          %    \"                0"
    "         0          X   !     !@    @    $          4    (     0    P    !         !     ,    25-%($1E9F%U;'1S    "
    "  X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0   "
    " @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3   "
    " X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   #     &    \"     0         !0    "
    "@               $         $          .    ,     8    (    !          %    \"                0         0          X"
    "    P    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @ "
    "              $         $          .    2     8    (    !          %    \"     $    8     0         0    &    $%C8"
    "V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (               !         !          #@   #    "
    " &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"         "
    "       0         0          X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #     .    0     8    (    !          %    \"     $    +"
    "     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !          %    \"     $    &     0      "
    "   0    !@   '-Y<V=E;@  #@   #     &    \"     0         !0    @               $         $          .    8     8  "
    "  (    !          %    \"     $    N     0         0    +@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L"
    "+%L@72Q;(%T   X    ( P  !@    @    $          4    (     0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5"
    "#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,\" U,\" P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+"
    "C8S-S4@,38N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$"
    "U-2 T-RXQ-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,"
    "2XV,S<U(#$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34@,S8N-C4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72"
    "D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 Q+C8S-S4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%L"
    "P+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@7"
    "2Q;-2XQ-34@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2XV-34@-2XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<"
    "')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!"
    "R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P .    ,     8    (    !          %    \"                0         "
    "0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0     "
    "    !0    @               $         $          .    ,     8    (    !          %    \"     $    #     0         0 "
    " , ;V9F  X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   $     &    \"     0       "
    "  !0    @    !    #0    $         $     T   !84U0@1&5F875L=',J    #@   $     &    \"     0         !0    @    !   "
    " #0    $         $     T   !)4T4@1&5F875L=',J    #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @               X    X    !@    @    &          4    (     0    $    !          D    (               .    8"
    "!D   8    (     @         %    \"     $    !     0         %  0 '@    $   \"^!0  :6YF;V5D:70                      "
    "       >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960                    "
    "             <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP  "
    "                   8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96-T;W)Y   "
    "                         <')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E                            4WEN=&A?9"
    "FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                          26UP;%]F:6QE7W-G861V86YC960             26U"
    "P;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                         "
    "   <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G861V86YC960"
    "         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T:6]N7W-G8"
    "61V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F5G96X    "
    "                     9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S7V%D=F%N8"
    "V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                          8FQO8VM"
    "?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y                    <"
    "V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C                       "
    "     8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <WEN=&AE<VES7VQA;F=U86=E                <WEN=&A?9FEL90               "
    "           :6UP;%]F:6QE                            8V5?8VQR                                <')E<V5R=F5?:&EE<F%R8VA"
    "Y                =F5R<VEO;@                              <V5T=&EN9W-?9F-N                        <')E8V]M<&EL95]F8"
    "VX                     =7!D871E7V9C;@                          >&QE9&MS971T:6YG<V1A=&$                    .    2  "
    "   8    (    !          %    \"     $    1     0         0    $0   \"!3>7-T96T@1V5N97)A=&]R          X    X    !@ "
    "   @    $          4    (     0    <    !         !     '    =FER=&5X-@ .    0     8    (    !          %    \"   "
    "  $    *     0         0    \"@   'AC-G9C>#(T,'0        .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( +3(   X    X    !@    @    $          4    (     0    8    !         !     &    9F8Q,34V   .    ,    "
    " 8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0    "
    ",    !         !   P!84U0 #@   #     &    \"     0         !0    @               $         $          .    0     8"
    "    (    !          %    \"     $    -     0         0    #0   $-L;V-K($5N86)L97,    .    6     8    (    !       "
    "   %    \"     $    C     0         0    (P   \"XO=F]L;U]R861I;U]P8V]R95]G96YE<F%T961?<&-O<F5S       .    ,     8 "
    "   (    !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !$  "
    "  !         !     1    4')O:F5C=\"!.879I9V%T;W(         #@   #     &    \"     0         !0    @               $  "
    "       $          .    0     8    (    !          %    \"     $    ,     0         0    #    %A35\"!$969A=6QT<P   "
    "  .    ,     8    (    !          %    \"                0         0          X   !     !@    @    $          4   "
    " (     0    P    !         !     ,    25-%($1E9F%U;'1S      X    P    !@    @    $          4    (               !"
    "         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    ( "
    "   !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $          4    (     0    (    ! "
    "        !   @ Q,   #@   #     &    \"     0         !0    @               $         $          .    ,     8    (  "
    "  !          %    \"                0         0          X    P    !@    @    $          4    (               !   "
    "      !          #@   #     &    \"     0         !0    @               $         $          .    2     8    (    "
    "!          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $    "
    "      4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $         $"
    "  # &]F9@ .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $      "
    "    4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  "
    "! #     .    0     8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .   "
    " .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #     &    \"     0        "
    " !0    @               $         $          .    8     8    (    !          %    \"     $    N     0         0    "
    "+@   #4P+#4P+\"TQ+\"TQ+'1O:V5N+'=H:71E+# L,#<W,S0L<FEG:'0L+%L@72Q;(%T   X    ( P  !@    @    $          4    (    "
    " 0   -<\"   !         !    #7 @  9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" U,\" U,\""
    " P(# @72Q;,\" P(#4P(#4P(# @72Q;,2 Q(#$@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,S<N.#$@-#@N,S$@,C<N,S$@,3(N,3,W-2"
    " Q+C8S-S4@72Q;,S8N-C4U(#,V+C8U-2 T-RXQ-34@,S8N-C4U(#0W+C$U-2 T-RXQ-34@-#<N,34U(#,V+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR"
    ",B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S-S4@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;,C8N,34U(#(V+C$U-2 S-BXV-34@,S8N-C"
    "4U(#(V+C$U-2!=+%LP+C8Y.# S.2 P+C S,3,W,C4@,\"XR,3DV,#@@72D[\"G!A=&-H*%LQ+C8S-S4@,38N.#$@,C<N,S$@,3(N,3,W-2 Q+C8S-S"
    "4@72Q;,34N-C4U(#$U+C8U-2 R-BXQ-34@,C8N,34U(#$U+C8U-2!=+%LP+CDS,S,S,R P+C(P,SDR,B P+C$T,3$W-B!=*3L*<&%T8V@H6S$R+C$S"
    "-S4@-#@N,S$@,S<N.#$@,C<N,S$@,38N.#$@,2XV,S<U(#$R+C$S-S4@72Q;-2XQ-34@-2XQ-34@,34N-C4U(#4N,34U(#$U+C8U-2 Q-2XV-34@-2"
    "XQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF"
    "<')I;G1F*\"<G+\"=#3TU-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.P .    ,  "
    "   8    (    !          %    \"                0         0          X    P    !@    @    $          4    (        "
    "       !         !          #@   #     &    \"     0         !0    @               $         $          .    ,    "
    " 8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    "
    "0    !         !  ! !62$1,#@   $     &    \"     0         !0    @    !    #0    $         $     T   !84U0@1&5F875"
    "L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J    #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4 "
    "   (     0    $    !          D    (               .    .     8    (    !          %    \"     $    &     0       "
    "  0    !@   #DN,BXP,0  #@   $     &    \"     0         !0    @    !    #0    $         $     T   !X;&5D:W-E='1I;F"
    "=S    #@   $     &    \"     0         !0    @    !    #P    $         $     \\   !X;&5D:W!R96-O;7!I;&4 #@   $    "
    " &    \"     0         !0    @    !    #0    $         $     T   !X;&5D:W5P9&%T969N    #@   )@$   &    \"     (   "
    "      !0    @    !     0    $         !0 $ !@    !    . $  &5X<&]R=                        &5X<&]R=&1I<@          "
    "         '-E;&5C=&EO;G1A9P               &5X<&]R=&1I<G!A=&@              &UA:F]R                         &UI;F]R  "
    "                       &AW7V-O;7!A=&EB:6QI='D          &UA:E]S;&ED97(                  &UI;F]R7W-L:61E<@          "
    "     &AW7V-O;7!A=&EB:6QI='E?<VQI9&5R &ES1&5V96QO<&UE;G0              '5S94-U<W1O;4)U<TEN=&5R9F%C90   &-U<W1O;4)U<T"
    "EN=&5R9F%C959A;'5E  X    X    !@    @    &          4    (     0    $    !          D    (               .    ,   "
    "  8    (    !          %    \"                0         0          X   !     !@    @    $          4    (     0   "
    "!     !         !     0    =&%R9V5T7V1I<F5C=&]R>0X    P    !@    @    $          4    (               !         ! "
    "         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            40 X    X    !@    @"
    "    &          4    (     0    $    !          D    (            ($ .    ,     8    (    !          %    \"     $ "
    "   !     0         0  $ =0    X    X    !@    @    &          4    (     0    $    !          D    (    ED.+;.?[$T"
    " .    .     8    (    !@         %    \"     $    !     0         )    \"    %*X'H7KT2% #@   #@    &    \"     8  "
    "       !0    @    !     0    $         \"0    @          $!=0 X    X    !@    @    &          4    (     0    $   "
    " !          D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"         "
    "      #@   #     &    \"     8         !0    @               $         \"0         .    <#$   8    (     @        "
    " %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@   & $   &    \"     (   "
    "      !0    @    !     0    $         !0 $ !,    !    F    &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM"
    "=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V"
    "]N=')O; !B;&]C:U]I8V]N7V1I<W!L87D #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)"
    "G970R  X   #  0  !@    @    \"          4    (     0    $    !          4 !  '     0    X   !K97ES    =F%L=65S    "
    "#@   ,     &    \"     $         !0    @    !     @    $         #@   $     &    \"     0         !0    @    !    "
    "\"P    $         $     L   !(1$P@3F5T;&ES=       #@   $@    &    \"     0         !0    @    !    &     $         "
    "$    !@   !%>'!O<G0@87,@82!P8V]R92!T;R!%1$L.    J     8    (     0         %    \"     $    \"     0         .    "
    ".     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         "
    "!0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @    $          4    (     0    $    !      "
    "   !   0 Q    #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !  "
    "        %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $        "
    "  4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0   "
    " @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    '     0         0    !P   $"
    "1E9F%U;'0 #@   + L   &    \"     (         !0    @    !     0    $         !0 $  @    !    $    '1A<F=E=#$ =&%R9V5"
    "T,@ .    ^!(   8    (     @         %    \"     $    !     0         %  0 '@    $    H!0  :6YF;V5D:70             "
    "                >&EL:6YX9F%M:6QY                        <&%R=                                   <W!E960           "
    "                      <&%C:V%G90                              <WEN=&AE<VES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES"
    "7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO8VM?=W)A<'!E<@                      9&ER96"
    "-T;W)Y                            <')O:E]T>7!E7W-G861V86YC960             <')O:E]T>7!E                            "
    "4WEN=&A?9FEL95]S9V%D=F%N8V5D            4WEN=&A?9FEL90                          26UP;%]F:6QE7W-G861V86YC960       "
    "      26UP;%]F:6QE                            =&5S=&)E;F-H7W-G861V86YC960             =&5S=&)E;F-H                "
    "            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9           :6YC<E]N971L:7-T7W-G86"
    "1V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9               8V]R95]G96YE<F%T"
    ":6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A9'9A;F-E9           <G5N7V-O<F"
    "5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9                           :&%S"
    "7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?='EP90                        "
    "  8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V=?;6%S:U]D:7-P;&%Y            "
    "        <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                    8VQO8VM?;&]C              "
    "              8W)E871E7VEN=&5R9F%C95]D;V-U;65N=       <WEN=&AE<VES7VQA;F=U86=E                <WEN=&A?9FEL90      "
    "                    :6UP;%]F:6QE                            8V5?8VQR                                <')E<V5R=F5?:&"
    "EE<F%R8VAY                #@   $@    &    \"     0         !0    @    !    $0    $         $    !$    @4WES=&5M($="
    "E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $  "
    "   &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V;'@Q,S!T        #@   #     &    \"     0"
    "         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !          %    \"     $    &     0    "
    "     0    !@   &9F,3$U-@  #@   #     &    \"     0         !0    @               $         $          .    ,     8"
    "    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $          4    (            "
    "   !         !          #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;"
    "&5S    #@   $     &    \"     0         !0    @    !    \"0    $         $     D    N+VYE=&QI<W0         #@   #   "
    "  &    \"     0         !0    @               $         $          .    2     8    (    !          %    \"     $  "
    "  1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R          X    P    !@    @    $          4    (               "
    "!         !          #@   $     &    \"     0         !0    @    !    #     $         $     P   !84U0@1&5F875L=', "
    "    #@   #     &    \"     0         !0    @               $         $          .    0     8    (    !          % "
    "   \"     $    ,     0         0    #    $E312!$969A=6QT<P     .    ,     8    (    !          %    \"            "
    "    0         0          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &   "
    " \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    (    !          %    \"     $    \" "
    "    0         0  ( ,3    X    P    !@    @    $          4    (               !         !          #@   #     &   "
    " \"     0         !0    @               $         $          .    ,     8    (    !          %    \"              "
    "  0         0          X    P    !@    @    $          4    (               !         !          #@   $@    &    \""
    "     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    ! "
    "         %    \"                0         0          X    P    !@    @    $          4    (     0    ,    !       "
    "  !   P!O9F8 #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !   "
    "       %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (     0    $    !         "
    "!   0 P    #@   $     &    \"     0         !0    @    !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   "
    "#@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @    $          "
    "4    (               !         !          #@   &     &    \"     0         !0    @    !    +@    $         $    \""
    "X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9VAT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"  "
    "   $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,"
    "\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S"
    "4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#"
    ",Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#"
    ",V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,"
    "2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2XV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-"
    "H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,"
    "34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W"
    ",G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@"
    "   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \" "
    "               0         0          X    P    !@    @    $          4    (               !         !          #@  "
    " #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"   "
    "  $    $     0         0  0 5DA$3 X   !     !@    @    $          4    (     0    T    !         !     -    6%-4($"
    "1E9F%U;'1S*@    X   !     !@    @    $          4    (     0    T    !         !     -    25-%($1E9F%U;'1S*@    X "
    "   X    !@    @    &          4    (     0    $    !          D    (               .    .     8    (    !@        "
    " %    \"     $    !     0         )    \"               #@   & 9   &    \"     (         !0    @    !     0    $  "
    "       !0 $ !X    !    O@4  &EN9F]E9&ET                             'AI;&EN>&9A;6EL>0                       '!A<G0"
    "                                  '-P965D                                 '!A8VMA9V4                              "
    "'-Y;G1H97-I<U]T;V]L7W-G861V86YC960      '-Y;G1H97-I<U]T;V]L                     &-L;V-K7W=R87!P97)?<V=A9'9A;F-E9  "
    "      &-L;V-K7W=R87!P97(                      &1I<F5C=&]R>0                           '!R;VI?='EP95]S9V%D=F%N8V5D "
    "            '!R;VI?='EP90                           %-Y;G1H7V9I;&5?<V=A9'9A;F-E9            %-Y;G1H7V9I;&4        "
    "                  $EM<&Q?9FEL95]S9V%D=F%N8V5D             $EM<&Q?9FEL90                           '1E<W1B96YC:%]S9"
    "V%D=F%N8V5D             '1E<W1B96YC:                            '-Y<V-L:U]P97)I;V0                      &1C;5]I;G!"
    "U=%]C;&]C:U]P97)I;V0          &EN8W)?;F5T;&ES=%]S9V%D=F%N8V5D         '1R:6U?=F)I='-?<V=A9'9A;F-E9            &1B;"
    "%]O=G)D7W-G861V86YC960              &-O<F5?9V5N97)A=&EO;E]S9V%D=F%N8V5D     &-O<F5?9V5N97)A=&EO;@                 "
    "  ')U;E]C;W)E9V5N7W-G861V86YC960          ')U;E]C;W)E9V5N                         &1E<')E8V%T961?8V]N=')O;%]S9V%D="
    "F%N8V5D &5V86Q?9FEE;&0                          &AA<U]A9'9A;F-E9%]C;VYT<F]L             '-G9W5I7W!O<P             "
    "              &)L;V-K7W1Y<&4                          &)L;V-K7W9E<G-I;VX                      '-G7VEC;VY?<W1A=    "
    "                    '-G7VUA<VM?9&ES<&QA>0                   '-G7VQI<W1?8V]N=&5N=',                  '-G7V)L;V-K9W5"
    "I7WAM;                    &-L;V-K7VQO8P                           &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0      '-Y;G1H9"
    "7-I<U]L86YG=6%G90               '-Y;G1H7V9I;&4                          &EM<&Q?9FEL90                           &-"
    "E7V-L<@                               '!R97-E<G9E7VAI97)A<F-H>0               '9E<G-I;VX                          "
    "    '-E='1I;F=S7V9C;@                       '!R96-O;7!I;&5?9F-N                     '5P9&%T95]F8VX                "
    "          'AL961K<V5T=&EN9W-D871A                    #@   $@    &    \"     0         !0    @    !    $0    $     "
    "    $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0         0 "
    "   !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V8W@R-#!T     "
    "   #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TR   .    .     8    (    !          %"
    "    \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \"     0         !0    @               $     "
    "    $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @    $ "
    "         4    (               !         !          #@   $     &    \"     0         !0    @    !    #0    $       "
    "  $     T   !#;&]C:R!%;F%B;&5S    #@   %@    &    \"     0         !0    @    !    (P    $         $    \",    N+W"
    "9O;&]?<F%D:6]?<&-O<F5?9V5N97)A=&5D7W!C;W)E<P      #@   #     &    \"     0         !0    @               $        "
    " $          .    2     8    (    !          %    \"     $    1     0         0    $0   %!R;VIE8W0@3F%V:6=A=&]R    "
    "      X    P    !@    @    $          4    (               !         !          #@   $     &    \"     0         !"
    "0    @    !    #     $         $     P   !84U0@1&5F875L=',     #@   #     &    \"     0         !0    @           "
    "    $         $          .    0     8    (    !          %    \"     $    ,     0         0    #    $E312!$969A=6Q"
    "T<P     .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $        "
    "  4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $         $  \""
    " #$P   .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P    !@    @    $        "
    "  4    (               !         !          #@   #     &    \"     0         !0    @               $         $    "
    "      .    ,     8    (    !          %    \"                0         0          X    P    !@    @    $          "
    "4    (               !         !          #@   $@    &    \"     0         !0    @    !    &     $         $    !@"
    "   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"                0         0          X"
    "    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @ "
    "              $         $          .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X  "
    "  P    !@    @    $          4    (     0    $    !         !   0 P    #@   $     &    \"     0         !0    @   "
    " !    \"P    $         $     L    M,2PM,2PM,2PM,0      #@   #@    &    \"     0         !0    @    !    !@    $   "
    "      $     8   !S>7-G96X   X    P    !@    @    $          4    (               !         !          #@   &     &"
    "    \"     0         !0    @    !    +@    $         $    \"X    U,\"PU,\"PM,2PM,2QT;VME;BQW:&ET92PP+# W-S,T+')I9V"
    "AT+\"Q;(%TL6R!=   .    \" ,   8    (    !          %    \"     $   #7 @   0         0    UP(  &9P<FEN=&8H)R<L)T-/3"
    "4U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @-3 @-3 @,\" P(%TL6S @,\" U,\" U,\" P(%TL6S$@,2 Q(%TI.PIP871C:\""
    "A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#,W+C@Q(#0X+C,Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S,V+C8U-2 S-BXV-34@-#<N,34U(#,V+C8U-2 T"
    "-RXQ-34@-#<N,34U(#0W+C$U-2 S-BXV-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#(W+C,Q(#"
    "$V+C@Q(#$N-C,W-2 Q,BXQ,S<U(%TL6S(V+C$U-2 R-BXQ-34@,S8N-C4U(#,V+C8U-2 R-BXQ-34@72Q;,\"XV.3@P,SD@,\"XP,S$S-S(U(# N,C"
    "$Y-C X(%TI.PIP871C:\"A;,2XV,S<U(#$V+C@Q(#(W+C,Q(#$R+C$S-S4@,2XV,S<U(%TL6S$U+C8U-2 Q-2XV-34@,C8N,34U(#(V+C$U-2 Q-2X"
    "V-34@72Q;,\"XY,S,S,S,@,\"XR,#,Y,C(@,\"XQ-#$Q-S8@72D[\"G!A=&-H*%LQ,BXQ,S<U(#0X+C,Q(#,W+C@Q(#(W+C,Q(#$V+C@Q(#$N-C,W-"
    "2 Q,BXQ,S<U(%TL6S4N,34U(#4N,34U(#$U+C8U-2 U+C$U-2 Q-2XV-34@,34N-C4U(#4N,34U(%TL6S N-CDX,#,Y(# N,#,Q,S<R-2 P+C(Q.38"
    "P.\"!=*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@9W)A<&AI8W,G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@8F5G:6X@:6-O;B!T97AT"
    ")RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N('1E>'0G*3L #@   #     &    \"     0         !0    @               $"
    "         $          .    ,     8    (    !          %    \"                0         0          X    P    !@    @ "
    "   $          4    (               !         !          #@   #     &    \"     0         !0    @    !     P    $  "
    "       $  # &]F9@ .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X   !     !@    @   "
    " $          4    (     0    T    !         !     -    6%-4($1E9F%U;'1S*@    X   !     !@    @    $          4    ("
    "     0    T    !         !     -    25-%($1E9F%U;'1S*@    X    X    !@    @    &          4    (     0    $    !  "
    "        D    (               .    .     8    (    !@         %    \"     $    !     0         )    \"             "
    "  #@   #@    &    \"     0         !0    @    !    !@    $         $     8    Y+C(N,#$   X   !     !@    @    $   "
    "       4    (     0    T    !         !     -    >&QE9&MS971T:6YG<P    X   !     !@    @    $          4    (     "
    "0    \\    !         !     /    >&QE9&MP<F5C;VUP:6QE  X   !     !@    @    $          4    (     0    T    !      "
    "   !     -    >&QE9&MU<&1A=&5F;@    X   \"8!   !@    @    \"          4    (     0    $    !          4 !  8     0"
    "   #@!  !E>'!O<G0                       !E>'!O<G1D:7(                   !S96QE8W1I;VYT86<               !E>'!O<G1D"
    ":7)P871H              !M86IO<@                        !M:6YO<@                        !H=U]C;VUP871I8FEL:71Y      "
    "    !M86I?<VQI9&5R                  !M:6YO<E]S;&ED97(               !H=U]C;VUP871I8FEL:71Y7W-L:61E<@!I<T1E=F5L;W!M"
    "96YT              !U<V5#=7-T;VU\"=7-);G1E<F9A8V4   !C=7-T;VU\"=7-);G1E<F9A8V5686QU90 .    .     8    (    !@      "
    "   %    \"     $    !     0         )    \"               #@   #     &    \"     0         !0    @               $"
    "         $          .    0     8    (    !          %    \"     $    0     0         0    $    '1A<F=E=%]D:7)E8W1O"
    "<GD.    ,     8    (    !          %    \"                0         0          X    X    !@    @    &          4  "
    "  (     0    $    !          D    (            %$ .    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            \"! #@   #     &    \"     0         !0    @    !     0    $         $  ! '4    .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"    )9#BVSG^Q- #@   #@    &    \"     8         !0    @ "
    "   !     0    $         \"0    @   !2N!Z%Z]$A0 X    X    !@    @    &          4    (     0    $    !          D  "
    "  (          ! 74 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@  "
    "  &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    &          4  "
    "  (               !          D         "
  }
}
