digraph "System Tick Timer (SysTick)"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=box];
  rankdir=LR;
  Node4 [label="Core Debug Registers\l (CoreDebug)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___core_debug.html",tooltip="Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..."];
  Node5 [label="Instrumentation Trace\l Macrocell (ITM)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___i_t_m.html",tooltip="Type definitions for the Instrumentation Trace Macrocell (ITM)"];
  Node2 [label="System Control Block\l (SCB)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___s_c_b.html",tooltip="Type definitions for the System Control Block Registers."];
  Node3 [label="System Controls not\l in SCB (SCnSCB)",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___s_cn_s_c_b.html",tooltip="Type definitions for the System Control and ID Register not in the SCB."];
  Node1 [label="System Tick Timer \l(SysTick)",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="Type definitions for the System Timer Registers."];
  Node2->Node1 [shape=plaintext, dir="back", style="solid"];
  Node3->Node1 [shape=plaintext, dir="back", style="solid"];
  Node1->Node4 [shape=plaintext, dir="back", style="solid"];
  Node1->Node5 [shape=plaintext, dir="back", style="solid"];
}
