// Seed: 2828270626
module module_0 (
    output supply1 id_0
    , id_9,
    output tri1 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7
);
  reg id_10;
  always @(1 or negedge 1'b0) begin
    id_10 <= #id_6 id_10;
  end
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10
);
  wire id_12;
  module_0(
      id_5, id_4, id_8, id_8, id_6, id_5, id_3, id_7
  );
endmodule
