###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 10:19:06 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: VIOLATED Setup Check with Pin ALU_dut/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.974
- Setup                         0.229
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.545
- Arrival Time                 10.998
= Slack Time                   -0.454
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                          |              |             |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                          | REF_CLK ^    |             | 0.000 |       |   0.000 |   -0.454 | 
     | REF_CLK__L1_I0                           | A ^ -> Y v   | CLKINVX40M  | 0.036 | 0.033 |   0.033 |   -0.421 | 
     | REF_CLK__L2_I0                           | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.029 |   0.062 |   -0.392 | 
     | U0_mux2X1/U1                             | A0 ^ -> Y ^  | AO2B2X4M    | 0.191 | 0.193 |   0.255 |   -0.198 | 
     | REF_CLK_M__L1_I0                         | A ^ -> Y v   | CLKINVX3M   | 0.236 | 0.204 |   0.459 |    0.005 | 
     | REF_CLK_M__L2_I1                         | A v -> Y v   | CLKBUFX40M  | 0.059 | 0.172 |   0.631 |    0.177 | 
     | REF_CLK_M__L3_I0                         | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.678 |    0.224 | 
     | REF_CLK_M__L4_I0                         | A ^ -> Y v   | CLKINVX32M  | 0.122 | 0.088 |   0.766 |    0.312 | 
     | REF_CLK_M__L5_I6                         | A v -> Y ^   | CLKINVX12M  | 0.243 | 0.179 |   0.944 |    0.491 | 
     | Reg_file_dut/\reg_file_reg[1][2]         | CK ^ -> Q v  | SDFFRHQX4M  | 0.204 | 0.428 |   1.373 |    0.919 | 
     | ALU_dut/div_32/U29                       | A v -> Y ^   | INVX12M     | 0.266 | 0.215 |   1.588 |    1.134 | 
     | ALU_dut/div_32/FE_RC_12_0                | A ^ -> Y v   | INVX2M      | 0.083 | 0.095 |   1.683 |    1.229 | 
     | ALU_dut/div_32/FE_RC_30_0                | B v -> Y ^   | NOR2X3M     | 0.252 | 0.189 |   1.872 |    1.419 | 
     | ALU_dut/div_32/FE_RC_29_0                | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.216 |   2.089 |    1.635 | 
     | ALU_dut/div_32/FE_RC_61_0                | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   2.212 |    1.758 | 
     | ALU_dut/div_32/FE_RC_60_0                | A ^ -> Y v   | NAND3X3M    | 0.172 | 0.079 |   2.291 |    1.837 | 
     | ALU_dut/div_32/FE_RC_59_0                | B v -> Y ^   | NAND3BX2M   | 0.228 | 0.182 |   2.473 |    2.019 | 
     | ALU_dut/div_32/FE_RC_95_0                | B ^ -> Y v   | NAND2X2M    | 0.291 | 0.232 |   2.705 |    2.251 | 
     | ALU_dut/div_32/FE_RC_98_0                | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.805 |    2.351 | 
     | ALU_dut/div_32/FE_RC_97_0                | A1N ^ -> Y ^ | OAI2B1X4M   | 0.256 | 0.256 |   3.061 |    2.608 | 
     | ALU_dut/div_32/FE_RC_170_0               | B ^ -> Y v   | NAND2X2M    | 0.200 | 0.174 |   3.235 |    2.782 | 
     | ALU_dut/div_32/FE_RC_226_0               | B v -> Y ^   | NAND2X2M    | 0.360 | 0.266 |   3.501 |    3.048 | 
     | ALU_dut/div_32/FE_RC_168_0               | A ^ -> Y v   | NOR2X4M     | 0.116 | 0.113 |   3.614 |    3.161 | 
     | ALU_dut/div_32/FE_RC_173_0               | A0 v -> Y ^  | OAI2B1X2M   | 0.263 | 0.201 |   3.815 |    3.362 | 
     | ALU_dut/div_32/FE_RC_166_0               | B ^ -> Y v   | NAND2X3M    | 0.140 | 0.139 |   3.954 |    3.501 | 
     | ALU_dut/div_32/FE_RC_236_0               | B v -> Y ^   | NAND2BX2M   | 0.125 | 0.116 |   4.071 |    3.617 | 
     | ALU_dut/div_32/FE_RC_282_0               | A ^ -> Y v   | CLKNAND2X4M | 0.204 | 0.160 |   4.231 |    3.777 | 
     | ALU_dut/div_32/FE_RC_281_0               | A v -> Y ^   | NAND2X5M    | 0.162 | 0.148 |   4.379 |    3.925 | 
     | ALU_dut/div_32/FE_RC_280_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   4.558 |    4.104 | 
     | ALU_dut/div_32/FE_RC_283_0               | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   4.676 |    4.223 | 
     | ALU_dut/div_32/FE_RC_287_0               | AN v -> Y v  | NOR2BX8M    | 0.070 | 0.134 |   4.810 |    4.357 | 
     | ALU_dut/div_32/FE_RC_285_0               | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   4.883 |    4.429 | 
     | ALU_dut/div_32/FE_RC_284_0               | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   4.946 |    4.493 | 
     | ALU_dut/div_32/FE_RC_302_0               | B v -> Y ^   | NAND2X6M    | 0.092 | 0.086 |   5.032 |    4.578 | 
     | ALU_dut/div_32/FE_RC_317_0               | A ^ -> Y v   | NAND2X4M    | 0.081 | 0.072 |   5.104 |    4.651 | 
     | ALU_dut/div_32/FE_RC_316_0               | A v -> Y ^   | NAND2X6M    | 0.111 | 0.083 |   5.188 |    4.734 | 
     | ALU_dut/div_32/FE_RC_375_0               | B ^ -> Y v   | CLKNAND2X4M | 0.127 | 0.114 |   5.301 |    4.848 | 
     | ALU_dut/div_32/FE_RC_374_0               | A v -> Y ^   | NAND2X5M    | 0.182 | 0.136 |   5.437 |    4.984 | 
     | ALU_dut/div_32/FE_RC_373_0               | S0 ^ -> Y ^  | MXI2X6M     | 0.275 | 0.166 |   5.603 |    5.150 | 
     | ALU_dut/div_32/FE_RC_371_0               | AN ^ -> Y ^  | NAND2BX8M   | 0.151 | 0.184 |   5.788 |    5.334 | 
     | ALU_dut/div_32/FE_RC_370_0               | A ^ -> Y v   | CLKNAND2X8M | 0.113 | 0.087 |   5.875 |    5.421 | 
     | ALU_dut/div_32/FE_RC_369_0               | A v -> Y ^   | NAND2X4M    | 0.107 | 0.092 |   5.967 |    5.513 | 
     | ALU_dut/div_32/FE_RC_368_0               | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.069 |   6.036 |    5.583 | 
     | ALU_dut/div_32/FE_RC_399_0               | A v -> Y ^   | NAND2X6M    | 0.142 | 0.102 |   6.139 |    5.685 | 
     | ALU_dut/div_32/FE_RC_415_0               | B ^ -> Y v   | NAND3X4M    | 0.167 | 0.147 |   6.285 |    5.831 | 
     | ALU_dut/div_32/FE_RC_436_0               | A0 v -> Y ^  | OAI2B11X4M  | 0.425 | 0.311 |   6.596 |    6.142 | 
     | ALU_dut/div_32/FE_RC_467_0               | A ^ -> Y ^   | AND2X8M     | 0.195 | 0.268 |   6.863 |    6.410 | 
     | ALU_dut/div_32/U54                       | S0 ^ -> Y ^  | CLKMX2X2M   | 0.253 | 0.298 |   7.162 |    6.708 | 
     | ALU_dut/div_32/FE_RC_557_0               | A ^ -> Y v   | CLKNAND2X4M | 0.216 | 0.200 |   7.362 |    6.908 | 
     | ALU_dut/div_32/FE_RC_556_0               | A v -> Y ^   | INVX2M      | 0.113 | 0.120 |   7.482 |    7.028 | 
     | ALU_dut/div_32/FE_RC_555_0               | B ^ -> Y v   | NAND2X4M    | 0.079 | 0.078 |   7.561 |    7.107 | 
     | ALU_dut/div_32/FE_RC_620_0               | A v -> Y ^   | INVX2M      | 0.080 | 0.073 |   7.633 |    7.180 | 
     | ALU_dut/div_32/FE_RC_619_0               | B ^ -> Y v   | CLKNAND2X4M | 0.153 | 0.125 |   7.759 |    7.305 | 
     | ALU_dut/div_32/FE_RC_649_0               | A v -> Y ^   | INVX2M      | 0.100 | 0.100 |   7.859 |    7.405 | 
     | ALU_dut/div_32/FE_RC_643_0               | A0 ^ -> Y v  | AOI2B1X4M   | 0.080 | 0.074 |   7.933 |    7.479 | 
     | ALU_dut/div_32/FE_RC_642_0               | B0 v -> Y ^  | OAI2B1X4M   | 0.178 | 0.063 |   7.996 |    7.543 | 
     | ALU_dut/div_32/FE_RC_641_0               | A ^ -> Y ^   | AND2X8M     | 0.141 | 0.197 |   8.193 |    7.740 | 
     | ALU_dut/div_32/U62                       | S0 ^ -> Y v  | MX2X2M      | 0.109 | 0.244 |   8.437 |    7.983 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.101 | 0.400 |   8.837 |    8.383 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.255 |   9.092 |    8.638 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.104 | 0.255 |   9.347 |    8.894 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.241 |   9.588 |    9.134 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.239 |   9.827 |    9.373 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.091 | 0.237 |  10.064 |    9.610 | 
     | ALU_dut/div_32/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.117 | 0.267 |  10.331 |    9.877 | 
     | ALU_dut/U38                              | B0 v -> Y ^  | AOI222X4M   | 0.454 | 0.351 |  10.682 |   10.228 | 
     | ALU_dut/U91                              | A0N ^ -> Y ^ | AOI2BB2X4M  | 0.146 | 0.218 |  10.900 |   10.447 | 
     | ALU_dut/U88                              | A ^ -> Y v   | NAND3X2M    | 0.170 | 0.098 |  10.998 |   10.545 | 
     | ALU_dut/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.170 | 0.000 |  10.998 |   10.545 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |    0.454 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |    0.486 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |    0.516 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    0.709 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    0.912 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |    0.974 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |    1.243 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |    1.427 | 
     | ALU_dut/\ALU_OUT_reg[0] | CK ^          | SDFFRHQX1M | 0.073 | 0.001 |   0.974 |    1.428 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.974
- Setup                         0.252
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.522
- Arrival Time                  9.313
= Slack Time                    1.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    1.210 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.036 | 0.033 |   0.033 |    1.242 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.029 |   0.062 |    1.272 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.191 | 0.193 |   0.255 |    1.465 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M   | 0.236 | 0.204 |   0.459 |    1.669 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M  | 0.059 | 0.172 |   0.631 |    1.840 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.678 |    1.888 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M  | 0.122 | 0.088 |   0.766 |    1.975 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M  | 0.243 | 0.179 |   0.944 |    2.154 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.204 | 0.428 |   1.373 |    2.582 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.266 | 0.215 |   1.588 |    2.798 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.083 | 0.095 |   1.683 |    2.893 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.252 | 0.189 |   1.872 |    3.082 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.216 |   2.088 |    3.298 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   2.212 |    3.422 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.172 | 0.079 |   2.291 |    3.500 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.228 | 0.182 |   2.473 |    3.683 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.291 | 0.232 |   2.705 |    3.915 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.805 |    4.015 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.256 | 0.256 |   3.061 |    4.271 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.200 | 0.174 |   3.235 |    4.445 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.360 | 0.266 |   3.501 |    4.711 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.116 | 0.113 |   3.614 |    4.824 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.263 | 0.201 |   3.815 |    5.025 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.140 | 0.139 |   3.954 |    5.164 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.125 | 0.116 |   4.071 |    5.281 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.204 | 0.160 |   4.231 |    5.440 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.162 | 0.148 |   4.379 |    5.589 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   4.558 |    5.767 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   4.676 |    5.886 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.070 | 0.134 |   4.810 |    6.020 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   4.883 |    6.093 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   4.946 |    6.156 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.092 | 0.086 |   5.032 |    6.242 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.081 | 0.072 |   5.104 |    6.314 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.111 | 0.083 |   5.188 |    6.397 | 
     | ALU_dut/div_32/FE_RC_375_0       | B ^ -> Y v   | CLKNAND2X4M | 0.127 | 0.114 |   5.301 |    6.511 | 
     | ALU_dut/div_32/FE_RC_374_0       | A v -> Y ^   | NAND2X5M    | 0.182 | 0.136 |   5.437 |    6.647 | 
     | ALU_dut/div_32/FE_RC_373_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.275 | 0.166 |   5.603 |    6.813 | 
     | ALU_dut/div_32/FE_RC_371_0       | AN ^ -> Y ^  | NAND2BX8M   | 0.151 | 0.184 |   5.788 |    6.997 | 
     | ALU_dut/div_32/FE_RC_370_0       | A ^ -> Y v   | CLKNAND2X8M | 0.113 | 0.087 |   5.875 |    7.085 | 
     | ALU_dut/div_32/FE_RC_369_0       | A v -> Y ^   | NAND2X4M    | 0.107 | 0.092 |   5.967 |    7.177 | 
     | ALU_dut/div_32/FE_RC_368_0       | A ^ -> Y v   | NAND2X4M    | 0.087 | 0.069 |   6.036 |    7.246 | 
     | ALU_dut/div_32/FE_RC_399_0       | A v -> Y ^   | NAND2X6M    | 0.142 | 0.102 |   6.139 |    7.348 | 
     | ALU_dut/div_32/FE_RC_415_0       | B ^ -> Y v   | NAND3X4M    | 0.167 | 0.147 |   6.285 |    7.495 | 
     | ALU_dut/div_32/FE_RC_436_0       | A0 v -> Y ^  | OAI2B11X4M  | 0.425 | 0.311 |   6.596 |    7.805 | 
     | ALU_dut/div_32/FE_RC_467_0       | A ^ -> Y ^   | AND2X8M     | 0.195 | 0.268 |   6.863 |    8.073 | 
     | ALU_dut/div_32/U54               | S0 ^ -> Y v  | CLKMX2X2M   | 0.261 | 0.369 |   7.232 |    8.442 | 
     | ALU_dut/div_32/FE_RC_557_0       | A v -> Y ^   | CLKNAND2X4M | 0.156 | 0.157 |   7.389 |    8.599 | 
     | ALU_dut/div_32/FE_RC_556_0       | A ^ -> Y v   | INVX2M      | 0.065 | 0.073 |   7.461 |    8.671 | 
     | ALU_dut/div_32/FE_RC_555_0       | B v -> Y ^   | NAND2X4M    | 0.100 | 0.084 |   7.546 |    8.755 | 
     | ALU_dut/div_32/FE_RC_620_0       | A ^ -> Y v   | INVX2M      | 0.048 | 0.055 |   7.601 |    8.810 | 
     | ALU_dut/div_32/FE_RC_619_0       | B v -> Y ^   | CLKNAND2X4M | 0.099 | 0.075 |   7.675 |    8.885 | 
     | ALU_dut/div_32/FE_RC_649_0       | A ^ -> Y v   | INVX2M      | 0.052 | 0.059 |   7.734 |    8.944 | 
     | ALU_dut/div_32/FE_RC_643_0       | A0 v -> Y ^  | AOI2B1X4M   | 0.182 | 0.140 |   7.874 |    9.084 | 
     | ALU_dut/div_32/FE_RC_642_0       | B0 ^ -> Y v  | OAI2B1X4M   | 0.074 | 0.084 |   7.958 |    9.168 | 
     | ALU_dut/div_32/FE_RC_641_0       | A v -> Y v   | AND2X8M     | 0.087 | 0.176 |   8.134 |    9.344 | 
     | ALU_dut/U41                      | A0N v -> Y v | OAI2BB1X2M  | 0.086 | 0.191 |   8.326 |    9.535 | 
     | ALU_dut/U40                      | C0 v -> Y ^  | AOI221X2M   | 0.537 | 0.339 |   8.665 |    9.875 | 
     | ALU_dut/U39                      | B0 ^ -> Y v  | OAI222X2M   | 0.190 | 0.241 |   8.906 |   10.116 | 
     | ALU_dut/U96                      | C0 v -> Y ^  | AOI221X1M   | 0.352 | 0.238 |   9.144 |   10.354 | 
     | ALU_dut/U93                      | C ^ -> Y v   | NAND3BXLM   | 0.255 | 0.169 |   9.313 |   10.522 | 
     | ALU_dut/\ALU_OUT_reg[1]          | D v          | SDFFRHQX1M  | 0.255 | 0.000 |   9.313 |   10.522 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -1.210 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -1.177 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -1.148 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -0.955 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -0.751 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -0.689 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -0.420 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -0.236 | 
     | ALU_dut/\ALU_OUT_reg[1] | CK ^          | SDFFRHQX1M | 0.073 | 0.001 |   0.974 |   -0.236 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.377
- Arrival Time                  8.351
= Slack Time                    2.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.026 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    2.059 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.029 |   0.062 |    2.088 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    2.281 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    2.485 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    2.657 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.678 |    2.704 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.122 | 0.088 |   0.766 |    2.792 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.243 | 0.179 |   0.944 |    2.970 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    3.766 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.270 | 0.276 |   2.015 |    4.041 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.239 | 0.213 |   2.228 |    4.254 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.093 | 0.176 |   2.404 |    4.430 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.564 |   2.968 |    4.994 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.533 |    5.559 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   4.104 |    6.130 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.670 |    6.697 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.235 |    7.261 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.825 |    7.851 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   6.131 |    8.157 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   6.208 |    8.234 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.401 |   6.609 |    8.636 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.887 |    8.913 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.299 |    9.326 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.410 | 0.297 |   7.596 |    9.622 | 
     | ALU_dut/mult_31/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.127 | 0.148 |   7.744 |    9.770 | 
     | ALU_dut/mult_31/FS_1/U2          | B0N v -> Y v | AOI21BX2M  | 0.068 | 0.189 |   7.933 |    9.960 | 
     | ALU_dut/mult_31/FS_1/U5          | B v -> Y v   | XNOR2X2M   | 0.113 | 0.168 |   8.102 |   10.128 | 
     | ALU_dut/U110                     | A0 v -> Y ^  | AOI22X1M   | 0.251 | 0.165 |   8.266 |   10.292 | 
     | ALU_dut/U109                     | A ^ -> Y v   | NAND2X2M   | 0.085 | 0.085 |   8.351 |   10.377 | 
     | ALU_dut/\ALU_OUT_reg[15]         | D v          | SDFFRQX2M  | 0.085 | 0.000 |   8.351 |   10.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.026 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -1.994 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -1.964 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -1.771 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -1.567 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -1.505 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -1.236 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -1.053 | 
     | ALU_dut/\ALU_OUT_reg[15] | CK ^          | SDFFRQX2M  | 0.073 | 0.002 |   0.975 |   -1.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.378
- Arrival Time                  8.125
= Slack Time                    2.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.253 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    2.286 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.029 |   0.062 |    2.315 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    2.508 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    2.712 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    2.884 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.678 |    2.931 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.122 | 0.088 |   0.766 |    3.019 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.243 | 0.179 |   0.944 |    3.197 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    3.992 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.270 | 0.276 |   2.015 |    4.268 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.239 | 0.213 |   2.228 |    4.481 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.093 | 0.176 |   2.404 |    4.657 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.564 |   2.968 |    5.221 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.533 |    5.786 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   4.104 |    6.357 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.670 |    6.923 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.235 |    7.488 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.825 |    8.078 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   6.131 |    8.384 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   6.208 |    8.461 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.401 |   6.609 |    8.862 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.887 |    9.140 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.299 |    9.552 | 
     | ALU_dut/mult_31/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.410 | 0.297 |   7.596 |    9.849 | 
     | ALU_dut/mult_31/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.163 | 0.268 |   7.864 |   10.117 | 
     | ALU_dut/U118                     | A0 v -> Y ^  | AOI22X1M   | 0.261 | 0.183 |   8.048 |   10.301 | 
     | ALU_dut/U117                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.078 |   8.125 |   10.378 | 
     | ALU_dut/\ALU_OUT_reg[14]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   8.125 |   10.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.253 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -2.220 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -2.191 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -1.998 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -1.794 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -1.732 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -1.463 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -1.280 | 
     | ALU_dut/\ALU_OUT_reg[14] | CK ^          | SDFFRQX2M  | 0.073 | 0.002 |   0.975 |   -1.278 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.378
- Arrival Time                  7.713
= Slack Time                    2.666
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.666 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    2.698 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.029 |   0.062 |    2.728 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    2.921 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    3.124 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    3.296 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.678 |    3.344 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.122 | 0.088 |   0.766 |    3.431 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.243 | 0.179 |   0.944 |    3.610 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    4.405 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.270 | 0.276 |   2.015 |    4.681 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.239 | 0.213 |   2.228 |    4.893 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.093 | 0.176 |   2.404 |    5.069 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.564 |   2.968 |    5.633 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.533 |    6.198 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   4.104 |    6.770 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.671 |    7.336 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.235 |    7.900 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.825 |    8.490 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   6.131 |    8.797 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   6.208 |    8.874 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.401 |   6.609 |    9.275 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.887 |    9.553 | 
     | ALU_dut/mult_31/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.143 | 0.412 |   7.299 |    9.965 | 
     | ALU_dut/mult_31/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.126 | 0.163 |   7.462 |   10.128 | 
     | ALU_dut/U122                     | A0 v -> Y ^  | AOI22X1M   | 0.259 | 0.173 |   7.635 |   10.301 | 
     | ALU_dut/U121                     | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.077 |   7.713 |   10.378 | 
     | ALU_dut/\ALU_OUT_reg[13]         | D v          | SDFFRQX2M  | 0.079 | 0.000 |   7.713 |   10.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.666 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -2.633 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -2.604 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -2.410 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -2.207 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -2.145 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -1.876 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -1.692 | 
     | ALU_dut/\ALU_OUT_reg[13] | CK ^          | SDFFRQX2M  | 0.073 | 0.002 |   0.975 |   -1.690 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.378
- Arrival Time                  7.398
= Slack Time                    2.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |              |            |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.980 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.013 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.042 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.236 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    3.439 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    3.611 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M | 0.039 | 0.047 |   0.678 |    3.658 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M | 0.122 | 0.088 |   0.766 |    3.746 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M | 0.243 | 0.179 |   0.944 |    3.925 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    4.720 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v   | INVX2M     | 0.270 | 0.276 |   2.015 |    4.995 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^   | NOR2X1M    | 0.239 | 0.213 |   2.228 |    5.208 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^   | AND2X2M    | 0.093 | 0.176 |   2.404 |    5.384 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^  | ADDFX2M    | 0.130 | 0.564 |   2.968 |    5.948 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^  | ADDFX2M    | 0.121 | 0.565 |   3.533 |    6.513 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.571 |   4.104 |    7.085 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.566 |   4.671 |    7.651 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   5.235 |    8.215 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v   | ADDFX2M    | 0.154 | 0.590 |   5.825 |    8.805 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^   | CLKXOR2X2M | 0.105 | 0.306 |   6.131 |    9.111 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v   | NOR2X1M    | 0.072 | 0.077 |   6.208 |    9.188 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v  | OA21X1M    | 0.140 | 0.401 |   6.609 |    9.590 | 
     | ALU_dut/mult_31/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.114 | 0.278 |   6.887 |    9.867 | 
     | ALU_dut/mult_31/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.114 | 0.255 |   7.142 |   10.122 | 
     | ALU_dut/U120                     | A0 v -> Y ^  | AOI22X1M   | 0.271 | 0.177 |   7.319 |   10.299 | 
     | ALU_dut/U119                     | A ^ -> Y v   | NAND2X2M   | 0.081 | 0.079 |   7.398 |   10.378 | 
     | ALU_dut/\ALU_OUT_reg[12]         | D v          | SDFFRQX2M  | 0.081 | 0.000 |   7.398 |   10.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -2.980 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -2.948 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -2.918 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -2.725 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -2.522 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -2.460 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -2.191 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -2.007 | 
     | ALU_dut/\ALU_OUT_reg[12] | CK ^          | SDFFRQX2M  | 0.073 | 0.002 |   0.975 |   -2.005 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[1][2] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.977
- Setup                         0.223
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.554
- Arrival Time                  7.552
= Slack Time                    3.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |              |             |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^    |             | 0.000 |       |   0.000 |    3.002 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v   | CLKINVX40M  | 0.036 | 0.033 |   0.033 |    3.035 | 
     | REF_CLK__L2_I0                   | A v -> Y ^   | CLKINVX40M  | 0.020 | 0.029 |   0.062 |    3.064 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^  | AO2B2X4M    | 0.191 | 0.193 |   0.255 |    3.257 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v   | CLKINVX3M   | 0.236 | 0.204 |   0.459 |    3.461 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v   | CLKBUFX40M  | 0.059 | 0.172 |   0.631 |    3.633 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^   | CLKINVX40M  | 0.039 | 0.047 |   0.678 |    3.680 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v   | CLKINVX32M  | 0.122 | 0.088 |   0.766 |    3.768 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^   | CLKINVX12M  | 0.243 | 0.179 |   0.944 |    3.946 | 
     | Reg_file_dut/\reg_file_reg[1][2] | CK ^ -> Q v  | SDFFRHQX4M  | 0.204 | 0.428 |   1.373 |    4.375 | 
     | ALU_dut/div_32/U29               | A v -> Y ^   | INVX12M     | 0.266 | 0.215 |   1.588 |    4.590 | 
     | ALU_dut/div_32/FE_RC_12_0        | A ^ -> Y v   | INVX2M      | 0.083 | 0.095 |   1.683 |    4.685 | 
     | ALU_dut/div_32/FE_RC_30_0        | B v -> Y ^   | NOR2X3M     | 0.252 | 0.189 |   1.872 |    4.874 | 
     | ALU_dut/div_32/FE_RC_29_0        | A ^ -> Y v   | NAND4X6M    | 0.275 | 0.216 |   2.089 |    5.090 | 
     | ALU_dut/div_32/FE_RC_61_0        | A v -> Y ^   | INVX2M      | 0.115 | 0.123 |   2.212 |    5.214 | 
     | ALU_dut/div_32/FE_RC_60_0        | A ^ -> Y v   | NAND3X3M    | 0.172 | 0.079 |   2.291 |    5.293 | 
     | ALU_dut/div_32/FE_RC_59_0        | B v -> Y ^   | NAND3BX2M   | 0.228 | 0.182 |   2.473 |    5.475 | 
     | ALU_dut/div_32/FE_RC_95_0        | B ^ -> Y v   | NAND2X2M    | 0.291 | 0.232 |   2.705 |    5.707 | 
     | ALU_dut/div_32/FE_RC_98_0        | A v -> Y ^   | NAND2X4M    | 0.093 | 0.100 |   2.805 |    5.807 | 
     | ALU_dut/div_32/FE_RC_97_0        | A1N ^ -> Y ^ | OAI2B1X4M   | 0.256 | 0.256 |   3.061 |    6.063 | 
     | ALU_dut/div_32/FE_RC_170_0       | B ^ -> Y v   | NAND2X2M    | 0.200 | 0.174 |   3.235 |    6.237 | 
     | ALU_dut/div_32/FE_RC_226_0       | B v -> Y ^   | NAND2X2M    | 0.360 | 0.266 |   3.501 |    6.503 | 
     | ALU_dut/div_32/FE_RC_168_0       | A ^ -> Y v   | NOR2X4M     | 0.116 | 0.113 |   3.614 |    6.616 | 
     | ALU_dut/div_32/FE_RC_173_0       | A0 v -> Y ^  | OAI2B1X2M   | 0.263 | 0.201 |   3.815 |    6.817 | 
     | ALU_dut/div_32/FE_RC_166_0       | B ^ -> Y v   | NAND2X3M    | 0.140 | 0.139 |   3.954 |    6.956 | 
     | ALU_dut/div_32/FE_RC_236_0       | B v -> Y ^   | NAND2BX2M   | 0.125 | 0.116 |   4.071 |    7.073 | 
     | ALU_dut/div_32/FE_RC_282_0       | A ^ -> Y v   | CLKNAND2X4M | 0.204 | 0.160 |   4.231 |    7.233 | 
     | ALU_dut/div_32/FE_RC_281_0       | A v -> Y ^   | NAND2X5M    | 0.162 | 0.148 |   4.379 |    7.381 | 
     | ALU_dut/div_32/FE_RC_280_0       | S0 ^ -> Y ^  | MXI2X6M     | 0.326 | 0.179 |   4.558 |    7.560 | 
     | ALU_dut/div_32/FE_RC_283_0       | A ^ -> Y v   | NAND2X8M    | 0.123 | 0.119 |   4.677 |    7.678 | 
     | ALU_dut/div_32/FE_RC_287_0       | AN v -> Y v  | NOR2BX8M    | 0.070 | 0.134 |   4.810 |    7.812 | 
     | ALU_dut/div_32/FE_RC_285_0       | B v -> Y ^   | NAND2X4M    | 0.077 | 0.073 |   4.883 |    7.885 | 
     | ALU_dut/div_32/FE_RC_284_0       | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.063 |   4.946 |    7.948 | 
     | ALU_dut/div_32/FE_RC_302_0       | B v -> Y ^   | NAND2X6M    | 0.092 | 0.086 |   5.032 |    8.034 | 
     | ALU_dut/div_32/FE_RC_317_0       | A ^ -> Y v   | NAND2X4M    | 0.081 | 0.072 |   5.104 |    8.106 | 
     | ALU_dut/div_32/FE_RC_316_0       | A v -> Y ^   | NAND2X6M    | 0.111 | 0.083 |   5.188 |    8.190 | 
     | ALU_dut/div_32/FE_RC_396_0       | A ^ -> Y v   | CLKNAND2X4M | 0.130 | 0.112 |   5.300 |    8.302 | 
     | ALU_dut/div_32/FE_RC_340_0       | B v -> Y ^   | NAND2X6M    | 0.149 | 0.131 |   5.430 |    8.432 | 
     | ALU_dut/div_32/U50               | S0 ^ -> Y v  | CLKMX2X2M   | 0.205 | 0.314 |   5.745 |    8.747 | 
     | ALU_dut/div_32/FE_RC_403_0       | AN v -> Y v  | NOR2BX4M    | 0.063 | 0.179 |   5.924 |    8.926 | 
     | ALU_dut/div_32/FE_RC_402_0       | A v -> Y ^   | INVX2M      | 0.222 | 0.148 |   6.072 |    9.074 | 
     | ALU_dut/div_32/FE_RC_442_0       | A ^ -> Y v   | INVX2M      | 0.078 | 0.082 |   6.154 |    9.156 | 
     | ALU_dut/div_32/FE_RC_441_0       | A v -> Y ^   | NAND2X4M    | 0.117 | 0.089 |   6.243 |    9.245 | 
     | ALU_dut/div_32/FE_RC_440_0       | A ^ -> Y v   | NAND2X4M    | 0.083 | 0.081 |   6.324 |    9.326 | 
     | ALU_dut/div_32/FE_RC_439_0       | A v -> Y ^   | CLKNAND2X4M | 0.079 | 0.066 |   6.390 |    9.392 | 
     | ALU_dut/div_32/FE_RC_436_0       | B0 ^ -> Y v  | OAI2B11X4M  | 0.206 | 0.148 |   6.538 |    9.540 | 
     | ALU_dut/div_32/FE_RC_467_0       | A v -> Y v   | AND2X8M     | 0.108 | 0.234 |   6.771 |    9.773 | 
     | ALU_dut/U44                      | A0 v -> Y ^  | AOI22X1M    | 0.270 | 0.180 |   6.951 |    9.953 | 
     | ALU_dut/U43                      | B0 ^ -> Y v  | OAI21X2M    | 0.153 | 0.131 |   7.082 |   10.084 | 
     | ALU_dut/U102                     | A1 v -> Y ^  | AOI222X4M   | 0.491 | 0.331 |   7.413 |   10.415 | 
     | ALU_dut/U99                      | B ^ -> Y v   | NAND3BX2M   | 0.146 | 0.139 |   7.552 |   10.554 | 
     | ALU_dut/\ALU_OUT_reg[2]          | D v          | SDFFRHQX1M  | 0.146 | 0.000 |   7.552 |   10.554 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.002 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -2.969 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -2.940 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -2.747 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -2.543 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -2.481 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -2.212 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -2.029 | 
     | ALU_dut/\ALU_OUT_reg[2] | CK ^          | SDFFRHQX1M | 0.073 | 0.003 |   0.977 |   -2.025 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.398
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.377
- Arrival Time                  7.046
= Slack Time                    3.331
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.331 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.364 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.393 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.587 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    3.790 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    3.962 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.009 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.097 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.243 | 0.179 |   0.944 |    4.276 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    5.071 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.270 | 0.276 |   2.015 |    5.346 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.239 | 0.213 |   2.228 |    5.559 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.093 | 0.176 |   2.404 |    5.735 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.564 |   2.968 |    6.299 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   3.533 |    6.864 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.131 | 0.571 |   4.104 |    7.436 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.671 |    8.002 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   5.235 |    8.566 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.590 |   5.825 |    9.156 | 
     | ALU_dut/mult_31/U11              | B v -> Y ^  | CLKXOR2X2M | 0.105 | 0.306 |   6.131 |    9.463 | 
     | ALU_dut/mult_31/FS_1/U33         | B ^ -> Y v  | NOR2X1M    | 0.072 | 0.077 |   6.208 |    9.540 | 
     | ALU_dut/mult_31/FS_1/U31         | A1 v -> Y v | OA21X1M    | 0.140 | 0.401 |   6.609 |    9.941 | 
     | ALU_dut/mult_31/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.153 | 0.178 |   6.787 |   10.119 | 
     | ALU_dut/U126                     | A0 v -> Y ^ | AOI22X1M   | 0.254 | 0.177 |   6.964 |   10.296 | 
     | ALU_dut/U125                     | A ^ -> Y v  | NAND2X2M   | 0.083 | 0.082 |   7.046 |   10.377 | 
     | ALU_dut/\ALU_OUT_reg[11]         | D v         | SDFFRQX2M  | 0.083 | 0.000 |   7.046 |   10.377 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.331 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.299 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.269 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.076 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -2.873 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -2.811 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -2.542 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -2.358 | 
     | ALU_dut/\ALU_OUT_reg[11] | CK ^          | SDFFRQX2M  | 0.073 | 0.002 |   0.975 |   -2.356 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.975
- Setup                         0.397
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.377
- Arrival Time                  6.904
= Slack Time                    3.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.473 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.506 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.535 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.728 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    3.932 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.104 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.151 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.239 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.243 | 0.179 |   0.944 |    4.417 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    5.213 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.270 | 0.276 |   2.015 |    5.488 | 
     | ALU_dut/mult_31/U106             | B v -> Y ^  | NOR2X1M    | 0.239 | 0.213 |   2.228 |    5.701 | 
     | ALU_dut/mult_31/U3               | B ^ -> Y ^  | AND2X2M    | 0.093 | 0.176 |   2.404 |    5.877 | 
     | ALU_dut/mult_31/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.564 |   2.968 |    6.441 | 
     | ALU_dut/mult_31/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.565 |   3.533 |    7.006 | 
     | ALU_dut/mult_31/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.131 | 0.571 |   4.104 |    7.577 | 
     | ALU_dut/mult_31/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.566 |   4.670 |    8.144 | 
     | ALU_dut/mult_31/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   5.235 |    8.708 | 
     | ALU_dut/mult_31/S4_3             | B ^ -> S v  | ADDFX2M    | 0.154 | 0.590 |   5.825 |    9.298 | 
     | ALU_dut/mult_31/U11              | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.270 |   6.094 |    9.567 | 
     | ALU_dut/mult_31/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.217 | 0.173 |   6.267 |    9.740 | 
     | ALU_dut/mult_31/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.119 | 0.170 |   6.437 |    9.910 | 
     | ALU_dut/mult_31/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.095 | 0.221 |   6.658 |   10.131 | 
     | ALU_dut/U124                     | A0 v -> Y ^ | AOI22X1M   | 0.262 | 0.168 |   6.826 |   10.299 | 
     | ALU_dut/U123                     | A ^ -> Y v  | NAND2X2M   | 0.080 | 0.079 |   6.904 |   10.377 | 
     | ALU_dut/\ALU_OUT_reg[10]         | D v         | SDFFRQX2M  | 0.080 | 0.000 |   6.904 |   10.377 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |               |            |       |       |  Time   |   Time   | 
     |--------------------------+---------------+------------+-------+-------+---------+----------| 
     |                          | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.473 | 
     | REF_CLK__L1_I0           | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.440 | 
     | REF_CLK__L2_I0           | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.411 | 
     | U0_mux2X1/U1             | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.218 | 
     | REF_CLK_M__L1_I0         | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.014 | 
     | REF_CLK_M__L2_I0         | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -2.952 | 
     | CLK_GATE_dut/ICG_DUT     | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -2.683 | 
     | ALU_CLK__L1_I0           | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -2.500 | 
     | ALU_dut/\ALU_OUT_reg[10] | CK ^          | SDFFRQX2M  | 0.073 | 0.001 |   0.975 |   -2.498 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.935
- Setup                         0.392
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.343
- Arrival Time                  6.675
= Slack Time                    3.668
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.668 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.701 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.730 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.923 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.127 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.299 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.346 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.434 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.618 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.073 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.211 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    5.962 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.073 |    6.741 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.964 | 0.669 |   3.742 |    7.410 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.375 | 0.410 |   4.152 |    7.820 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.144 | 0.154 |   4.306 |    7.974 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.734 | 0.488 |   4.794 |    8.462 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.236 | 0.233 |   5.027 |    8.695 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.926 | 0.572 |   5.598 |    9.267 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U400             | S0 ^ -> Y v | MX4X1M     | 0.264 | 0.616 |   6.215 |    9.883 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U417             | D v -> Y v  | MX4X1M     | 0.178 | 0.460 |   6.674 |   10.342 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | D v         | SDFFRQX2M  | 0.178 | 0.000 |   6.675 |   10.343 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.668 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.635 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.606 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.413 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.209 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.038 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -2.990 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.902 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -2.739 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] | CK ^        | SDFFRQX2M  | 0.221 | 0.006 |   0.935 |   -2.733 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  6.680
= Slack Time                    3.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.682 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.715 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.744 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.938 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.141 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.313 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.360 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.448 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.632 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.087 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.226 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    5.976 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.755 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.037 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.413 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.698 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.957 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.165 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.308 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.442 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.700 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.859 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.353 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.576 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.153 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U164                | B0 ^ -> Y v | OAI2BB2X1M | 0.218 | 0.209 |   6.679 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | D v         | SDFFRQX2M  | 0.218 | 0.000 |   6.680 |   10.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.682 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.650 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.620 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.427 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.224 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.052 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.004 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.917 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.731 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.724 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.396
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.333
- Arrival Time                  6.650
= Slack Time                    3.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.683 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.716 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.745 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.938 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.142 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.314 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.361 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.449 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.633 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.088 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.226 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    5.977 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.756 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.038 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.414 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.698 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.958 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.166 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.308 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.443 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.701 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.860 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.195 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.354 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.576 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.154 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U115                | B0 ^ -> Y v | OAI2BB2X1M | 0.197 | 0.179 |   6.650 |   10.333 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | D v         | SDFFRQX2M  | 0.197 | 0.000 |   6.650 |   10.333 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.683 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.651 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.621 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.428 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.224 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.053 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.005 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.918 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.757 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -2.754 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.337
- Arrival Time                  6.638
= Slack Time                    3.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.699 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.732 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.761 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.955 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.158 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.330 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.377 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.465 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.649 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.104 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.243 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    5.993 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.772 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.054 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.430 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.715 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.974 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.182 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.325 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.460 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.717 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.876 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.211 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.371 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.593 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.170 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U329                | B0 ^ -> Y v | OAI2BB2X1M | 0.185 | 0.167 |   6.638 |   10.337 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | D v         | SDFFRQX2M  | 0.185 | 0.000 |   6.638 |   10.337 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.700 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.667 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.638 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.444 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.241 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.069 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.022 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.934 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.774 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.006 |   0.931 |   -2.768 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.337
- Arrival Time                  6.636
= Slack Time                    3.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.701 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.734 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.763 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.956 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.160 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.332 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.379 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.467 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.651 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.105 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.244 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    5.995 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.773 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.056 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.432 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.716 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.976 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.184 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.326 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.461 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.718 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.878 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.594 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.172 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U330                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.165 |   6.635 |   10.337 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   6.636 |   10.337 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.701 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.668 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.639 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.446 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.242 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.070 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.023 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.935 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.775 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -2.771 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.660
= Slack Time                    3.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.706 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.738 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.768 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.961 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.165 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.336 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.384 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.472 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.656 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.110 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.249 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.000 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.778 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.061 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.436 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.721 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.980 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.188 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.331 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.466 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.723 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.883 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.217 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.377 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.599 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.177 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U332                | B0 ^ -> Y v | OAI2BB2X1M | 0.201 | 0.189 |   6.660 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | D v         | SDFFRQX2M  | 0.201 | 0.000 |   6.660 |   10.366 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.706 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.673 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.644 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.451 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.247 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.075 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.028 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.940 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.754 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.748 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.339
- Arrival Time                  6.623
= Slack Time                    3.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.716 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.748 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.778 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.971 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.175 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.346 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.394 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.482 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.666 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.120 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.259 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.010 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.788 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.071 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.446 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.731 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.990 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.198 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.341 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.733 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.893 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.227 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.387 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.609 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.187 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U116                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.152 |   6.623 |   10.339 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | D v         | SDFFRQX2M  | 0.173 | 0.000 |   6.623 |   10.339 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.716 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.683 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.654 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.461 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.257 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.085 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.038 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.950 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.790 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] | CK ^        | SDFFRQX2M  | 0.218 | 0.005 |   0.931 |   -2.785 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  6.642
= Slack Time                    3.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.720 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.752 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.782 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.975 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.179 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.350 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.398 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.486 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.670 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.124 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.263 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.014 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.792 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.450 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.735 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.994 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.202 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.345 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.737 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.897 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.231 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.391 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.613 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U363                | B0 ^ -> Y v | OAI2BB2X1M | 0.186 | 0.171 |   6.642 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | D v         | SDFFRQX2M  | 0.186 | 0.000 |   6.642 |   10.362 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.720 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.687 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.658 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.465 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.261 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.089 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.042 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.954 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.768 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.000 |   0.952 |   -2.768 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[1] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.342
- Arrival Time                  6.621
= Slack Time                    3.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.721 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.753 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.783 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.976 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.180 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.351 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.399 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.486 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.671 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.125 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.264 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.014 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.073 |    6.793 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.964 | 0.669 |   3.742 |    7.463 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.375 | 0.410 |   4.152 |    7.873 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.144 | 0.154 |   4.306 |    8.027 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.734 | 0.488 |   4.794 |    8.515 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.236 | 0.233 |   5.027 |    8.747 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.926 | 0.572 |   5.598 |    9.319 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U411             | S0 ^ -> Y v | MX4X1M     | 0.235 | 0.591 |   6.190 |    9.910 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U409             | D v -> Y v  | MX4X1M     | 0.159 | 0.431 |   6.621 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | D v         | SDFFRQX2M  | 0.159 | 0.000 |   6.621 |   10.342 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.721 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.688 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.659 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.465 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.262 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.090 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.043 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.955 | 
     | REF_CLK_M__L5_I0                                | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.795 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -2.790 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.359
- Arrival Time                  6.638
= Slack Time                    3.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.721 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.753 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.783 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.976 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.180 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.351 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.399 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.486 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.671 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.125 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.264 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.015 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.793 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.075 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.451 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.736 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    7.995 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.203 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.346 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.481 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.738 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.898 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.232 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.392 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.614 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U331                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.167 |   6.638 |   10.359 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   6.638 |   10.359 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.721 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.688 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.659 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.466 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.262 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.090 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.043 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.955 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.779 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -2.772 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.934
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.347
- Arrival Time                  6.623
= Slack Time                    3.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.724 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.756 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.786 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.979 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.183 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.354 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.402 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.490 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.674 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.128 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.267 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.018 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.796 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.964 | 0.669 |   3.742 |    7.466 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.375 | 0.410 |   4.152 |    7.876 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.144 | 0.154 |   4.306 |    8.030 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.734 | 0.488 |   4.794 |    8.518 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.236 | 0.233 |   5.026 |    8.750 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.926 | 0.572 |   5.598 |    9.322 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U399             | S0 ^ -> Y v | MX4X1M     | 0.238 | 0.594 |   6.192 |    9.916 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U413             | D v -> Y v  | MX4X1M     | 0.157 | 0.431 |   6.622 |   10.346 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | D v         | SDFFRQX2M  | 0.157 | 0.000 |   6.623 |   10.347 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.724 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.691 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.662 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.469 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.265 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.093 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.046 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.958 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -2.795 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] | CK ^        | SDFFRQX2M  | 0.221 | 0.005 |   0.934 |   -2.789 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.359
- Arrival Time                  6.634
= Slack Time                    3.726
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.726 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.758 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.788 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.981 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.184 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.356 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.404 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.491 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.675 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.130 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.269 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.019 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.798 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.080 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.456 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.741 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.000 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.208 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.351 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.743 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.902 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.237 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.397 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.619 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.196 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U163                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.163 |   6.633 |   10.359 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   6.634 |   10.359 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.726 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.693 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.664 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.470 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.267 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.095 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.048 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.960 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.783 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -2.777 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[3][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.393
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.338
- Arrival Time                  6.610
= Slack Time                    3.728
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.728 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.760 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.790 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.983 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.187 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.358 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.406 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.493 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.678 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.132 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.271 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.021 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.800 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.082 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.458 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.743 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.002 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.210 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.353 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.745 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.904 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.239 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.399 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.884 |    9.612 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.174 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U326                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.164 |   6.610 |   10.338 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | D v         | SDFFRQX2M  | 0.180 | 0.000 |   6.610 |   10.338 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.728 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.695 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.666 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.472 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.269 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.097 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.050 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.962 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.802 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.005 |   0.931 |   -2.797 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.360
- Arrival Time                  6.629
= Slack Time                    3.731
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.731 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.764 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.793 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.986 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.190 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.362 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.409 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.497 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.681 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.135 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.274 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.025 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.804 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.086 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.462 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.746 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.006 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.214 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.356 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.491 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.749 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.908 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.243 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.402 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.624 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U361                | B0 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.158 |   6.629 |   10.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | D v         | SDFFRQX2M  | 0.177 | 0.000 |   6.629 |   10.360 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.731 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.699 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.669 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.476 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.272 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.101 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.053 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.965 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.789 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -2.782 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.370
- Arrival Time                  6.636
= Slack Time                    3.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.734 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.766 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.796 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.989 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.192 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.364 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.412 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.499 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.683 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.138 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.277 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.027 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.806 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.088 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.464 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.749 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.008 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.216 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.359 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.494 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.751 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.910 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.245 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.405 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.627 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.204 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U364                | B0 ^ -> Y v | OAI2BB2X1M | 0.180 | 0.165 |   6.636 |   10.370 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | D v         | SDFFRQX2M  | 0.180 | 0.000 |   6.636 |   10.370 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.734 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.701 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.672 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.478 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.275 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.103 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.056 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.968 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.782 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.776 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  6.626
= Slack Time                    3.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.735 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.767 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.797 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.990 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.194 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.365 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.413 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.500 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.685 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.139 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.278 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.029 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.807 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.089 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.465 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.750 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.009 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.217 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.360 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.495 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.752 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.912 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.246 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.406 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.628 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.205 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U362                | B0 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.155 |   6.626 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | D v         | SDFFRQX2M  | 0.174 | 0.000 |   6.626 |   10.361 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.735 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.702 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.673 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.480 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.276 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.104 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.057 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.969 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.793 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -2.786 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  6.628
= Slack Time                    3.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.737 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.769 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.799 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.992 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.196 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.367 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.415 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.502 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.687 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.141 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.280 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.030 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.809 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.091 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.467 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.752 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.011 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.219 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.362 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.497 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.754 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.913 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.248 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.408 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.207 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U139                | B0 ^ -> Y v | OAI2BB2X1M | 0.175 | 0.157 |   6.628 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | D v         | SDFFRQX2M  | 0.175 | 0.000 |   6.628 |   10.365 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.737 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.704 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.675 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.482 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.278 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.106 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.059 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.971 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.789 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -2.784 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_
reg[4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D (v) checked with 
leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                (^) triggered by 
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.935
- Setup                         0.394
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.342
- Arrival Time                  6.601
= Slack Time                    3.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.740 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.773 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.802 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.996 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.199 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.371 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.418 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.506 | 
     | REF_CLK_M__L5_I5                                | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.690 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.145 | 
     | Rst_Sync_D1_dut/U6                              | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.284 | 
     | U5_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.034 | 
     | FE_OFC10_RST_D1_M                               | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.813 | 
     | FE_OFC12_RST_D1_M                               | A ^ -> Y ^  | BUFX8M     | 0.964 | 0.669 |   3.742 |    7.482 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U9           | A ^ -> Y v  | CLKINVX2M  | 0.375 | 0.410 |   4.152 |    7.892 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U20          | B v -> Y ^  | NOR2X2M    | 0.144 | 0.154 |   4.306 |    8.046 | 
     | ASYNC_FIFO_dut/U4                               | A ^ -> Y ^  | BUFX2M     | 0.734 | 0.488 |   4.794 |    8.534 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U55              | A ^ -> Y v  | INVX2M     | 0.236 | 0.233 |   5.027 |    8.767 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U6               | A v -> Y ^  | INVX4M     | 0.926 | 0.572 |   5.598 |    9.339 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U401             | S0 ^ -> Y v | MX4X1M     | 0.197 | 0.556 |   6.155 |    9.895 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U421             | D v -> Y v  | MX4X1M     | 0.185 | 0.446 |   6.601 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | D v         | SDFFRQX2M  | 0.185 | 0.001 |   6.601 |   10.342 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.740 | 
     | REF_CLK__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.708 | 
     | REF_CLK__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.678 | 
     | U0_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.485 | 
     | REF_CLK_M__L1_I0                                | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.281 | 
     | REF_CLK_M__L2_I1                                | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.110 | 
     | REF_CLK_M__L3_I0                                | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.062 | 
     | REF_CLK_M__L4_I0                                | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.975 | 
     | REF_CLK_M__L5_I2                                | A v -> Y ^  | CLKINVX12M | 0.221 | 0.163 |   0.929 |   -2.811 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] | CK ^        | SDFFRQX2M  | 0.221 | 0.006 |   0.935 |   -2.805 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.932
- Setup                         0.391
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.341
- Arrival Time                  6.601
= Slack Time                    3.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.741 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.773 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.803 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.996 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.200 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.371 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.419 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.506 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.691 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.145 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.284 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.034 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.813 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.095 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.471 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.756 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.015 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.223 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.366 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.501 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.758 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.917 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.252 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.412 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.884 |    9.625 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.187 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U325                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.155 |   6.601 |   10.341 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   6.601 |   10.341 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.741 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.708 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.679 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.485 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.282 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.110 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.063 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.975 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.815 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.007 |   0.932 |   -2.808 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  6.623
= Slack Time                    3.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.742 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.775 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.804 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.997 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.201 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.373 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.420 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.508 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.692 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.147 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.285 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.036 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.815 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.097 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.473 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.757 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.017 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.225 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.502 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.919 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.413 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U140                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.152 |   6.623 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   6.623 |   10.365 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.742 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.710 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.680 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.487 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.283 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.112 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.064 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.977 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.794 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.004 |   0.953 |   -2.790 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.623
= Slack Time                    3.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.742 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.775 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.804 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    3.998 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.201 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.373 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.420 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.508 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.692 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.147 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.286 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.036 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.815 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.097 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.473 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.758 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.017 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.225 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.368 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.503 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.760 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.919 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.254 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.414 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.636 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.213 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U138                | B0 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.152 |   6.623 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | D v         | SDFFRQX2M  | 0.171 | 0.000 |   6.623 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.743 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.710 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.681 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.487 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.284 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.112 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.065 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.977 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.794 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -2.790 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[0][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.930
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.340
- Arrival Time                  6.594
= Slack Time                    3.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.745 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.778 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.807 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.000 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.204 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.376 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.423 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.511 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.695 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.150 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.288 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.039 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.818 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.100 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.476 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.760 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.020 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.228 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.370 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.505 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.763 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.922 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.257 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.416 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.630 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.191 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U113                | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.148 |   6.594 |   10.340 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | D v         | SDFFRQX2M  | 0.167 | 0.000 |   6.594 |   10.340 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.745 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.713 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.683 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.490 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.286 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.115 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.067 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.980 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.819 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.004 |   0.930 |   -2.815 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  6.616
= Slack Time                    3.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.746 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.779 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.808 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.001 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.205 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.377 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.424 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.512 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.696 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.150 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.289 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.040 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.819 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.101 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.477 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.761 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.021 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.229 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.371 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.506 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.764 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.923 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.258 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.417 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.631 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.192 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U133                | B0 ^ -> Y v | OAI2BB2X1M | 0.184 | 0.170 |   6.616 |   10.362 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | D v         | SDFFRQX2M  | 0.184 | 0.000 |   6.616 |   10.362 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.746 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.714 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.684 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.491 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.287 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.116 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.068 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.981 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.798 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.004 |   0.952 |   -2.794 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[7][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.951
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  6.613
= Slack Time                    3.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.748 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.780 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.810 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.003 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.207 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.378 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.426 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.513 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.698 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.152 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.291 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.041 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.820 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.102 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.478 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.763 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.022 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.230 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.373 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.508 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.765 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.924 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.259 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.419 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.884 |    9.632 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U136                | B0 ^ -> Y v | OAI2BB2X1M | 0.182 | 0.167 |   6.613 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | D v         | SDFFRQX2M  | 0.182 | 0.000 |   6.613 |   10.361 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.748 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.715 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.686 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.493 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.289 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.117 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.070 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.982 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.799 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.002 |   0.951 |   -2.797 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[4][3] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.387
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.617
= Slack Time                    3.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.749 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.782 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.811 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.004 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.208 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.380 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.427 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.515 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.699 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.154 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.292 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.822 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.104 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.764 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.024 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.232 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.374 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.509 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.926 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.261 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.420 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U100                | B1 v -> Y ^ | AOI22X1M   | 0.225 | 0.222 |   5.893 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC3_n23         | A ^ -> Y ^  | BUFX2M     | 0.872 | 0.577 |   6.471 |   10.220 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U137                | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.146 |   6.617 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | D v         | SDFFRQX2M  | 0.167 | 0.000 |   6.617 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.749 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.717 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.687 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.494 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.290 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.119 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.071 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.984 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.801 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -2.796 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[9][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.945
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.356
- Arrival Time                  6.607
= Slack Time                    3.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.750 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.782 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.812 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.005 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.208 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.380 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.428 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.515 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.699 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.154 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.293 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.043 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.822 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.104 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.480 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.765 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.024 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.232 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.375 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.510 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.767 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.926 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.261 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.421 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.634 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.196 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U327                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.161 |   6.607 |   10.356 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | D v         | SDFFRQX2M  | 0.176 | 0.000 |   6.607 |   10.356 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.750 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.717 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.688 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.494 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.291 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.119 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.072 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.984 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.807 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] | CK ^        | SDFFRQX2M  | 0.237 | 0.003 |   0.945 |   -2.804 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[1][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.934
- Setup                         0.390
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.344
- Arrival Time                  6.593
= Slack Time                    3.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.751 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.783 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.813 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.006 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.209 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.381 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.429 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.516 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.700 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.155 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.294 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.044 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.823 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.105 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.481 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.766 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.025 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.233 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.376 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.511 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.768 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.927 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.262 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.422 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.635 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.197 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U114                | B0 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.147 |   6.593 |   10.344 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | D v         | SDFFRQX2M  | 0.165 | 0.000 |   6.593 |   10.344 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.751 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.718 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.689 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.495 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.292 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.120 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.073 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.985 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.825 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] | CK ^        | SDFFRQX2M  | 0.218 | 0.008 |   0.934 |   -2.817 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[10][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.946
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.358
- Arrival Time                  6.603
= Slack Time                    3.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.756 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.788 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.818 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.011 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.214 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.386 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.434 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.521 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.705 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.160 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.299 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.049 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.828 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.110 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.486 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.771 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.030 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.238 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.381 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.516 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.773 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.932 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.267 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.427 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.640 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.202 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U357                | B0 ^ -> Y v | OAI2BB2X1M | 0.172 | 0.157 |   6.603 |   10.358 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | D v         | SDFFRQX2M  | 0.172 | 0.000 |   6.603 |   10.358 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.756 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.723 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.694 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.500 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.297 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.125 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.078 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.990 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.813 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2 | CK ^        | SDFFRQX2M  | 0.237 | 0.004 |   0.946 |   -2.809 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.949
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.361
- Arrival Time                  6.604
= Slack Time                    3.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.757 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.790 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.819 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.012 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.216 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.388 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.435 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.523 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.707 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.162 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.300 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.051 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.830 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.112 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.488 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.772 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.032 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.240 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.382 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.517 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.775 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.934 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.269 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.428 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.642 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.203 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U358                | B0 ^ -> Y v | OAI2BB2X1M | 0.173 | 0.158 |   6.604 |   10.361 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | D v         | SDFFRQX2M  | 0.173 | 0.000 |   6.604 |   10.361 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.757 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.725 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.695 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.502 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.298 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.127 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.079 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -2.992 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.815 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2 | CK ^        | SDFFRQX2M  | 0.237 | 0.007 |   0.949 |   -2.808 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ALU_dut/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_dut/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: Reg_file_dut/\reg_file_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.976
- Setup                         0.414
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.362
- Arrival Time                  6.596
= Slack Time                    3.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.765 | 
     | REF_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.798 | 
     | REF_CLK__L2_I0                   | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.827 | 
     | U0_mux2X1/U1                     | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.020 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.224 | 
     | REF_CLK_M__L2_I1                 | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.396 | 
     | REF_CLK_M__L3_I0                 | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.443 | 
     | REF_CLK_M__L4_I0                 | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.531 | 
     | REF_CLK_M__L5_I6                 | A v -> Y ^  | CLKINVX12M | 0.243 | 0.179 |   0.944 |    4.709 | 
     | Reg_file_dut/\reg_file_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.758 | 0.795 |   1.739 |    5.505 | 
     | ALU_dut/mult_31/U36              | A ^ -> Y v  | INVX2M     | 0.270 | 0.276 |   2.015 |    5.780 | 
     | ALU_dut/mult_31/U109             | B v -> Y ^  | NOR2X1M    | 0.307 | 0.253 |   2.268 |    6.033 | 
     | ALU_dut/mult_31/U6               | B ^ -> Y ^  | AND2X2M    | 0.086 | 0.179 |   2.447 |    6.212 | 
     | ALU_dut/mult_31/S1_2_0           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.552 |   2.999 |    6.764 | 
     | ALU_dut/mult_31/S1_3_0           | B ^ -> CO ^ | ADDFX2M    | 0.130 | 0.570 |   3.569 |    7.334 | 
     | ALU_dut/mult_31/S1_4_0           | B ^ -> CO ^ | ADDFX2M    | 0.125 | 0.569 |   4.138 |    7.903 | 
     | ALU_dut/mult_31/S1_5_0           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.565 |   4.703 |    8.468 | 
     | ALU_dut/mult_31/S1_6_0           | B ^ -> CO ^ | ADDFX2M    | 0.117 | 0.560 |   5.263 |    9.028 | 
     | ALU_dut/mult_31/S4_0             | B ^ -> S v  | ADDFX2M    | 0.135 | 0.561 |   5.824 |    9.589 | 
     | ALU_dut/mult_31/FS_1/U14         | A v -> Y v  | BUFX2M     | 0.052 | 0.154 |   5.977 |    9.743 | 
     | ALU_dut/U131                     | C0 v -> Y ^ | AOI222X1M  | 0.594 | 0.464 |   6.441 |   10.206 | 
     | ALU_dut/U128                     | B ^ -> Y v  | NAND3BX2M  | 0.165 | 0.155 |   6.596 |   10.362 | 
     | ALU_dut/\ALU_OUT_reg[7]          | D v         | SDFFRQX2M  | 0.165 | 0.000 |   6.596 |   10.362 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |               |            |       |       |  Time   |   Time   | 
     |-------------------------+---------------+------------+-------+-------+---------+----------| 
     |                         | REF_CLK ^     |            | 0.000 |       |   0.000 |   -3.765 | 
     | REF_CLK__L1_I0          | A ^ -> Y v    | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.733 | 
     | REF_CLK__L2_I0          | A v -> Y ^    | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.703 | 
     | U0_mux2X1/U1            | A0 ^ -> Y ^   | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.510 | 
     | REF_CLK_M__L1_I0        | A ^ -> Y v    | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.306 | 
     | REF_CLK_M__L2_I0        | A v -> Y ^    | CLKINVX12M | 0.064 | 0.062 |   0.521 |   -3.244 | 
     | CLK_GATE_dut/ICG_DUT    | CK ^ -> ECK ^ | TLATNCAX3M | 0.311 | 0.269 |   0.790 |   -2.975 | 
     | ALU_CLK__L1_I0          | A ^ -> Y ^    | CLKBUFX40M | 0.073 | 0.184 |   0.973 |   -2.792 | 
     | ALU_dut/\ALU_OUT_reg[7] | CK ^          | SDFFRQX2M  | 0.073 | 0.003 |   0.976 |   -2.789 | 
     +-------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.367
- Arrival Time                  6.599
= Slack Time                    3.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.768 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.800 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.830 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.023 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.226 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.398 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.446 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.533 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.717 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.172 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.311 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.061 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.840 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.122 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.498 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.783 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.042 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.250 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.393 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.528 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.785 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.944 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.279 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.439 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.652 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.214 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U359                | B0 ^ -> Y v | OAI2BB2X1M | 0.168 | 0.153 |   6.599 |   10.367 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | D v         | SDFFRQX2M  | 0.168 | 0.000 |   6.599 |   10.367 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.768 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.735 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.706 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.512 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.309 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.137 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.090 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.002 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.816 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2 | CK ^        | SDFFRQX2M  | 0.244 | 0.001 |   0.953 |   -2.815 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[8][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.946
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.360
- Arrival Time                  6.591
= Slack Time                    3.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.769 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.802 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.831 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.024 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.228 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.400 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.447 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.535 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.719 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.173 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.312 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.063 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.841 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.124 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.500 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.784 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.044 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.252 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.394 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.529 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.786 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.946 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.281 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.440 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.654 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.215 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U161                | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.145 |   6.591 |   10.360 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | D v         | SDFFRQX2M  | 0.163 | 0.000 |   6.591 |   10.360 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.769 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.736 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.707 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.514 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.310 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.138 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.091 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.003 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.827 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] | CK ^        | SDFFRQX2M  | 0.237 | 0.004 |   0.946 |   -2.823 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.954
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.365
- Arrival Time                  6.591
= Slack Time                    3.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.774 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.806 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.836 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.029 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.232 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.404 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.452 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.539 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.723 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.178 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.317 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.067 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.846 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.128 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.504 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.789 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.048 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.256 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.399 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.534 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.791 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.950 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.285 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.445 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   5.878 |    9.651 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.803 | 0.534 |   6.412 |   10.185 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U166                | B0 ^ -> Y v | OAI2BB2X1M | 0.183 | 0.180 |   6.591 |   10.365 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | D v         | SDFFRQX2M  | 0.183 | 0.000 |   6.591 |   10.365 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.774 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.741 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.712 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.518 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.315 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.143 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.096 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.008 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.822 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4 | CK ^        | SDFFRQX2M  | 0.244 | 0.002 |   0.954 |   -2.820 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[5][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.952
- Setup                         0.386
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.591
= Slack Time                    3.775
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.775 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.807 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.837 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.030 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.234 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.405 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.453 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.540 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.725 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.179 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.318 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.069 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.847 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.129 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.505 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.790 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.049 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.257 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.400 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.535 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.792 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.952 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.286 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.446 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.659 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.221 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U134                | B0 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.145 |   6.591 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | D v         | SDFFRQX2M  | 0.163 | 0.000 |   6.591 |   10.366 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.775 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.742 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.713 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.520 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.316 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.144 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.097 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.009 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.827 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.003 |   0.951 |   -2.823 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[12][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.372
- Arrival Time                  6.596
= Slack Time                    3.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.776 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.809 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.838 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.032 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.235 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.407 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.454 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.542 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.726 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.181 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.320 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.070 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.849 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.131 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.507 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.792 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.051 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.259 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.402 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.536 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.794 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.953 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.288 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.447 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.884 |    9.661 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.222 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U162                | B0 ^ -> Y v | OAI2BB2X1M | 0.165 | 0.150 |   6.596 |   10.372 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2 | D v         | SDFFRQX2M  | 0.165 | 0.000 |   6.596 |   10.372 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.776 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.744 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.714 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.521 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.318 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.146 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.098 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.011 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.825 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.819 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[15][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.373
- Arrival Time                  6.595
= Slack Time                    3.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.778 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.811 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.840 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.033 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.237 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.409 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.456 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.544 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.728 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.182 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.321 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.072 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.851 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.133 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.509 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.793 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.053 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.261 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.403 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.538 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.796 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.955 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.290 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.449 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.663 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.224 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U360                | B0 ^ -> Y v | OAI2BB2X1M | 0.164 | 0.149 |   6.595 |   10.373 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | D v         | SDFFRQX2M  | 0.164 | 0.000 |   6.595 |   10.373 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.778 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.746 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.716 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.523 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.319 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.148 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.100 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.013 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.826 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.820 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[14][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.366
- Arrival Time                  6.584
= Slack Time                    3.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.781 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.814 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.843 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.037 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.240 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.412 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.459 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.547 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.731 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.186 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.325 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.075 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.854 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.136 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.512 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.797 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.056 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.264 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.407 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.541 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.799 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.958 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.293 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.452 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   5.877 |    9.659 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.803 | 0.534 |   6.412 |   10.193 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U367                | B0 ^ -> Y v | OAI2BB2X1M | 0.176 | 0.173 |   6.584 |   10.366 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4 | D v         | SDFFRQX2M  | 0.176 | 0.000 |   6.584 |   10.366 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.781 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.749 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.719 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.526 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.323 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.151 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.103 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.016 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.830 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4 | CK ^        | SDFFRQX2M  | 0.244 | 0.002 |   0.953 |   -2.828 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[11][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.948
- Setup                         0.388
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.359
- Arrival Time                  6.578
= Slack Time                    3.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.782 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.815 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.844 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.037 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.241 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.413 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.460 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.548 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.732 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.186 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.325 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.076 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.854 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.137 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.797 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.057 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.265 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.407 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.542 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.799 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.959 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.453 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   5.878 |    9.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.803 | 0.534 |   6.412 |   10.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U366                | B0 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.166 |   6.577 |   10.359 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4 | D v         | SDFFRQX2M  | 0.174 | 0.000 |   6.578 |   10.359 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.782 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.749 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.720 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.527 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.323 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.151 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.104 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.016 | 
     | REF_CLK_M__L5_I4                                   | A v -> Y ^  | CLKINVX12M | 0.237 | 0.177 |   0.942 |   -2.840 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4 | CK ^        | SDFFRQX2M  | 0.237 | 0.006 |   0.948 |   -2.834 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[2][4] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.931
- Setup                         0.389
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.342
- Arrival Time                  6.560
= Slack Time                    3.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.782 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.815 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.844 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.038 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.241 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.413 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.460 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.548 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.732 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.187 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.326 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.076 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.855 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.137 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.798 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.057 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.265 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.408 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.543 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.959 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.454 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U102                | B1 v -> Y ^ | AOI22X1M   | 0.197 | 0.207 |   5.877 |    9.660 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC4_n24         | A ^ -> Y ^  | BUFX2M     | 0.803 | 0.534 |   6.412 |   10.194 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U333                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.148 |   6.560 |   10.342 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] | D v         | SDFFRQX2M  | 0.160 | 0.000 |   6.560 |   10.342 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.783 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.750 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.721 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.527 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.324 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.152 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.105 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.017 | 
     | REF_CLK_M__L5_I0                                   | A v -> Y ^  | CLKINVX12M | 0.218 | 0.160 |   0.926 |   -2.857 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] | CK ^        | SDFFRQX2M  | 0.218 | 0.005 |   0.931 |   -2.852 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[6][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                   (^) triggered 
by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.953
- Setup                         0.385
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.368
- Arrival Time                  6.585
= Slack Time                    3.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.783 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.815 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.845 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.038 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.242 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.413 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.461 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.548 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.733 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.187 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.326 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.077 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.855 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.137 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.513 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.798 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.057 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.265 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.408 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.543 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.800 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.960 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.294 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.454 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.667 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.229 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U135                | B0 ^ -> Y v | OAI2BB2X1M | 0.158 | 0.139 |   6.585 |   10.368 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | D v         | SDFFRQX2M  | 0.158 | 0.000 |   6.585 |   10.368 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.783 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.750 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.721 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.528 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.324 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.152 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.105 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.017 | 
     | REF_CLK_M__L5_I3                                   | A v -> Y ^  | CLKINVX12M | 0.239 | 0.183 |   0.948 |   -2.835 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] | CK ^        | SDFFRQX2M  | 0.239 | 0.005 |   0.953 |   -2.830 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_
reg[13][2] /CK 
Endpoint:   ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D (v) checked 
with  leading edge of 'REF_CLK'
Beginpoint: Rst_Sync_D1_dut/\FF_Stage_reg[1] /Q                    (^) 
triggered by  leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.958
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.374
- Arrival Time                  6.590
= Slack Time                    3.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.784 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |    3.817 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |    3.846 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |    4.039 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |    4.243 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |    4.415 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |    4.462 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |    4.550 | 
     | REF_CLK_M__L5_I5                                   | A v -> Y ^  | CLKINVX12M | 0.240 | 0.184 |   0.950 |    4.734 | 
     | Rst_Sync_D1_dut/\FF_Stage_reg[1]                   | CK ^ -> Q ^ | SDFFRQX1M  | 0.126 | 0.454 |   1.404 |    5.189 | 
     | Rst_Sync_D1_dut/U6                                 | A ^ -> Y ^  | AND2X2M    | 0.072 | 0.139 |   1.543 |    5.327 | 
     | U5_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 1.185 | 0.750 |   2.294 |    6.078 | 
     | FE_OFC10_RST_D1_M                                  | A ^ -> Y ^  | BUFX5M     | 1.059 | 0.779 |   3.072 |    6.857 | 
     | ASYNC_FIFO_dut/sync_r2w/U14                        | B ^ -> Y ^  | AND2X2M    | 0.161 | 0.282 |   3.355 |    7.139 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U12             | B ^ -> Y v  | CLKXOR2X2M | 0.163 | 0.376 |   3.731 |    7.515 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U10             | B1 v -> Y ^ | AOI22X1M   | 0.330 | 0.285 |   4.015 |    7.799 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U21             | B1 ^ -> Y v | OAI2B2X1M  | 0.250 | 0.259 |   4.275 |    8.059 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U24             | AN v -> Y v | NAND2BX2M  | 0.078 | 0.208 |   4.483 |    8.267 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U23             | A0 v -> Y ^ | AOI22X1M   | 0.223 | 0.143 |   4.625 |    8.409 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U28             | B1 ^ -> Y v | OAI2BB2X1M | 0.123 | 0.135 |   4.760 |    8.544 | 
     | ASYNC_FIFO_dut/fifo_wrptr_full_dut/U25             | A v -> Y v  | AND4X2M    | 0.159 | 0.257 |   5.017 |    8.802 | 
     | SYS_CTRL_dut/U50                                   | A v -> Y ^  | NOR2X2M    | 0.196 | 0.159 |   5.177 |    8.961 | 
     | ASYNC_FIFO_dut/U2                                  | B ^ -> Y ^  | AND3X2M    | 0.312 | 0.335 |   5.512 |    9.296 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U27                 | A ^ -> Y v  | INVX2M     | 0.149 | 0.159 |   5.671 |    9.455 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U98                 | B1 v -> Y ^ | AOI22X1M   | 0.209 | 0.214 |   5.885 |    9.669 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/FE_OFC2_n22         | A ^ -> Y ^  | BUFX2M     | 0.845 | 0.562 |   6.446 |   10.230 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/U328                | B0 ^ -> Y v | OAI2BB2X1M | 0.160 | 0.144 |   6.590 |   10.374 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2 | D v         | SDFFRQX2M  | 0.160 | 0.000 |   6.590 |   10.374 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | REF_CLK ^   |            | 0.000 |       |   0.000 |   -3.784 | 
     | REF_CLK__L1_I0                                     | A ^ -> Y v  | CLKINVX40M | 0.036 | 0.033 |   0.033 |   -3.752 | 
     | REF_CLK__L2_I0                                     | A v -> Y ^  | CLKINVX40M | 0.020 | 0.029 |   0.062 |   -3.722 | 
     | U0_mux2X1/U1                                       | A0 ^ -> Y ^ | AO2B2X4M   | 0.191 | 0.193 |   0.255 |   -3.529 | 
     | REF_CLK_M__L1_I0                                   | A ^ -> Y v  | CLKINVX3M  | 0.236 | 0.204 |   0.459 |   -3.325 | 
     | REF_CLK_M__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.059 | 0.172 |   0.631 |   -3.154 | 
     | REF_CLK_M__L3_I0                                   | A v -> Y ^  | CLKINVX40M | 0.039 | 0.047 |   0.678 |   -3.106 | 
     | REF_CLK_M__L4_I0                                   | A ^ -> Y v  | CLKINVX32M | 0.122 | 0.088 |   0.766 |   -3.019 | 
     | REF_CLK_M__L5_I7                                   | A v -> Y ^  | CLKINVX12M | 0.244 | 0.186 |   0.952 |   -2.832 | 
     | ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2 | CK ^        | SDFFRQX2M  | 0.244 | 0.006 |   0.958 |   -2.826 | 
     | ]                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 

