
CP_Rotator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a72c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  0800a840  0800a840  0000b840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac5c  0800ac5c  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ac5c  0800ac5c  0000bc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac64  0800ac64  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac64  0800ac64  0000bc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ac68  0800ac68  0000bc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800ac6c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b0  200001e0  0800ae48  0000c1e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000790  0800ae48  0000c790  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000165c4  00000000  00000000  0000c205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033d0  00000000  00000000  000227c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000ac7  00000000  00000000  00025b99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  00026660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f46  00000000  00000000  000278c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cd5b  00000000  00000000  00028806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016872  00000000  00000000  00045561  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000950ad  00000000  00000000  0005bdd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f0e80  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e3c  00000000  00000000  000f0ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  000f6d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a824 	.word	0x0800a824

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800a824 	.word	0x0800a824

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <_write>:
//	int __io_putchar(int ch) {
//		HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 100);
//		return ch;
//	}

    int _write(int file, char *ptr, int len) {
 8001084:	b510      	push	{r4, lr}
 8001086:	4614      	mov	r4, r2
        HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100);
 8001088:	2364      	movs	r3, #100	@ 0x64
 800108a:	b292      	uxth	r2, r2
 800108c:	4802      	ldr	r0, [pc, #8]	@ (8001098 <_write+0x14>)
 800108e:	f005 fb43 	bl	8006718 <HAL_UART_Transmit>
        return len;
    }
 8001092:	4620      	mov	r0, r4
 8001094:	bd10      	pop	{r4, pc}
 8001096:	bf00      	nop
 8001098:	20000368 	.word	0x20000368

0800109c <HAL_TIM_PeriodElapsedCallback>:
  }
  /* USER CODE END 3 */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim -> Instance == stepper.htim_stepper -> Instance) {
 800109c:	4b04      	ldr	r3, [pc, #16]	@ (80010b0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 800109e:	6802      	ldr	r2, [r0, #0]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d101      	bne.n	80010ac <HAL_TIM_PeriodElapsedCallback+0x10>
		Stepper_TIM_Interrupt();
 80010a8:	f006 bcbe 	b.w	8007a28 <_Z21Stepper_TIM_Interruptv>
	}
}
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	200005f8 	.word	0x200005f8

080010b4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
//	printf("no home, diag checked, current steps: %d\n", stepper.current_steps);

	if (homing && sg_result >= 140) {
 80010b4:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_GPIO_EXTI_Callback+0x1c>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b13b      	cbz	r3, 80010ca <HAL_GPIO_EXTI_Callback+0x16>
 80010ba:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_GPIO_EXTI_Callback+0x20>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	2b8b      	cmp	r3, #139	@ 0x8b
 80010c0:	d903      	bls.n	80010ca <HAL_GPIO_EXTI_Callback+0x16>

		stall_flag = 1;
 80010c2:	2201      	movs	r2, #1
 80010c4:	4b04      	ldr	r3, [pc, #16]	@ (80010d8 <HAL_GPIO_EXTI_Callback+0x24>)
 80010c6:	701a      	strb	r2, [r3, #0]
		return;
	}

//	HAL_GPIO_TogglePin(STAT_GPIO_Port, STAT_Pin);
	Stepper_Reset();
}
 80010c8:	4770      	bx	lr
	Stepper_Reset();
 80010ca:	f006 bce5 	b.w	8007a98 <_Z13Stepper_Resetv>
 80010ce:	bf00      	nop
 80010d0:	20000630 	.word	0x20000630
 80010d4:	20000632 	.word	0x20000632
 80010d8:	200001fc 	.word	0x200001fc

080010dc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
    if (huart->Instance == USART2)
 80010dc:	6802      	ldr	r2, [r0, #0]
 80010de:	4b25      	ldr	r3, [pc, #148]	@ (8001174 <HAL_UART_RxCpltCallback+0x98>)
{
 80010e0:	b570      	push	{r4, r5, r6, lr}
    if (huart->Instance == USART2)
 80010e2:	429a      	cmp	r2, r3
{
 80010e4:	4604      	mov	r4, r0
    if (huart->Instance == USART2)
 80010e6:	d116      	bne.n	8001116 <HAL_UART_RxCpltCallback+0x3a>
    {
        // Check for end of string (newline or carriage return)
        if (rx_data == '\n' || rx_data == '\r')
 80010e8:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <HAL_UART_RxCpltCallback+0x9c>)
            rx_index = 0;
        }
        else
        {
            // Add character to buffer if there's space
            if (rx_index < (RX_BUFFER_SIZE - 1))
 80010ea:	4d24      	ldr	r5, [pc, #144]	@ (800117c <HAL_UART_RxCpltCallback+0xa0>)
        if (rx_data == '\n' || rx_data == '\r')
 80010ec:	781a      	ldrb	r2, [r3, #0]
            if (rx_index < (RX_BUFFER_SIZE - 1))
 80010ee:	782b      	ldrb	r3, [r5, #0]
        if (rx_data == '\n' || rx_data == '\r')
 80010f0:	2a0a      	cmp	r2, #10
 80010f2:	d001      	beq.n	80010f8 <HAL_UART_RxCpltCallback+0x1c>
 80010f4:	2a0d      	cmp	r2, #13
 80010f6:	d131      	bne.n	800115c <HAL_UART_RxCpltCallback+0x80>
            rx_buffer[rx_index] = '\0';
 80010f8:	2600      	movs	r6, #0
 80010fa:	4921      	ldr	r1, [pc, #132]	@ (8001180 <HAL_UART_RxCpltCallback+0xa4>)
            strcpy((char*)received_string, (char*)rx_buffer);
 80010fc:	4821      	ldr	r0, [pc, #132]	@ (8001184 <HAL_UART_RxCpltCallback+0xa8>)
            rx_buffer[rx_index] = '\0';
 80010fe:	54ce      	strb	r6, [r1, r3]
            strcpy((char*)received_string, (char*)rx_buffer);
 8001100:	f007 fc4e 	bl	80089a0 <strcpy>
            string_received = 1;
 8001104:	2201      	movs	r2, #1
 8001106:	4b20      	ldr	r3, [pc, #128]	@ (8001188 <HAL_UART_RxCpltCallback+0xac>)
            rx_index = 0;
 8001108:	702e      	strb	r6, [r5, #0]
            string_received = 1;
 800110a:	701a      	strb	r2, [r3, #0]
                rx_index = 0;
            }
        }

        // Re-enable interrupt for next character
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 800110c:	2201      	movs	r2, #1
 800110e:	491a      	ldr	r1, [pc, #104]	@ (8001178 <HAL_UART_RxCpltCallback+0x9c>)
 8001110:	481e      	ldr	r0, [pc, #120]	@ (800118c <HAL_UART_RxCpltCallback+0xb0>)
 8001112:	f005 fb8c 	bl	800682e <HAL_UART_Receive_IT>
    }

    if (huart->Instance == USART3) {
 8001116:	6822      	ldr	r2, [r4, #0]
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <HAL_UART_RxCpltCallback+0xb4>)
 800111a:	429a      	cmp	r2, r3
 800111c:	d128      	bne.n	8001170 <HAL_UART_RxCpltCallback+0x94>
 800111e:	2000      	movs	r0, #0
 8001120:	2338      	movs	r3, #56	@ 0x38
 8001122:	4604      	mov	r4, r0
 8001124:	4e1b      	ldr	r6, [pc, #108]	@ (8001194 <HAL_UART_RxCpltCallback+0xb8>)
    	reply_buffer.bytes = 0;
        for (int i = 0; i < 8; i++) {
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 8001126:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800112a:	f1a3 0220 	sub.w	r2, r3, #32
 800112e:	f1c3 0520 	rsb	r5, r3, #32
 8001132:	fa01 f202 	lsl.w	r2, r1, r2
 8001136:	fa21 f505 	lsr.w	r5, r1, r5
 800113a:	4099      	lsls	r1, r3
        for (int i = 0; i < 8; i++) {
 800113c:	3b08      	subs	r3, #8
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 800113e:	432a      	orrs	r2, r5
        for (int i = 0; i < 8; i++) {
 8001140:	f113 0f08 	cmn.w	r3, #8
            reply_buffer.bytes |= ((uint64_t)uart_rx_buffer[7 - i]) << (56 - i*8);
 8001144:	ea40 0001 	orr.w	r0, r0, r1
 8001148:	ea44 0402 	orr.w	r4, r4, r2
        for (int i = 0; i < 8; i++) {
 800114c:	d1eb      	bne.n	8001126 <HAL_UART_RxCpltCallback+0x4a>
 800114e:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <HAL_UART_RxCpltCallback+0xbc>)
 8001150:	e9c3 0400 	strd	r0, r4, [r3]
//        }
//
//    	printf("DATA: %d\n", reverseData(reply_buffer.data));
        received();
    }
}
 8001154:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        received();
 8001158:	f006 be3c 	b.w	8007dd4 <_Z8receivedv>
            if (rx_index < (RX_BUFFER_SIZE - 1))
 800115c:	2b62      	cmp	r3, #98	@ 0x62
                rx_index = 0;
 800115e:	bf8f      	iteee	hi
 8001160:	2300      	movhi	r3, #0
                rx_buffer[rx_index++] = rx_data;
 8001162:	1c59      	addls	r1, r3, #1
 8001164:	7029      	strbls	r1, [r5, #0]
 8001166:	4906      	ldrls	r1, [pc, #24]	@ (8001180 <HAL_UART_RxCpltCallback+0xa4>)
                rx_index = 0;
 8001168:	bf8c      	ite	hi
 800116a:	702b      	strbhi	r3, [r5, #0]
                rx_buffer[rx_index++] = rx_data;
 800116c:	54ca      	strbls	r2, [r1, r3]
                rx_index = 0;
 800116e:	e7cd      	b.n	800110c <HAL_UART_RxCpltCallback+0x30>
}
 8001170:	bd70      	pop	{r4, r5, r6, pc}
 8001172:	bf00      	nop
 8001174:	40004400 	.word	0x40004400
 8001178:	20000275 	.word	0x20000275
 800117c:	20000276 	.word	0x20000276
 8001180:	20000277 	.word	0x20000277
 8001184:	20000211 	.word	0x20000211
 8001188:	20000210 	.word	0x20000210
 800118c:	20000368 	.word	0x20000368
 8001190:	40004800 	.word	0x40004800
 8001194:	20000205 	.word	0x20000205
 8001198:	20000208 	.word	0x20000208

0800119c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800119c:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800119e:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  printf("error~!!!!!!!!!!\n");
 80011a0:	4c02      	ldr	r4, [pc, #8]	@ (80011ac <Error_Handler+0x10>)
 80011a2:	4620      	mov	r0, r4
 80011a4:	f007 fbba 	bl	800891c <puts>
  while (1)
 80011a8:	e7fb      	b.n	80011a2 <Error_Handler+0x6>
 80011aa:	bf00      	nop
 80011ac:	0800a840 	.word	0x0800a840

080011b0 <_Z18SystemClock_Configv>:
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b0:	2220      	movs	r2, #32
{
 80011b2:	b510      	push	{r4, lr}
 80011b4:	b090      	sub	sp, #64	@ 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	2100      	movs	r1, #0
 80011b8:	eb0d 0002 	add.w	r0, sp, r2
 80011bc:	f007 fbb6 	bl	800892c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	2100      	movs	r1, #0
 80011c2:	2214      	movs	r2, #20
 80011c4:	a801      	add	r0, sp, #4
 80011c6:	f007 fbb1 	bl	800892c <memset>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ca:	2401      	movs	r4, #1
 80011cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011d2:	e9cd 4306 	strd	r4, r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d6:	f004 f99b 	bl	8005510 <HAL_RCC_OscConfig>
 80011da:	4601      	mov	r1, r0
 80011dc:	b108      	cbz	r0, 80011e2 <_Z18SystemClock_Configv+0x32>
    Error_Handler();
 80011de:	f7ff ffdd 	bl	800119c <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e4:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ea:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80011ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011f0:	f004 fc10 	bl	8005a14 <HAL_RCC_ClockConfig>
 80011f4:	4602      	mov	r2, r0
 80011f6:	2800      	cmp	r0, #0
 80011f8:	d1f1      	bne.n	80011de <_Z18SystemClock_Configv+0x2e>
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 80011fa:	f04f 61c0 	mov.w	r1, #100663296	@ 0x6000000
 80011fe:	f004 fcf3 	bl	8005be8 <HAL_RCC_MCOConfig>
}
 8001202:	b010      	add	sp, #64	@ 0x40
 8001204:	bd10      	pop	{r4, pc}
	...

08001208 <main>:
{
 8001208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800120c:	2702      	movs	r7, #2
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800120e:	2620      	movs	r6, #32
{
 8001210:	b090      	sub	sp, #64	@ 0x40
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001212:	4d4d      	ldr	r5, [pc, #308]	@ (8001348 <main+0x140>)
  HAL_Init();
 8001214:	f000 feda 	bl	8001fcc <HAL_Init>
  SystemClock_Config();
 8001218:	f7ff ffca 	bl	80011b0 <_Z18SystemClock_Configv>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	2210      	movs	r2, #16
 800121e:	2100      	movs	r1, #0
 8001220:	a80c      	add	r0, sp, #48	@ 0x30
 8001222:	f007 fb83 	bl	800892c <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001226:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8001228:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122a:	f043 0320 	orr.w	r3, r3, #32
 800122e:	61ab      	str	r3, [r5, #24]
 8001230:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8001232:	21c0      	movs	r1, #192	@ 0xc0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001234:	f003 0320 	and.w	r3, r3, #32
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 800123e:	4843      	ldr	r0, [pc, #268]	@ (800134c <main+0x144>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001240:	f043 0304 	orr.w	r3, r3, #4
 8001244:	61ab      	str	r3, [r5, #24]
 8001246:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	9302      	str	r3, [sp, #8]
 8001250:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	69ab      	ldr	r3, [r5, #24]
 8001254:	f043 0308 	orr.w	r3, r3, #8
 8001258:	61ab      	str	r3, [r5, #24]
 800125a:	69ab      	ldr	r3, [r5, #24]
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	9303      	str	r3, [sp, #12]
 8001262:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, ENN_Pin|CAN_SPEED_Pin, GPIO_PIN_RESET);
 8001264:	f002 fab8 	bl	80037d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, STEP_Pin|DIR_Pin|STAT_Pin, GPIO_PIN_RESET);
 8001268:	2200      	movs	r2, #0
 800126a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800126e:	4838      	ldr	r0, [pc, #224]	@ (8001350 <main+0x148>)
 8001270:	f002 fab2 	bl	80037d8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001274:	4b37      	ldr	r3, [pc, #220]	@ (8001354 <main+0x14c>)
  HAL_GPIO_Init(DIAG_GPIO_Port, &GPIO_InitStruct);
 8001276:	4835      	ldr	r0, [pc, #212]	@ (800134c <main+0x144>)
 8001278:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800127a:	e9cd 630c 	strd	r6, r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800127e:	970e      	str	r7, [sp, #56]	@ 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2601      	movs	r6, #1
  HAL_GPIO_Init(DIAG_GPIO_Port, &GPIO_InitStruct);
 8001282:	f002 f925 	bl	80034d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(ENN_GPIO_Port, &GPIO_InitStruct);
 8001288:	4830      	ldr	r0, [pc, #192]	@ (800134c <main+0x144>)
 800128a:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	e9cd 360c 	strd	r3, r6, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001290:	e9cd 770e 	strd	r7, r7, [sp, #56]	@ 0x38
  HAL_GPIO_Init(ENN_GPIO_Port, &GPIO_InitStruct);
 8001294:	f002 f91c 	bl	80034d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CAN_SPEED_Pin;
 8001298:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(CAN_SPEED_GPIO_Port, &GPIO_InitStruct);
 800129a:	482c      	ldr	r0, [pc, #176]	@ (800134c <main+0x144>)
 800129c:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	e9cd 360c 	strd	r3, r6, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a2:	e9cd 470e 	strd	r4, r7, [sp, #56]	@ 0x38
  HAL_GPIO_Init(CAN_SPEED_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f002 f913 	bl	80034d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = STEP_Pin|DIR_Pin|STAT_Pin;
 80012aa:	f248 0303 	movw	r3, #32771	@ 0x8003
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	4828      	ldr	r0, [pc, #160]	@ (8001350 <main+0x148>)
 80012b0:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	e9cd 360c 	strd	r3, r6, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b6:	e9cd 470e 	strd	r4, r7, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ba:	f002 f909 	bl	80034d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012be:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c2:	4822      	ldr	r0, [pc, #136]	@ (800134c <main+0x144>)
 80012c4:	a90c      	add	r1, sp, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	e9cd 370c 	strd	r3, r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	970f      	str	r7, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012cc:	f002 f900 	bl	80034d0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012d0:	4622      	mov	r2, r4
 80012d2:	4621      	mov	r1, r4
 80012d4:	2017      	movs	r0, #23
 80012d6:	f001 fe16 	bl	8002f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012da:	2017      	movs	r0, #23
 80012dc:	f001 fe2f 	bl	8002f3e <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012e0:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 1, 0);
 80012e2:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012e4:	4333      	orrs	r3, r6
 80012e6:	616b      	str	r3, [r5, #20]
 80012e8:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 1, 0);
 80012ea:	4631      	mov	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ec:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 1, 0);
 80012ee:	200d      	movs	r0, #13
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 1, 0);
 80012f4:	f001 fe07 	bl	8002f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80012f8:	200d      	movs	r0, #13
 80012fa:	f001 fe20 	bl	8002f3e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 1, 0);
 80012fe:	4622      	mov	r2, r4
 8001300:	4631      	mov	r1, r6
 8001302:	2010      	movs	r0, #16
 8001304:	f001 fdff 	bl	8002f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001308:	2010      	movs	r0, #16
 800130a:	f001 fe18 	bl	8002f3e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 1, 0);
 800130e:	4622      	mov	r2, r4
 8001310:	4631      	mov	r1, r6
 8001312:	2011      	movs	r0, #17
 8001314:	f001 fdf7 	bl	8002f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001318:	2011      	movs	r0, #17
 800131a:	f001 fe10 	bl	8002f3e <HAL_NVIC_EnableIRQ>
  hi2c1.Init.ClockSpeed = 100000;
 800131e:	4f0e      	ldr	r7, [pc, #56]	@ (8001358 <main+0x150>)
  hi2c1.Instance = I2C1;
 8001320:	480e      	ldr	r0, [pc, #56]	@ (800135c <main+0x154>)
  hi2c1.Init.ClockSpeed = 100000;
 8001322:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <main+0x158>)
  hi2c1.Init.OwnAddress1 = 0;
 8001324:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8001328:	e9c0 7300 	strd	r7, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001330:	e9c0 4406 	strd	r4, r4, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001334:	e9c0 3404 	strd	r3, r4, [r0, #16]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001338:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800133a:	f002 fa97 	bl	800386c <HAL_I2C_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	b180      	cbz	r0, 8001364 <main+0x15c>
    Error_Handler();
 8001342:	f7ff ff2b 	bl	800119c <Error_Handler>
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000
 800134c:	40010800 	.word	0x40010800
 8001350:	40010c00 	.word	0x40010c00
 8001354:	10110000 	.word	0x10110000
 8001358:	40005400 	.word	0x40005400
 800135c:	20000510 	.word	0x20000510
 8001360:	000186a0 	.word	0x000186a0
  hcan.Instance = CAN1;
 8001364:	48c4      	ldr	r0, [pc, #784]	@ (8001678 <main+0x470>)
 8001366:	4ac5      	ldr	r2, [pc, #788]	@ (800167c <main+0x474>)
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001368:	f44f 2440 	mov.w	r4, #786432	@ 0xc0000
  hcan.Init.Prescaler = 1;
 800136c:	e9c0 2600 	strd	r2, r6, [r0]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001370:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001374:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001378:	6183      	str	r3, [r0, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800137a:	8383      	strh	r3, [r0, #28]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800137c:	e9c0 4204 	strd	r4, r2, [r0, #16]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001380:	f000 feaa 	bl	80020d8 <HAL_CAN_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2800      	cmp	r0, #0
 8001388:	d1db      	bne.n	8001342 <main+0x13a>
  huart3.Init.BaudRate = 115200;
 800138a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
  huart3.Init.Mode = UART_MODE_TX_RX;
 800138e:	260c      	movs	r6, #12
  huart3.Instance = USART3;
 8001390:	48bb      	ldr	r0, [pc, #748]	@ (8001680 <main+0x478>)
  huart3.Init.BaudRate = 115200;
 8001392:	49bc      	ldr	r1, [pc, #752]	@ (8001684 <main+0x47c>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001394:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 8001398:	e9c0 1200 	strd	r1, r2, [r0]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800139c:	e9c0 6305 	strd	r6, r3, [r0, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013a0:	6103      	str	r3, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a2:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013a4:	f005 f968 	bl	8006678 <HAL_UART_Init>
 80013a8:	4605      	mov	r5, r0
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d1c9      	bne.n	8001342 <main+0x13a>
  htim1.Init.Prescaler = 16-1;
 80013ae:	270f      	movs	r7, #15
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b0:	4601      	mov	r1, r0
 80013b2:	2210      	movs	r2, #16
 80013b4:	a80c      	add	r0, sp, #48	@ 0x30
 80013b6:	f007 fab9 	bl	800892c <memset>
  htim1.Instance = TIM1;
 80013ba:	4cb3      	ldr	r4, [pc, #716]	@ (8001688 <main+0x480>)
  htim1.Init.Prescaler = 16-1;
 80013bc:	4bb3      	ldr	r3, [pc, #716]	@ (800168c <main+0x484>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013be:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 16-1;
 80013c0:	e9c4 3700 	strd	r3, r7, [r4]
  htim1.Init.Period = 999;
 80013c4:	f240 33e7 	movw	r3, #999	@ 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	e9cd 5506 	strd	r5, r5, [sp, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013cc:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d0:	e9c4 5505 	strd	r5, r5, [r4, #20]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d4:	60a5      	str	r5, [r4, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013d6:	f004 fce5 	bl	8005da4 <HAL_TIM_Base_Init>
 80013da:	2800      	cmp	r0, #0
 80013dc:	d1b1      	bne.n	8001342 <main+0x13a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013de:	f44f 5880 	mov.w	r8, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013e2:	4620      	mov	r0, r4
 80013e4:	a90c      	add	r1, sp, #48	@ 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e6:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013ea:	f004 fee5 	bl	80061b8 <HAL_TIM_ConfigClockSource>
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d1a7      	bne.n	8001342 <main+0x13a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f2:	e9cd 0006 	strd	r0, r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013f6:	a906      	add	r1, sp, #24
 80013f8:	4620      	mov	r0, r4
 80013fa:	f005 f8cd 	bl	8006598 <HAL_TIMEx_MasterConfigSynchronization>
 80013fe:	4605      	mov	r5, r0
 8001400:	2800      	cmp	r0, #0
 8001402:	d19e      	bne.n	8001342 <main+0x13a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001404:	4601      	mov	r1, r0
 8001406:	2210      	movs	r2, #16
 8001408:	a808      	add	r0, sp, #32
 800140a:	f007 fa8f 	bl	800892c <memset>
  htim4.Instance = TIM4;
 800140e:	4ca0      	ldr	r4, [pc, #640]	@ (8001690 <main+0x488>)
 8001410:	4ba0      	ldr	r3, [pc, #640]	@ (8001694 <main+0x48c>)
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001412:	4620      	mov	r0, r4
  htim4.Init.Prescaler = 16-1;
 8001414:	e9c4 3700 	strd	r3, r7, [r4]
  htim4.Init.Period = 65535;
 8001418:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800141c:	e9cd 5504 	strd	r5, r5, [sp, #16]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	60a5      	str	r5, [r4, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001428:	f004 fcbc 	bl	8005da4 <HAL_TIM_Base_Init>
 800142c:	2800      	cmp	r0, #0
 800142e:	d188      	bne.n	8001342 <main+0x13a>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001430:	4620      	mov	r0, r4
 8001432:	a908      	add	r1, sp, #32
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001434:	f8cd 8020 	str.w	r8, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001438:	f004 febe 	bl	80061b8 <HAL_TIM_ConfigClockSource>
 800143c:	2800      	cmp	r0, #0
 800143e:	d180      	bne.n	8001342 <main+0x13a>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001440:	e9cd 0004 	strd	r0, r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001444:	a904      	add	r1, sp, #16
 8001446:	4620      	mov	r0, r4
 8001448:	f005 f8a6 	bl	8006598 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2800      	cmp	r0, #0
 8001450:	f47f af77 	bne.w	8001342 <main+0x13a>
  huart2.Init.BaudRate = 38400;
 8001454:	f44f 4416 	mov.w	r4, #38400	@ 0x9600
  huart2.Instance = USART2;
 8001458:	488f      	ldr	r0, [pc, #572]	@ (8001698 <main+0x490>)
  huart2.Init.BaudRate = 38400;
 800145a:	4a90      	ldr	r2, [pc, #576]	@ (800169c <main+0x494>)
  huart2.Init.StopBits = UART_STOPBITS_1;
 800145c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.BaudRate = 38400;
 8001460:	e9c0 2400 	strd	r2, r4, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001464:	e9c0 3604 	strd	r3, r6, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800146c:	f005 f904 	bl	8006678 <HAL_UART_Init>
 8001470:	2800      	cmp	r0, #0
 8001472:	f47f af66 	bne.w	8001342 <main+0x13a>
  huart1.Instance = USART1;
 8001476:	488a      	ldr	r0, [pc, #552]	@ (80016a0 <main+0x498>)
 8001478:	4b8a      	ldr	r3, [pc, #552]	@ (80016a4 <main+0x49c>)
  huart1.Init.BaudRate = 38400;
 800147a:	e9c0 3400 	strd	r3, r4, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800147e:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001480:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001484:	e9c0 6305 	strd	r6, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001488:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800148a:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800148c:	f005 f8f4 	bl	8006678 <HAL_UART_Init>
 8001490:	4604      	mov	r4, r0
 8001492:	2800      	cmp	r0, #0
 8001494:	f47f af55 	bne.w	8001342 <main+0x13a>
  HAL_TIM_Base_Start(&htim1);
 8001498:	487b      	ldr	r0, [pc, #492]	@ (8001688 <main+0x480>)
 800149a:	f004 fcd3 	bl	8005e44 <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 800149e:	2201      	movs	r2, #1
 80014a0:	4981      	ldr	r1, [pc, #516]	@ (80016a8 <main+0x4a0>)
 80014a2:	487d      	ldr	r0, [pc, #500]	@ (8001698 <main+0x490>)
 80014a4:	f005 f9c3 	bl	800682e <HAL_UART_Receive_IT>
  CAN_INIT(DEVICE_ID, MASK_ALL);
 80014a8:	4621      	mov	r1, r4
 80014aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80014ae:	f006 f943 	bl	8007738 <_Z8CAN_INITtt>
  Stepper_Init(&htim4);
 80014b2:	4877      	ldr	r0, [pc, #476]	@ (8001690 <main+0x488>)
 80014b4:	f006 fa64 	bl	8007980 <_Z12Stepper_InitP17TIM_HandleTypeDef>
  gconfSetup(global_config_);
 80014b8:	487c      	ldr	r0, [pc, #496]	@ (80016ac <main+0x4a4>)
 80014ba:	f006 fc29 	bl	8007d10 <_Z10gconfSetupR12GlobalConfig>
  cconfSetup(chopper_config_, USTEP);
 80014be:	2104      	movs	r1, #4
 80014c0:	487b      	ldr	r0, [pc, #492]	@ (80016b0 <main+0x4a8>)
 80014c2:	f006 fc2b 	bl	8007d1c <_Z10cconfSetupR13ChopperConfigh>
  currentSetup(driver_current_, hold_current, current);
 80014c6:	4b7b      	ldr	r3, [pc, #492]	@ (80016b4 <main+0x4ac>)
 80014c8:	487b      	ldr	r0, [pc, #492]	@ (80016b8 <main+0x4b0>)
 80014ca:	781a      	ldrb	r2, [r3, #0]
 80014cc:	4b7b      	ldr	r3, [pc, #492]	@ (80016bc <main+0x4b4>)
	if (string_received)
 80014ce:	4d7c      	ldr	r5, [pc, #496]	@ (80016c0 <main+0x4b8>)
  currentSetup(driver_current_, hold_current, current);
 80014d0:	7819      	ldrb	r1, [r3, #0]
 80014d2:	f006 fc2f 	bl	8007d34 <_Z12currentSetupR13DriverCurrenthh>
  coolSetup(cool_config_);
 80014d6:	487b      	ldr	r0, [pc, #492]	@ (80016c4 <main+0x4bc>)
 80014d8:	f006 fc39 	bl	8007d4e <_Z9coolSetupR10CoolConfig>
  write(0x14, 300); // tcoolthrs
 80014dc:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80014e0:	2014      	movs	r0, #20
 80014e2:	f006 fbc1 	bl	8007c68 <_Z5writehm>
  write(0x40, 70); // sgthrs
 80014e6:	2146      	movs	r1, #70	@ 0x46
 80014e8:	2040      	movs	r0, #64	@ 0x40
 80014ea:	f006 fbbd 	bl	8007c68 <_Z5writehm>
  write(0x22, 0);
 80014ee:	4621      	mov	r1, r4
 80014f0:	2022      	movs	r0, #34	@ 0x22
 80014f2:	f006 fbb9 	bl	8007c68 <_Z5writehm>
  write(0x13, 40); // tpwmthrs
 80014f6:	2128      	movs	r1, #40	@ 0x28
 80014f8:	2013      	movs	r0, #19
 80014fa:	f006 fbb5 	bl	8007c68 <_Z5writehm>
  Stepper_Enable(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f006 fac0 	bl	8007a84 <_Z14Stepper_Enableh>
  Stepper_SetSpeed(speed_default);
 8001504:	4b70      	ldr	r3, [pc, #448]	@ (80016c8 <main+0x4c0>)
			rotator_move(90);
 8001506:	4f71      	ldr	r7, [pc, #452]	@ (80016cc <main+0x4c4>)
  Stepper_SetSpeed(speed_default);
 8001508:	8818      	ldrh	r0, [r3, #0]
 800150a:	f006 fadb 	bl	8007ac4 <_Z16Stepper_SetSpeedm>
  Data[0] = 0x10; send_int32(6400, Data + 1); Data[5] = 0;
 800150e:	2310      	movs	r3, #16
 8001510:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8001514:	f10d 0131 	add.w	r1, sp, #49	@ 0x31
 8001518:	f88d 3030 	strb.w	r3, [sp, #48]	@ 0x30
 800151c:	f006 f9ae 	bl	800787c <_Z10send_int32lPh>
 8001520:	f88d 4035 	strb.w	r4, [sp, #53]	@ 0x35
	if (stall_flag) {
 8001524:	4e6a      	ldr	r6, [pc, #424]	@ (80016d0 <main+0x4c8>)
 8001526:	7833      	ldrb	r3, [r6, #0]
 8001528:	b11b      	cbz	r3, 8001532 <main+0x32a>
		rotator_reset();
 800152a:	f006 fb0f 	bl	8007b4c <_Z13rotator_resetv>
		stall_flag = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	7033      	strb	r3, [r6, #0]
	HAL_GPIO_TogglePin(STAT_GPIO_Port, STAT_Pin);
 8001532:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001536:	4867      	ldr	r0, [pc, #412]	@ (80016d4 <main+0x4cc>)
 8001538:	f002 f966 	bl	8003808 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 800153c:	20c8      	movs	r0, #200	@ 0xc8
 800153e:	f000 fda7 	bl	8002090 <HAL_Delay>
	if (string_received)
 8001542:	782b      	ldrb	r3, [r5, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	f000 8085 	beq.w	8001654 <main+0x44c>
		printf("Received: %s\r\n", received_string);
 800154a:	4963      	ldr	r1, [pc, #396]	@ (80016d8 <main+0x4d0>)
 800154c:	4863      	ldr	r0, [pc, #396]	@ (80016dc <main+0x4d4>)
 800154e:	f007 f97d 	bl	800884c <iprintf>
		if (strcmp(received_string, "m") == 0) {
 8001552:	4963      	ldr	r1, [pc, #396]	@ (80016e0 <main+0x4d8>)
 8001554:	4860      	ldr	r0, [pc, #384]	@ (80016d8 <main+0x4d0>)
 8001556:	f7fe fdfb 	bl	8000150 <strcmp>
 800155a:	2800      	cmp	r0, #0
 800155c:	f040 8083 	bne.w	8001666 <main+0x45e>
			Stepper_Move(100000);
 8001560:	4860      	ldr	r0, [pc, #384]	@ (80016e4 <main+0x4dc>)
 8001562:	f006 fa31 	bl	80079c8 <_Z12Stepper_Movel>
		if (strcmp(received_string, "modtest0") == 0) {
 8001566:	4960      	ldr	r1, [pc, #384]	@ (80016e8 <main+0x4e0>)
 8001568:	485b      	ldr	r0, [pc, #364]	@ (80016d8 <main+0x4d0>)
 800156a:	f7fe fdf1 	bl	8000150 <strcmp>
 800156e:	b980      	cbnz	r0, 8001592 <main+0x38a>
			Data[0] = 0x01; Data[1] = 0x02; Data[2] = 0;
 8001570:	f240 2301 	movw	r3, #513	@ 0x201
 8001574:	f88d 0032 	strb.w	r0, [sp, #50]	@ 0x32
			send_int32(6400, Data + 3);
 8001578:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800157c:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
			Data[0] = 0x01; Data[1] = 0x02; Data[2] = 0;
 8001580:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
			send_int32(6400, Data + 3);
 8001584:	f006 f97a 	bl	800787c <_Z10send_int32lPh>
			CAN_Tx(Data, 8, 0x001);
 8001588:	2201      	movs	r2, #1
 800158a:	2108      	movs	r1, #8
 800158c:	a80c      	add	r0, sp, #48	@ 0x30
 800158e:	f006 f905 	bl	800779c <_Z6CAN_TxPhht>
		} if (strcmp(received_string, "modtest1") == 0) {
 8001592:	4956      	ldr	r1, [pc, #344]	@ (80016ec <main+0x4e4>)
 8001594:	4850      	ldr	r0, [pc, #320]	@ (80016d8 <main+0x4d0>)
 8001596:	f7fe fddb 	bl	8000150 <strcmp>
 800159a:	b988      	cbnz	r0, 80015c0 <main+0x3b8>
			Data[0] = 0x01; Data[1] = 0x02; Data[2] = 1;
 800159c:	f240 2301 	movw	r3, #513	@ 0x201
 80015a0:	2401      	movs	r4, #1
			send_int32(6400, Data + 3);
 80015a2:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80015a6:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
			Data[0] = 0x01; Data[1] = 0x02; Data[2] = 1;
 80015aa:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
 80015ae:	f88d 4032 	strb.w	r4, [sp, #50]	@ 0x32
			send_int32(6400, Data + 3);
 80015b2:	f006 f963 	bl	800787c <_Z10send_int32lPh>
			CAN_Tx(Data, 8, 0x001);
 80015b6:	4622      	mov	r2, r4
 80015b8:	2108      	movs	r1, #8
 80015ba:	a80c      	add	r0, sp, #48	@ 0x30
 80015bc:	f006 f8ee 	bl	800779c <_Z6CAN_TxPhht>
		if (strcmp(received_string, "m1") == 0) {
 80015c0:	494b      	ldr	r1, [pc, #300]	@ (80016f0 <main+0x4e8>)
 80015c2:	4845      	ldr	r0, [pc, #276]	@ (80016d8 <main+0x4d0>)
 80015c4:	f7fe fdc4 	bl	8000150 <strcmp>
 80015c8:	b990      	cbnz	r0, 80015f0 <main+0x3e8>
			Data[0] = 0x02; Data[1] = 0x01; Data[2] = 0; Data[5] = 0;
 80015ca:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80015ce:	f88d 0032 	strb.w	r0, [sp, #50]	@ 0x32
 80015d2:	f88d 0035 	strb.w	r0, [sp, #53]	@ 0x35
			send_int16(1800, Data + 3);
 80015d6:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 80015da:	f44f 60e1 	mov.w	r0, #1800	@ 0x708
			Data[0] = 0x02; Data[1] = 0x01; Data[2] = 0; Data[5] = 0;
 80015de:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
			send_int16(1800, Data + 3);
 80015e2:	f006 f953 	bl	800788c <_Z10send_int16sPh>
			CAN_Tx(Data, 8, 0x001);
 80015e6:	2201      	movs	r2, #1
 80015e8:	2108      	movs	r1, #8
 80015ea:	a80c      	add	r0, sp, #48	@ 0x30
 80015ec:	f006 f8d6 	bl	800779c <_Z6CAN_TxPhht>
		} if (strcmp(received_string, "m2") == 0) {
 80015f0:	4940      	ldr	r1, [pc, #256]	@ (80016f4 <main+0x4ec>)
 80015f2:	4839      	ldr	r0, [pc, #228]	@ (80016d8 <main+0x4d0>)
 80015f4:	f7fe fdac 	bl	8000150 <strcmp>
 80015f8:	b998      	cbnz	r0, 8001622 <main+0x41a>
			Data[0] = 0x02; Data[1] = 0x01; Data[2] = 1; Data[5] = 0;
 80015fa:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80015fe:	2401      	movs	r4, #1
 8001600:	f88d 0035 	strb.w	r0, [sp, #53]	@ 0x35
			send_int16(1800, Data + 3);
 8001604:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8001608:	f44f 60e1 	mov.w	r0, #1800	@ 0x708
			Data[0] = 0x02; Data[1] = 0x01; Data[2] = 1; Data[5] = 0;
 800160c:	f8ad 3030 	strh.w	r3, [sp, #48]	@ 0x30
 8001610:	f88d 4032 	strb.w	r4, [sp, #50]	@ 0x32
			send_int16(1800, Data + 3);
 8001614:	f006 f93a 	bl	800788c <_Z10send_int16sPh>
			CAN_Tx(Data, 8, 0x001);
 8001618:	4622      	mov	r2, r4
 800161a:	2108      	movs	r1, #8
 800161c:	a80c      	add	r0, sp, #48	@ 0x30
 800161e:	f006 f8bd 	bl	800779c <_Z6CAN_TxPhht>
		if (strcmp(received_string, "motest") == 0) {
 8001622:	4935      	ldr	r1, [pc, #212]	@ (80016f8 <main+0x4f0>)
 8001624:	482c      	ldr	r0, [pc, #176]	@ (80016d8 <main+0x4d0>)
 8001626:	f7fe fd93 	bl	8000150 <strcmp>
 800162a:	4604      	mov	r4, r0
 800162c:	b980      	cbnz	r0, 8001650 <main+0x448>
			Data[0] = 0x10; send_int32(6400, Data + 1); Data[5] = 0;
 800162e:	2310      	movs	r3, #16
 8001630:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 8001634:	f10d 0131 	add.w	r1, sp, #49	@ 0x31
 8001638:	f88d 3030 	strb.w	r3, [sp, #48]	@ 0x30
 800163c:	f006 f91e 	bl	800787c <_Z10send_int32lPh>
			CAN_Tx(Data, 8, 0x100);
 8001640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001644:	2108      	movs	r1, #8
 8001646:	a80c      	add	r0, sp, #48	@ 0x30
			Data[0] = 0x10; send_int32(6400, Data + 1); Data[5] = 0;
 8001648:	f88d 4035 	strb.w	r4, [sp, #53]	@ 0x35
			CAN_Tx(Data, 8, 0x100);
 800164c:	f006 f8a6 	bl	800779c <_Z6CAN_TxPhht>
		string_received = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	702b      	strb	r3, [r5, #0]
	if (stepper.current_steps > USTEP_RATE) {
 8001654:	4b29      	ldr	r3, [pc, #164]	@ (80016fc <main+0x4f4>)
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	2b10      	cmp	r3, #16
 800165a:	f67f af64 	bls.w	8001526 <main+0x31e>
		read(0x41);
 800165e:	2041      	movs	r0, #65	@ 0x41
 8001660:	f006 fb7c 	bl	8007d5c <_Z4readh>
 8001664:	e75e      	b.n	8001524 <main+0x31c>
		} else if (strcmp(received_string, "dis") == 0) {
 8001666:	4926      	ldr	r1, [pc, #152]	@ (8001700 <main+0x4f8>)
 8001668:	481b      	ldr	r0, [pc, #108]	@ (80016d8 <main+0x4d0>)
 800166a:	f7fe fd71 	bl	8000150 <strcmp>
 800166e:	2800      	cmp	r0, #0
 8001670:	d148      	bne.n	8001704 <main+0x4fc>
			Stepper_Enable(1);
 8001672:	f006 fa07 	bl	8007a84 <_Z14Stepper_Enableh>
 8001676:	e776      	b.n	8001566 <main+0x35e>
 8001678:	20000564 	.word	0x20000564
 800167c:	40006400 	.word	0x40006400
 8001680:	20000320 	.word	0x20000320
 8001684:	40004800 	.word	0x40004800
 8001688:	20000440 	.word	0x20000440
 800168c:	40012c00 	.word	0x40012c00
 8001690:	200003f8 	.word	0x200003f8
 8001694:	40000800 	.word	0x40000800
 8001698:	20000368 	.word	0x20000368
 800169c:	40004400 	.word	0x40004400
 80016a0:	200003b0 	.word	0x200003b0
 80016a4:	40013800 	.word	0x40013800
 80016a8:	20000275 	.word	0x20000275
 80016ac:	20000640 	.word	0x20000640
 80016b0:	2000063c 	.word	0x2000063c
 80016b4:	20000010 	.word	0x20000010
 80016b8:	20000638 	.word	0x20000638
 80016bc:	2000000e 	.word	0x2000000e
 80016c0:	20000210 	.word	0x20000210
 80016c4:	20000634 	.word	0x20000634
 80016c8:	2000000c 	.word	0x2000000c
 80016cc:	42b40000 	.word	0x42b40000
 80016d0:	200001fc 	.word	0x200001fc
 80016d4:	40010c00 	.word	0x40010c00
 80016d8:	20000211 	.word	0x20000211
 80016dc:	0800a851 	.word	0x0800a851
 80016e0:	0800a860 	.word	0x0800a860
 80016e4:	000186a0 	.word	0x000186a0
 80016e8:	0800a886 	.word	0x0800a886
 80016ec:	0800a88f 	.word	0x0800a88f
 80016f0:	0800a898 	.word	0x0800a898
 80016f4:	0800a89b 	.word	0x0800a89b
 80016f8:	0800a89e 	.word	0x0800a89e
 80016fc:	200005f8 	.word	0x200005f8
 8001700:	0800a862 	.word	0x0800a862
		} else if (strcmp(received_string, "ena") == 0) {
 8001704:	4930      	ldr	r1, [pc, #192]	@ (80017c8 <main+0x5c0>)
 8001706:	4831      	ldr	r0, [pc, #196]	@ (80017cc <main+0x5c4>)
 8001708:	f7fe fd22 	bl	8000150 <strcmp>
 800170c:	b908      	cbnz	r0, 8001712 <main+0x50a>
			Stepper_Enable(1);
 800170e:	2001      	movs	r0, #1
 8001710:	e7af      	b.n	8001672 <main+0x46a>
		} else if (strcmp(received_string, "r") == 0) {
 8001712:	492f      	ldr	r1, [pc, #188]	@ (80017d0 <main+0x5c8>)
 8001714:	482d      	ldr	r0, [pc, #180]	@ (80017cc <main+0x5c4>)
 8001716:	f7fe fd1b 	bl	8000150 <strcmp>
 800171a:	b918      	cbnz	r0, 8001724 <main+0x51c>
			read(0x12);
 800171c:	2012      	movs	r0, #18
			read(0x41);
 800171e:	f006 fb1d 	bl	8007d5c <_Z4readh>
 8001722:	e720      	b.n	8001566 <main+0x35e>
		} else if (strcmp(received_string, "st") == 0) {
 8001724:	492b      	ldr	r1, [pc, #172]	@ (80017d4 <main+0x5cc>)
 8001726:	4829      	ldr	r0, [pc, #164]	@ (80017cc <main+0x5c4>)
 8001728:	f7fe fd12 	bl	8000150 <strcmp>
 800172c:	b910      	cbnz	r0, 8001734 <main+0x52c>
			Stepper_Stop();
 800172e:	f006 f975 	bl	8007a1c <_Z12Stepper_Stopv>
 8001732:	e718      	b.n	8001566 <main+0x35e>
		else if (strcmp(received_string, "h0") == 0) {
 8001734:	4928      	ldr	r1, [pc, #160]	@ (80017d8 <main+0x5d0>)
 8001736:	4825      	ldr	r0, [pc, #148]	@ (80017cc <main+0x5c4>)
 8001738:	f7fe fd0a 	bl	8000150 <strcmp>
 800173c:	b910      	cbnz	r0, 8001744 <main+0x53c>
			home(1);
 800173e:	f006 f9e1 	bl	8007b04 <_Z4homeh>
 8001742:	e710      	b.n	8001566 <main+0x35e>
		} else if (strcmp(received_string, "h1") == 0) {
 8001744:	4925      	ldr	r1, [pc, #148]	@ (80017dc <main+0x5d4>)
 8001746:	4821      	ldr	r0, [pc, #132]	@ (80017cc <main+0x5c4>)
 8001748:	f7fe fd02 	bl	8000150 <strcmp>
 800174c:	b908      	cbnz	r0, 8001752 <main+0x54a>
			home(1);
 800174e:	2001      	movs	r0, #1
 8001750:	e7f5      	b.n	800173e <main+0x536>
		} else if (strcmp(received_string, "home") == 0) {
 8001752:	4923      	ldr	r1, [pc, #140]	@ (80017e0 <main+0x5d8>)
 8001754:	481d      	ldr	r0, [pc, #116]	@ (80017cc <main+0x5c4>)
 8001756:	f7fe fcfb 	bl	8000150 <strcmp>
 800175a:	b910      	cbnz	r0, 8001762 <main+0x55a>
			full_home();
 800175c:	f006 fa40 	bl	8007be0 <_Z9full_homev>
 8001760:	e701      	b.n	8001566 <main+0x35e>
		} else if (strcmp(received_string, "90") == 0) {
 8001762:	4920      	ldr	r1, [pc, #128]	@ (80017e4 <main+0x5dc>)
 8001764:	4819      	ldr	r0, [pc, #100]	@ (80017cc <main+0x5c4>)
 8001766:	f7fe fcf3 	bl	8000150 <strcmp>
 800176a:	b918      	cbnz	r0, 8001774 <main+0x56c>
			rotator_move(90);
 800176c:	4638      	mov	r0, r7
			rotator_move(0);
 800176e:	f006 fa41 	bl	8007bf4 <_Z12rotator_movef>
 8001772:	e6f8      	b.n	8001566 <main+0x35e>
		} else if (strcmp(received_string, "45") == 0) {
 8001774:	491c      	ldr	r1, [pc, #112]	@ (80017e8 <main+0x5e0>)
 8001776:	4815      	ldr	r0, [pc, #84]	@ (80017cc <main+0x5c4>)
 8001778:	f7fe fcea 	bl	8000150 <strcmp>
 800177c:	b908      	cbnz	r0, 8001782 <main+0x57a>
			rotator_move(45);
 800177e:	481b      	ldr	r0, [pc, #108]	@ (80017ec <main+0x5e4>)
 8001780:	e7f5      	b.n	800176e <main+0x566>
		} else if (strcmp(received_string, "0") == 0) {
 8001782:	491b      	ldr	r1, [pc, #108]	@ (80017f0 <main+0x5e8>)
 8001784:	4811      	ldr	r0, [pc, #68]	@ (80017cc <main+0x5c4>)
 8001786:	f7fe fce3 	bl	8000150 <strcmp>
 800178a:	b908      	cbnz	r0, 8001790 <main+0x588>
			rotator_move(0);
 800178c:	2000      	movs	r0, #0
 800178e:	e7ee      	b.n	800176e <main+0x566>
		else if (strcmp(received_string, "w") == 0) {
 8001790:	4918      	ldr	r1, [pc, #96]	@ (80017f4 <main+0x5ec>)
 8001792:	480e      	ldr	r0, [pc, #56]	@ (80017cc <main+0x5c4>)
 8001794:	f7fe fcdc 	bl	8000150 <strcmp>
 8001798:	4601      	mov	r1, r0
 800179a:	b918      	cbnz	r0, 80017a4 <main+0x59c>
			write(0x22, 16000);
 800179c:	2022      	movs	r0, #34	@ 0x22
 800179e:	f006 fa63 	bl	8007c68 <_Z5writehm>
 80017a2:	e6e0      	b.n	8001566 <main+0x35e>
		} else if (strcmp(received_string, "run") == 0) {
 80017a4:	4914      	ldr	r1, [pc, #80]	@ (80017f8 <main+0x5f0>)
 80017a6:	4809      	ldr	r0, [pc, #36]	@ (80017cc <main+0x5c4>)
 80017a8:	f7fe fcd2 	bl	8000150 <strcmp>
 80017ac:	b910      	cbnz	r0, 80017b4 <main+0x5ac>
			write(0x22, 16000);
 80017ae:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 80017b2:	e7f3      	b.n	800179c <main+0x594>
		} else if (strcmp(received_string, "sg") == 0) {
 80017b4:	4911      	ldr	r1, [pc, #68]	@ (80017fc <main+0x5f4>)
 80017b6:	4805      	ldr	r0, [pc, #20]	@ (80017cc <main+0x5c4>)
 80017b8:	f7fe fcca 	bl	8000150 <strcmp>
 80017bc:	2800      	cmp	r0, #0
 80017be:	f47f aed2 	bne.w	8001566 <main+0x35e>
			read(0x41);
 80017c2:	2041      	movs	r0, #65	@ 0x41
 80017c4:	e7ab      	b.n	800171e <main+0x516>
 80017c6:	bf00      	nop
 80017c8:	0800a866 	.word	0x0800a866
 80017cc:	20000211 	.word	0x20000211
 80017d0:	0800a86a 	.word	0x0800a86a
 80017d4:	0800a8a2 	.word	0x0800a8a2
 80017d8:	0800a86c 	.word	0x0800a86c
 80017dc:	0800a86f 	.word	0x0800a86f
 80017e0:	0800a872 	.word	0x0800a872
 80017e4:	0800a877 	.word	0x0800a877
 80017e8:	0800a87a 	.word	0x0800a87a
 80017ec:	42340000 	.word	0x42340000
 80017f0:	0800a878 	.word	0x0800a878
 80017f4:	0800a87d 	.word	0x0800a87d
 80017f8:	0800a87f 	.word	0x0800a87f
 80017fc:	0800a883 	.word	0x0800a883

08001800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001806:	4b15      	ldr	r3, [pc, #84]	@ (800185c <HAL_MspInit+0x5c>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	4a14      	ldr	r2, [pc, #80]	@ (800185c <HAL_MspInit+0x5c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6193      	str	r3, [r2, #24]
 8001812:	4b12      	ldr	r3, [pc, #72]	@ (800185c <HAL_MspInit+0x5c>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <HAL_MspInit+0x5c>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a0e      	ldr	r2, [pc, #56]	@ (800185c <HAL_MspInit+0x5c>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b0c      	ldr	r3, [pc, #48]	@ (800185c <HAL_MspInit+0x5c>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001836:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_MspInit+0x60>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4a04      	ldr	r2, [pc, #16]	@ (8001860 <HAL_MspInit+0x60>)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40021000 	.word	0x40021000
 8001860:	40010000 	.word	0x40010000

08001864 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	@ 0x28
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a2d      	ldr	r2, [pc, #180]	@ (8001934 <HAL_CAN_MspInit+0xd0>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d153      	bne.n	800192c <HAL_CAN_MspInit+0xc8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001884:	4b2c      	ldr	r3, [pc, #176]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	4a2b      	ldr	r2, [pc, #172]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 800188a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800188e:	61d3      	str	r3, [r2, #28]
 8001890:	4b29      	ldr	r3, [pc, #164]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001898:	613b      	str	r3, [r7, #16]
 800189a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189c:	4b26      	ldr	r3, [pc, #152]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a25      	ldr	r2, [pc, #148]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 80018a2:	f043 0308 	orr.w	r3, r3, #8
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <HAL_CAN_MspInit+0xd4>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0308 	and.w	r3, r3, #8
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80018b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	481c      	ldr	r0, [pc, #112]	@ (800193c <HAL_CAN_MspInit+0xd8>)
 80018ca:	f001 fe01 	bl	80034d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d4:	2302      	movs	r3, #2
 80018d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4816      	ldr	r0, [pc, #88]	@ (800193c <HAL_CAN_MspInit+0xd8>)
 80018e4:	f001 fdf4 	bl	80034d0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80018e8:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <HAL_CAN_MspInit+0xdc>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f0:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80018fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
 8001906:	4a0e      	ldr	r2, [pc, #56]	@ (8001940 <HAL_CAN_MspInit+0xdc>)
 8001908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800190a:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800190c:	2200      	movs	r2, #0
 800190e:	2100      	movs	r1, #0
 8001910:	2014      	movs	r0, #20
 8001912:	f001 faf8 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001916:	2014      	movs	r0, #20
 8001918:	f001 fb11 	bl	8002f3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2100      	movs	r1, #0
 8001920:	2015      	movs	r0, #21
 8001922:	f001 faf0 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001926:	2015      	movs	r0, #21
 8001928:	f001 fb09 	bl	8002f3e <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800192c:	bf00      	nop
 800192e:	3728      	adds	r7, #40	@ 0x28
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40006400 	.word	0x40006400
 8001938:	40021000 	.word	0x40021000
 800193c:	40010c00 	.word	0x40010c00
 8001940:	40010000 	.word	0x40010000

08001944 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a45      	ldr	r2, [pc, #276]	@ (8001a74 <HAL_I2C_MspInit+0x130>)
 8001960:	4293      	cmp	r3, r2
 8001962:	f040 8082 	bne.w	8001a6a <HAL_I2C_MspInit+0x126>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001966:	4b44      	ldr	r3, [pc, #272]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	4a43      	ldr	r2, [pc, #268]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 800196c:	f043 0308 	orr.w	r3, r3, #8
 8001970:	6193      	str	r3, [r2, #24]
 8001972:	4b41      	ldr	r3, [pc, #260]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f003 0308 	and.w	r3, r3, #8
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800197e:	23c0      	movs	r3, #192	@ 0xc0
 8001980:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001982:	2312      	movs	r3, #18
 8001984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001986:	2303      	movs	r3, #3
 8001988:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800198a:	f107 0310 	add.w	r3, r7, #16
 800198e:	4619      	mov	r1, r3
 8001990:	483a      	ldr	r0, [pc, #232]	@ (8001a7c <HAL_I2C_MspInit+0x138>)
 8001992:	f001 fd9d 	bl	80034d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001996:	4b38      	ldr	r3, [pc, #224]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	4a37      	ldr	r2, [pc, #220]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 800199c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019a0:	61d3      	str	r3, [r2, #28]
 80019a2:	4b35      	ldr	r3, [pc, #212]	@ (8001a78 <HAL_I2C_MspInit+0x134>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80019ae:	4b34      	ldr	r3, [pc, #208]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019b0:	4a34      	ldr	r2, [pc, #208]	@ (8001a84 <HAL_I2C_MspInit+0x140>)
 80019b2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019b4:	4b32      	ldr	r3, [pc, #200]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ba:	4b31      	ldr	r3, [pc, #196]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019c2:	2280      	movs	r2, #128	@ 0x80
 80019c4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80019d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80019d8:	4b29      	ldr	r3, [pc, #164]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019de:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80019e0:	4827      	ldr	r0, [pc, #156]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019e2:	f001 fac7 	bl	8002f74 <HAL_DMA_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_I2C_MspInit+0xac>
    {
      Error_Handler();
 80019ec:	f7ff fbd6 	bl	800119c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a23      	ldr	r2, [pc, #140]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80019f6:	4a22      	ldr	r2, [pc, #136]	@ (8001a80 <HAL_I2C_MspInit+0x13c>)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80019fc:	4b22      	ldr	r3, [pc, #136]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 80019fe:	4a23      	ldr	r2, [pc, #140]	@ (8001a8c <HAL_I2C_MspInit+0x148>)
 8001a00:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a02:	4b21      	ldr	r3, [pc, #132]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a04:	2210      	movs	r2, #16
 8001a06:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a08:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a10:	2280      	movs	r2, #128	@ 0x80
 8001a12:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a14:	4b1c      	ldr	r3, [pc, #112]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a26:	4b18      	ldr	r3, [pc, #96]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a28:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a2c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001a2e:	4816      	ldr	r0, [pc, #88]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a30:	f001 faa0 	bl	8002f74 <HAL_DMA_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_I2C_MspInit+0xfa>
    {
      Error_Handler();
 8001a3a:	f7ff fbaf 	bl	800119c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a11      	ldr	r2, [pc, #68]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a42:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a44:	4a10      	ldr	r2, [pc, #64]	@ (8001a88 <HAL_I2C_MspInit+0x144>)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	201f      	movs	r0, #31
 8001a50:	f001 fa59 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001a54:	201f      	movs	r0, #31
 8001a56:	f001 fa72 	bl	8002f3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	2020      	movs	r0, #32
 8001a60:	f001 fa51 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001a64:	2020      	movs	r0, #32
 8001a66:	f001 fa6a 	bl	8002f3e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3720      	adds	r7, #32
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40005400 	.word	0x40005400
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40010c00 	.word	0x40010c00
 8001a80:	200004cc 	.word	0x200004cc
 8001a84:	40020080 	.word	0x40020080
 8001a88:	20000488 	.word	0x20000488
 8001a8c:	4002006c 	.word	0x4002006c

08001a90 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a16      	ldr	r2, [pc, #88]	@ (8001af8 <HAL_TIM_Base_MspInit+0x68>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d10c      	bne.n	8001abc <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aa2:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	4a15      	ldr	r2, [pc, #84]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001aa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aac:	6193      	str	r3, [r2, #24]
 8001aae:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001aba:	e018      	b.n	8001aee <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM4)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0f      	ldr	r2, [pc, #60]	@ (8001b00 <HAL_TIM_Base_MspInit+0x70>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d113      	bne.n	8001aee <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	4a0c      	ldr	r2, [pc, #48]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001acc:	f043 0304 	orr.w	r3, r3, #4
 8001ad0:	61d3      	str	r3, [r2, #28]
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <HAL_TIM_Base_MspInit+0x6c>)
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	f003 0304 	and.w	r3, r3, #4
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	201e      	movs	r0, #30
 8001ae4:	f001 fa0f 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ae8:	201e      	movs	r0, #30
 8001aea:	f001 fa28 	bl	8002f3e <HAL_NVIC_EnableIRQ>
}
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40012c00 	.word	0x40012c00
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40000800 	.word	0x40000800

08001b04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08c      	sub	sp, #48	@ 0x30
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0320 	add.w	r3, r7, #32
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a6e      	ldr	r2, [pc, #440]	@ (8001cd8 <HAL_UART_MspInit+0x1d4>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d132      	bne.n	8001b8a <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b24:	4b6d      	ldr	r3, [pc, #436]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	4a6c      	ldr	r2, [pc, #432]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b2e:	6193      	str	r3, [r2, #24]
 8001b30:	4b6a      	ldr	r3, [pc, #424]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b38:	61fb      	str	r3, [r7, #28]
 8001b3a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3c:	4b67      	ldr	r3, [pc, #412]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a66      	ldr	r2, [pc, #408]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b64      	ldr	r3, [pc, #400]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	61bb      	str	r3, [r7, #24]
 8001b52:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0320 	add.w	r3, r7, #32
 8001b66:	4619      	mov	r1, r3
 8001b68:	485d      	ldr	r0, [pc, #372]	@ (8001ce0 <HAL_UART_MspInit+0x1dc>)
 8001b6a:	f001 fcb1 	bl	80034d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b74:	2300      	movs	r3, #0
 8001b76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 0320 	add.w	r3, r7, #32
 8001b80:	4619      	mov	r1, r3
 8001b82:	4857      	ldr	r0, [pc, #348]	@ (8001ce0 <HAL_UART_MspInit+0x1dc>)
 8001b84:	f001 fca4 	bl	80034d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b88:	e0a2      	b.n	8001cd0 <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART2)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a55      	ldr	r2, [pc, #340]	@ (8001ce4 <HAL_UART_MspInit+0x1e0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d138      	bne.n	8001c06 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b94:	4b51      	ldr	r3, [pc, #324]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b96:	69db      	ldr	r3, [r3, #28]
 8001b98:	4a50      	ldr	r2, [pc, #320]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b9e:	61d3      	str	r3, [r2, #28]
 8001ba0:	4b4e      	ldr	r3, [pc, #312]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bac:	4b4b      	ldr	r3, [pc, #300]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	4a4a      	ldr	r2, [pc, #296]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001bb2:	f043 0304 	orr.w	r3, r3, #4
 8001bb6:	6193      	str	r3, [r2, #24]
 8001bb8:	4b48      	ldr	r3, [pc, #288]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0304 	and.w	r3, r3, #4
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001bd0:	f107 0320 	add.w	r3, r7, #32
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4842      	ldr	r0, [pc, #264]	@ (8001ce0 <HAL_UART_MspInit+0x1dc>)
 8001bd8:	f001 fc7a 	bl	80034d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001bdc:	2308      	movs	r3, #8
 8001bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001be8:	f107 0320 	add.w	r3, r7, #32
 8001bec:	4619      	mov	r1, r3
 8001bee:	483c      	ldr	r0, [pc, #240]	@ (8001ce0 <HAL_UART_MspInit+0x1dc>)
 8001bf0:	f001 fc6e 	bl	80034d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2026      	movs	r0, #38	@ 0x26
 8001bfa:	f001 f984 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bfe:	2026      	movs	r0, #38	@ 0x26
 8001c00:	f001 f99d 	bl	8002f3e <HAL_NVIC_EnableIRQ>
}
 8001c04:	e064      	b.n	8001cd0 <HAL_UART_MspInit+0x1cc>
  else if(huart->Instance==USART3)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a37      	ldr	r2, [pc, #220]	@ (8001ce8 <HAL_UART_MspInit+0x1e4>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d15f      	bne.n	8001cd0 <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c10:	4b32      	ldr	r3, [pc, #200]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	4a31      	ldr	r2, [pc, #196]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c1a:	61d3      	str	r3, [r2, #28]
 8001c1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c1e:	69db      	ldr	r3, [r3, #28]
 8001c20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c28:	4b2c      	ldr	r3, [pc, #176]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c2e:	f043 0308 	orr.w	r3, r3, #8
 8001c32:	6193      	str	r3, [r2, #24]
 8001c34:	4b29      	ldr	r3, [pc, #164]	@ (8001cdc <HAL_UART_MspInit+0x1d8>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	f003 0308 	and.w	r3, r3, #8
 8001c3c:	60bb      	str	r3, [r7, #8]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4e:	f107 0320 	add.w	r3, r7, #32
 8001c52:	4619      	mov	r1, r3
 8001c54:	4825      	ldr	r0, [pc, #148]	@ (8001cec <HAL_UART_MspInit+0x1e8>)
 8001c56:	f001 fc3b 	bl	80034d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c60:	2300      	movs	r3, #0
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c68:	f107 0320 	add.w	r3, r7, #32
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	481f      	ldr	r0, [pc, #124]	@ (8001cec <HAL_UART_MspInit+0x1e8>)
 8001c70:	f001 fc2e 	bl	80034d0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001c74:	4b1e      	ldr	r3, [pc, #120]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c76:	4a1f      	ldr	r2, [pc, #124]	@ (8001cf4 <HAL_UART_MspInit+0x1f0>)
 8001c78:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c92:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001c98:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001ca4:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001ca6:	f001 f965 	bl	8002f74 <HAL_DMA_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_UART_MspInit+0x1b0>
      Error_Handler();
 8001cb0:	f7ff fa74 	bl	800119c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001cb8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cba:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf0 <HAL_UART_MspInit+0x1ec>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	2027      	movs	r0, #39	@ 0x27
 8001cc6:	f001 f91e 	bl	8002f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cca:	2027      	movs	r0, #39	@ 0x27
 8001ccc:	f001 f937 	bl	8002f3e <HAL_NVIC_EnableIRQ>
}
 8001cd0:	bf00      	nop
 8001cd2:	3730      	adds	r7, #48	@ 0x30
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010800 	.word	0x40010800
 8001ce4:	40004400 	.word	0x40004400
 8001ce8:	40004800 	.word	0x40004800
 8001cec:	40010c00 	.word	0x40010c00
 8001cf0:	200002dc 	.word	0x200002dc
 8001cf4:	40020030 	.word	0x40020030

08001cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <NMI_Handler+0x4>

08001d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <HardFault_Handler+0x4>

08001d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <MemManage_Handler+0x4>

08001d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bc80      	pop	{r7}
 8001d2a:	4770      	bx	lr

08001d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr

08001d44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d48:	f000 f986 	bl	8002058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <DMA1_Channel3_IRQHandler+0x10>)
 8001d56:	f001 fa7b 	bl	8003250 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200002dc 	.word	0x200002dc

08001d64 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <DMA1_Channel6_IRQHandler+0x10>)
 8001d6a:	f001 fa71 	bl	8003250 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	20000488 	.word	0x20000488

08001d78 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <DMA1_Channel7_IRQHandler+0x10>)
 8001d7e:	f001 fa67 	bl	8003250 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200004cc 	.word	0x200004cc

08001d8c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001d90:	4802      	ldr	r0, [pc, #8]	@ (8001d9c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001d92:	f000 fdbe 	bl	8002912 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000564 	.word	0x20000564

08001da0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001da4:	4802      	ldr	r0, [pc, #8]	@ (8001db0 <CAN1_RX1_IRQHandler+0x10>)
 8001da6:	f000 fdb4 	bl	8002912 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000564 	.word	0x20000564

08001db4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIAG_Pin);
 8001db8:	2020      	movs	r0, #32
 8001dba:	f001 fd3f 	bl	800383c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
	...

08001dc4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001dc8:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <TIM4_IRQHandler+0x10>)
 8001dca:	f004 f905 	bl	8005fd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200003f8 	.word	0x200003f8

08001dd8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001ddc:	4802      	ldr	r0, [pc, #8]	@ (8001de8 <I2C1_EV_IRQHandler+0x10>)
 8001dde:	f001 fe9d 	bl	8003b1c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000510 	.word	0x20000510

08001dec <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001df0:	4802      	ldr	r0, [pc, #8]	@ (8001dfc <I2C1_ER_IRQHandler+0x10>)
 8001df2:	f002 f804 	bl	8003dfe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001df6:	bf00      	nop
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	20000510 	.word	0x20000510

08001e00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e04:	4802      	ldr	r0, [pc, #8]	@ (8001e10 <USART2_IRQHandler+0x10>)
 8001e06:	f004 fd5d 	bl	80068c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000368 	.word	0x20000368

08001e14 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e18:	4802      	ldr	r0, [pc, #8]	@ (8001e24 <USART3_IRQHandler+0x10>)
 8001e1a:	f004 fd53 	bl	80068c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000320 	.word	0x20000320

08001e28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return 1;
 8001e2c:	2301      	movs	r3, #1
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr

08001e36 <_kill>:

int _kill(int pid, int sig)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e40:	f006 fd7c 	bl	800893c <__errno>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2216      	movs	r2, #22
 8001e48:	601a      	str	r2, [r3, #0]
  return -1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}

08001e56 <_exit>:

void _exit (int status)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b082      	sub	sp, #8
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e5e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff ffe7 	bl	8001e36 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <_exit+0x12>

08001e6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	e00a      	b.n	8001e94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e7e:	f3af 8000 	nop.w
 8001e82:	4601      	mov	r1, r0
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	1c5a      	adds	r2, r3, #1
 8001e88:	60ba      	str	r2, [r7, #8]
 8001e8a:	b2ca      	uxtb	r2, r1
 8001e8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3301      	adds	r3, #1
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	dbf0      	blt.n	8001e7e <_read+0x12>
  }

  return len;
 8001e9c:	687b      	ldr	r3, [r7, #4]
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3718      	adds	r7, #24
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001eae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ecc:	605a      	str	r2, [r3, #4]
  return 0;
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr

08001eda <_isatty>:

int _isatty(int file)
{
 8001eda:	b480      	push	{r7}
 8001edc:	b083      	sub	sp, #12
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ee2:	2301      	movs	r3, #1
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr

08001eee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bc80      	pop	{r7}
 8001f04:	4770      	bx	lr
	...

08001f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f10:	4a14      	ldr	r2, [pc, #80]	@ (8001f64 <_sbrk+0x5c>)
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <_sbrk+0x60>)
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <_sbrk+0x64>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d102      	bne.n	8001f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f24:	4b11      	ldr	r3, [pc, #68]	@ (8001f6c <_sbrk+0x64>)
 8001f26:	4a12      	ldr	r2, [pc, #72]	@ (8001f70 <_sbrk+0x68>)
 8001f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f2a:	4b10      	ldr	r3, [pc, #64]	@ (8001f6c <_sbrk+0x64>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d207      	bcs.n	8001f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f38:	f006 fd00 	bl	800893c <__errno>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	220c      	movs	r2, #12
 8001f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f46:	e009      	b.n	8001f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f48:	4b08      	ldr	r3, [pc, #32]	@ (8001f6c <_sbrk+0x64>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <_sbrk+0x64>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <_sbrk+0x64>)
 8001f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20005000 	.word	0x20005000
 8001f68:	00000400 	.word	0x00000400
 8001f6c:	2000058c 	.word	0x2000058c
 8001f70:	20000790 	.word	0x20000790

08001f74 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f80:	f7ff fff8 	bl	8001f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f84:	480b      	ldr	r0, [pc, #44]	@ (8001fb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f86:	490c      	ldr	r1, [pc, #48]	@ (8001fb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f88:	4a0c      	ldr	r2, [pc, #48]	@ (8001fbc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f8c:	e002      	b.n	8001f94 <LoopCopyDataInit>

08001f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f92:	3304      	adds	r3, #4

08001f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f98:	d3f9      	bcc.n	8001f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9a:	4a09      	ldr	r2, [pc, #36]	@ (8001fc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f9c:	4c09      	ldr	r4, [pc, #36]	@ (8001fc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa0:	e001      	b.n	8001fa6 <LoopFillZerobss>

08001fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa4:	3204      	adds	r2, #4

08001fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa8:	d3fb      	bcc.n	8001fa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001faa:	f006 fccd 	bl	8008948 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fae:	f7ff f92b 	bl	8001208 <main>
  bx lr
 8001fb2:	4770      	bx	lr
  ldr r0, =_sdata
 8001fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fbc:	0800ac6c 	.word	0x0800ac6c
  ldr r2, =_sbss
 8001fc0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001fc4:	20000790 	.word	0x20000790

08001fc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC1_2_IRQHandler>
	...

08001fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <HAL_Init+0x28>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a07      	ldr	r2, [pc, #28]	@ (8001ff4 <HAL_Init+0x28>)
 8001fd6:	f043 0310 	orr.w	r3, r3, #16
 8001fda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fdc:	2003      	movs	r0, #3
 8001fde:	f000 ff87 	bl	8002ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe2:	200f      	movs	r0, #15
 8001fe4:	f000 f808 	bl	8001ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe8:	f7ff fc0a 	bl	8001800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40022000 	.word	0x40022000

08001ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002000:	4b12      	ldr	r3, [pc, #72]	@ (800204c <HAL_InitTick+0x54>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_InitTick+0x58>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 ff9f 	bl	8002f5a <HAL_SYSTICK_Config>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e00e      	b.n	8002044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b0f      	cmp	r3, #15
 800202a:	d80a      	bhi.n	8002042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800202c:	2200      	movs	r2, #0
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002034:	f000 ff67 	bl	8002f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002038:	4a06      	ldr	r2, [pc, #24]	@ (8002054 <HAL_InitTick+0x5c>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
 8002040:	e000      	b.n	8002044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000000 	.word	0x20000000
 8002050:	20000008 	.word	0x20000008
 8002054:	20000004 	.word	0x20000004

08002058 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800205c:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_IncTick+0x1c>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <HAL_IncTick+0x20>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a03      	ldr	r2, [pc, #12]	@ (8002078 <HAL_IncTick+0x20>)
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	20000008 	.word	0x20000008
 8002078:	20000590 	.word	0x20000590

0800207c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return uwTick;
 8002080:	4b02      	ldr	r3, [pc, #8]	@ (800208c <HAL_GetTick+0x10>)
 8002082:	681b      	ldr	r3, [r3, #0]
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	20000590 	.word	0x20000590

08002090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002098:	f7ff fff0 	bl	800207c <HAL_GetTick>
 800209c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020a8:	d005      	beq.n	80020b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020aa:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <HAL_Delay+0x44>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4413      	add	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020b6:	bf00      	nop
 80020b8:	f7ff ffe0 	bl	800207c <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d8f7      	bhi.n	80020b8 <HAL_Delay+0x28>
  {
  }
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000008 	.word	0x20000008

080020d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e0ed      	b.n	80022c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff fbb4 	bl	8001864 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800210c:	f7ff ffb6 	bl	800207c <HAL_GetTick>
 8002110:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002112:	e012      	b.n	800213a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002114:	f7ff ffb2 	bl	800207c <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b0a      	cmp	r3, #10
 8002120:	d90b      	bls.n	800213a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002126:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2205      	movs	r2, #5
 8002132:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e0c5      	b.n	80022c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0e5      	beq.n	8002114 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f022 0202 	bic.w	r2, r2, #2
 8002156:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002158:	f7ff ff90 	bl	800207c <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800215e:	e012      	b.n	8002186 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002160:	f7ff ff8c 	bl	800207c <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b0a      	cmp	r3, #10
 800216c:	d90b      	bls.n	8002186 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2205      	movs	r2, #5
 800217e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e09f      	b.n	80022c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 0302 	and.w	r3, r3, #2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d1e5      	bne.n	8002160 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	7e1b      	ldrb	r3, [r3, #24]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d108      	bne.n	80021ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	e007      	b.n	80021be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	7e5b      	ldrb	r3, [r3, #25]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d108      	bne.n	80021d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	e007      	b.n	80021e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80021e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7e9b      	ldrb	r3, [r3, #26]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d108      	bne.n	8002202 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f042 0220 	orr.w	r2, r2, #32
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	e007      	b.n	8002212 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 0220 	bic.w	r2, r2, #32
 8002210:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	7edb      	ldrb	r3, [r3, #27]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d108      	bne.n	800222c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0210 	bic.w	r2, r2, #16
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e007      	b.n	800223c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f042 0210 	orr.w	r2, r2, #16
 800223a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7f1b      	ldrb	r3, [r3, #28]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d108      	bne.n	8002256 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0208 	orr.w	r2, r2, #8
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	e007      	b.n	8002266 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 0208 	bic.w	r2, r2, #8
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	7f5b      	ldrb	r3, [r3, #29]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d108      	bne.n	8002280 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f042 0204 	orr.w	r2, r2, #4
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	e007      	b.n	8002290 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 0204 	bic.w	r2, r2, #4
 800228e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68db      	ldr	r3, [r3, #12]
 8002298:	431a      	orrs	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	431a      	orrs	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	695b      	ldr	r3, [r3, #20]
 80022a4:	ea42 0103 	orr.w	r1, r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	1e5a      	subs	r2, r3, #1
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b087      	sub	sp, #28
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
 80022d6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022e4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80022e6:	7cfb      	ldrb	r3, [r7, #19]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d003      	beq.n	80022f4 <HAL_CAN_ConfigFilter+0x26>
 80022ec:	7cfb      	ldrb	r3, [r7, #19]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	f040 80aa 	bne.w	8002448 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80022fa:	f043 0201 	orr.w	r2, r3, #1
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	695b      	ldr	r3, [r3, #20]
 8002308:	f003 031f 	and.w	r3, r3, #31
 800230c:	2201      	movs	r2, #1
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	43db      	mvns	r3, r3
 800231e:	401a      	ands	r2, r3
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	69db      	ldr	r3, [r3, #28]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d123      	bne.n	8002376 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	401a      	ands	r2, r3
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002350:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	3248      	adds	r2, #72	@ 0x48
 8002356:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800236a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800236c:	6979      	ldr	r1, [r7, #20]
 800236e:	3348      	adds	r3, #72	@ 0x48
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	440b      	add	r3, r1
 8002374:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	2b01      	cmp	r3, #1
 800237c:	d122      	bne.n	80023c4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	431a      	orrs	r2, r3
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800239e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	3248      	adds	r2, #72	@ 0x48
 80023a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023ba:	6979      	ldr	r1, [r7, #20]
 80023bc:	3348      	adds	r3, #72	@ 0x48
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	440b      	add	r3, r1
 80023c2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d109      	bne.n	80023e0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	43db      	mvns	r3, r3
 80023d6:	401a      	ands	r2, r3
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80023de:	e007      	b.n	80023f0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	431a      	orrs	r2, r3
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d109      	bne.n	800240c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	43db      	mvns	r3, r3
 8002402:	401a      	ands	r2, r3
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800240a:	e007      	b.n	800241c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	431a      	orrs	r2, r3
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d107      	bne.n	8002434 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	431a      	orrs	r2, r3
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800243a:	f023 0201 	bic.w	r2, r3, #1
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	e006      	b.n	8002456 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
  }
}
 8002456:	4618      	mov	r0, r3
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b01      	cmp	r3, #1
 8002472:	d12e      	bne.n	80024d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2202      	movs	r2, #2
 8002478:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800248c:	f7ff fdf6 	bl	800207c <HAL_GetTick>
 8002490:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002492:	e012      	b.n	80024ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002494:	f7ff fdf2 	bl	800207c <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b0a      	cmp	r3, #10
 80024a0:	d90b      	bls.n	80024ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2205      	movs	r2, #5
 80024b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e012      	b.n	80024e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e5      	bne.n	8002494 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	e006      	b.n	80024e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
  }
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3710      	adds	r7, #16
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b089      	sub	sp, #36	@ 0x24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002506:	7ffb      	ldrb	r3, [r7, #31]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d003      	beq.n	8002514 <HAL_CAN_AddTxMessage+0x2c>
 800250c:	7ffb      	ldrb	r3, [r7, #31]
 800250e:	2b02      	cmp	r3, #2
 8002510:	f040 80ad 	bne.w	800266e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10a      	bne.n	8002534 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002524:	2b00      	cmp	r3, #0
 8002526:	d105      	bne.n	8002534 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8095 	beq.w	800265e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	0e1b      	lsrs	r3, r3, #24
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800253e:	2201      	movs	r2, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	409a      	lsls	r2, r3
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10d      	bne.n	800256c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800255a:	68f9      	ldr	r1, [r7, #12]
 800255c:	6809      	ldr	r1, [r1, #0]
 800255e:	431a      	orrs	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3318      	adds	r3, #24
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	440b      	add	r3, r1
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	e00f      	b.n	800258c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002576:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800257c:	68f9      	ldr	r1, [r7, #12]
 800257e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002580:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3318      	adds	r3, #24
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	440b      	add	r3, r1
 800258a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6819      	ldr	r1, [r3, #0]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	3318      	adds	r3, #24
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	440b      	add	r3, r1
 800259c:	3304      	adds	r3, #4
 800259e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	7d1b      	ldrb	r3, [r3, #20]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d111      	bne.n	80025cc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	3318      	adds	r3, #24
 80025b0:	011b      	lsls	r3, r3, #4
 80025b2:	4413      	add	r3, r2
 80025b4:	3304      	adds	r3, #4
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	6811      	ldr	r1, [r2, #0]
 80025bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	3318      	adds	r3, #24
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	440b      	add	r3, r1
 80025c8:	3304      	adds	r3, #4
 80025ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3307      	adds	r3, #7
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	061a      	lsls	r2, r3, #24
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3306      	adds	r3, #6
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	041b      	lsls	r3, r3, #16
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	3305      	adds	r3, #5
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	021b      	lsls	r3, r3, #8
 80025e6:	4313      	orrs	r3, r2
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	3204      	adds	r2, #4
 80025ec:	7812      	ldrb	r2, [r2, #0]
 80025ee:	4610      	mov	r0, r2
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	6811      	ldr	r1, [r2, #0]
 80025f4:	ea43 0200 	orr.w	r2, r3, r0
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	440b      	add	r3, r1
 80025fe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002602:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3303      	adds	r3, #3
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	061a      	lsls	r2, r3, #24
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3302      	adds	r3, #2
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	041b      	lsls	r3, r3, #16
 8002614:	431a      	orrs	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3301      	adds	r3, #1
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	4313      	orrs	r3, r2
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	7812      	ldrb	r2, [r2, #0]
 8002624:	4610      	mov	r0, r2
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	6811      	ldr	r1, [r2, #0]
 800262a:	ea43 0200 	orr.w	r2, r3, r0
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	440b      	add	r3, r1
 8002634:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002638:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3318      	adds	r3, #24
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	4413      	add	r3, r2
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	6811      	ldr	r1, [r2, #0]
 800264c:	f043 0201 	orr.w	r2, r3, #1
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	3318      	adds	r3, #24
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	440b      	add	r3, r1
 8002658:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800265a:	2300      	movs	r3, #0
 800265c:	e00e      	b.n	800267c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002662:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e006      	b.n	800267c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002672:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
  }
}
 800267c:	4618      	mov	r0, r3
 800267e:	3724      	adds	r7, #36	@ 0x24
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr

08002686 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002686:	b480      	push	{r7}
 8002688:	b087      	sub	sp, #28
 800268a:	af00      	add	r7, sp, #0
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	607a      	str	r2, [r7, #4]
 8002692:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f893 3020 	ldrb.w	r3, [r3, #32]
 800269a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800269c:	7dfb      	ldrb	r3, [r7, #23]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d003      	beq.n	80026aa <HAL_CAN_GetRxMessage+0x24>
 80026a2:	7dfb      	ldrb	r3, [r7, #23]
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	f040 8103 	bne.w	80028b0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10e      	bne.n	80026ce <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d116      	bne.n	80026ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e0f7      	b.n	80028be <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d107      	bne.n	80026ec <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e0e8      	b.n	80028be <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	331b      	adds	r3, #27
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	4413      	add	r3, r2
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0204 	and.w	r2, r3, #4
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10c      	bne.n	8002724 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	331b      	adds	r3, #27
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	4413      	add	r3, r2
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	0d5b      	lsrs	r3, r3, #21
 800271a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	e00b      	b.n	800273c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	331b      	adds	r3, #27
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	4413      	add	r3, r2
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	08db      	lsrs	r3, r3, #3
 8002734:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	331b      	adds	r3, #27
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	4413      	add	r3, r2
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0202 	and.w	r2, r3, #2
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	331b      	adds	r3, #27
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	4413      	add	r3, r2
 800275e:	3304      	adds	r3, #4
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2208      	movs	r2, #8
 800276e:	611a      	str	r2, [r3, #16]
 8002770:	e00b      	b.n	800278a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	331b      	adds	r3, #27
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	4413      	add	r3, r2
 800277e:	3304      	adds	r3, #4
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 020f 	and.w	r2, r3, #15
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	331b      	adds	r3, #27
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	4413      	add	r3, r2
 8002796:	3304      	adds	r3, #4
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	0a1b      	lsrs	r3, r3, #8
 800279c:	b2da      	uxtb	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	331b      	adds	r3, #27
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	4413      	add	r3, r2
 80027ae:	3304      	adds	r3, #4
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	0c1b      	lsrs	r3, r3, #16
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	011b      	lsls	r3, r3, #4
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	4413      	add	r3, r2
 80027da:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	0a1a      	lsrs	r2, r3, #8
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	3301      	adds	r3, #1
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	0c1a      	lsrs	r2, r3, #16
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	3302      	adds	r3, #2
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	4413      	add	r3, r2
 800280e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	0e1a      	lsrs	r2, r3, #24
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	3303      	adds	r3, #3
 800281a:	b2d2      	uxtb	r2, r2
 800281c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	4413      	add	r3, r2
 8002828:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	3304      	adds	r3, #4
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	011b      	lsls	r3, r3, #4
 800283e:	4413      	add	r3, r2
 8002840:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	0a1a      	lsrs	r2, r3, #8
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	3305      	adds	r3, #5
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	4413      	add	r3, r2
 800285a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	0c1a      	lsrs	r2, r3, #16
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	3306      	adds	r3, #6
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	4413      	add	r3, r2
 8002874:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	0e1a      	lsrs	r2, r3, #24
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	3307      	adds	r3, #7
 8002880:	b2d2      	uxtb	r2, r2
 8002882:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d108      	bne.n	800289c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68da      	ldr	r2, [r3, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f042 0220 	orr.w	r2, r2, #32
 8002898:	60da      	str	r2, [r3, #12]
 800289a:	e007      	b.n	80028ac <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691a      	ldr	r2, [r3, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0220 	orr.w	r2, r2, #32
 80028aa:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e006      	b.n	80028be <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
  }
}
 80028be:	4618      	mov	r0, r3
 80028c0:	371c      	adds	r7, #28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d002      	beq.n	80028e6 <HAL_CAN_ActivateNotification+0x1e>
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d109      	bne.n	80028fa <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	6959      	ldr	r1, [r3, #20]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	e006      	b.n	8002908 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fe:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
  }
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b08a      	sub	sp, #40	@ 0x28
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800294e:	6a3b      	ldr	r3, [r7, #32]
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d07c      	beq.n	8002a52 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d023      	beq.n	80029aa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2201      	movs	r2, #1
 8002968:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f983 	bl	8002c80 <HAL_CAN_TxMailbox0CompleteCallback>
 800297a:	e016      	b.n	80029aa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	2b00      	cmp	r3, #0
 8002984:	d004      	beq.n	8002990 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24
 800298e:	e00c      	b.n	80029aa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d004      	beq.n	80029a4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800299a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80029a2:	e002      	b.n	80029aa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f986 	bl	8002cb6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d024      	beq.n	80029fe <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d003      	beq.n	80029d0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f962 	bl	8002c92 <HAL_CAN_TxMailbox1CompleteCallback>
 80029ce:	e016      	b.n	80029fe <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d004      	beq.n	80029e4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80029da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80029e2:	e00c      	b.n	80029fe <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d004      	beq.n	80029f8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80029f6:	e002      	b.n	80029fe <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f965 	bl	8002cc8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d024      	beq.n	8002a52 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a10:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 f941 	bl	8002ca4 <HAL_CAN_TxMailbox2CompleteCallback>
 8002a22:	e016      	b.n	8002a52 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d004      	beq.n	8002a38 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a36:	e00c      	b.n	8002a52 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d004      	beq.n	8002a4c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a4a:	e002      	b.n	8002a52 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f944 	bl	8002cda <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	f003 0308 	and.w	r3, r3, #8
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00c      	beq.n	8002a76 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f003 0310 	and.w	r3, r3, #16
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d007      	beq.n	8002a76 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a6c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2210      	movs	r2, #16
 8002a74:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00b      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	f003 0308 	and.w	r3, r3, #8
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d006      	beq.n	8002a98 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2208      	movs	r2, #8
 8002a90:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f92a 	bl	8002cec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d009      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f004 fec5 	bl	8007840 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002ab6:	6a3b      	ldr	r3, [r7, #32]
 8002ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00c      	beq.n	8002ada <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	f003 0310 	and.w	r3, r3, #16
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002acc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ad0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2210      	movs	r2, #16
 8002ad8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00b      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d006      	beq.n	8002afc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2208      	movs	r2, #8
 8002af4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f90a 	bl	8002d10 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	f003 0310 	and.w	r3, r3, #16
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d009      	beq.n	8002b1a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	f003 0303 	and.w	r3, r3, #3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 f8f2 	bl	8002cfe <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00b      	beq.n	8002b3c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f003 0310 	and.w	r3, r3, #16
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d006      	beq.n	8002b3c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2210      	movs	r2, #16
 8002b34:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f8f3 	bl	8002d22 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b3c:	6a3b      	ldr	r3, [r7, #32]
 8002b3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d00b      	beq.n	8002b5e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d006      	beq.n	8002b5e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2208      	movs	r2, #8
 8002b56:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f8eb 	bl	8002d34 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b5e:	6a3b      	ldr	r3, [r7, #32]
 8002b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d07b      	beq.n	8002c60 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d072      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d008      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	f043 0302 	orr.w	r3, r3, #2
 8002ba8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002baa:	6a3b      	ldr	r3, [r7, #32]
 8002bac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d008      	beq.n	8002bc6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc0:	f043 0304 	orr.w	r3, r3, #4
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002bc6:	6a3b      	ldr	r3, [r7, #32]
 8002bc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d043      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d03e      	beq.n	8002c58 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002be0:	2b60      	cmp	r3, #96	@ 0x60
 8002be2:	d02b      	beq.n	8002c3c <HAL_CAN_IRQHandler+0x32a>
 8002be4:	2b60      	cmp	r3, #96	@ 0x60
 8002be6:	d82e      	bhi.n	8002c46 <HAL_CAN_IRQHandler+0x334>
 8002be8:	2b50      	cmp	r3, #80	@ 0x50
 8002bea:	d022      	beq.n	8002c32 <HAL_CAN_IRQHandler+0x320>
 8002bec:	2b50      	cmp	r3, #80	@ 0x50
 8002bee:	d82a      	bhi.n	8002c46 <HAL_CAN_IRQHandler+0x334>
 8002bf0:	2b40      	cmp	r3, #64	@ 0x40
 8002bf2:	d019      	beq.n	8002c28 <HAL_CAN_IRQHandler+0x316>
 8002bf4:	2b40      	cmp	r3, #64	@ 0x40
 8002bf6:	d826      	bhi.n	8002c46 <HAL_CAN_IRQHandler+0x334>
 8002bf8:	2b30      	cmp	r3, #48	@ 0x30
 8002bfa:	d010      	beq.n	8002c1e <HAL_CAN_IRQHandler+0x30c>
 8002bfc:	2b30      	cmp	r3, #48	@ 0x30
 8002bfe:	d822      	bhi.n	8002c46 <HAL_CAN_IRQHandler+0x334>
 8002c00:	2b10      	cmp	r3, #16
 8002c02:	d002      	beq.n	8002c0a <HAL_CAN_IRQHandler+0x2f8>
 8002c04:	2b20      	cmp	r3, #32
 8002c06:	d005      	beq.n	8002c14 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c08:	e01d      	b.n	8002c46 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	f043 0308 	orr.w	r3, r3, #8
 8002c10:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c12:	e019      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	f043 0310 	orr.w	r3, r3, #16
 8002c1a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c1c:	e014      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c20:	f043 0320 	orr.w	r3, r3, #32
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c26:	e00f      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c2e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c30:	e00a      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c38:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c3a:	e005      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c42:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c44:	e000      	b.n	8002c48 <HAL_CAN_IRQHandler+0x336>
            break;
 8002c46:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699a      	ldr	r2, [r3, #24]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c56:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d008      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f867 	bl	8002d46 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002c78:	bf00      	nop
 8002c7a:	3728      	adds	r7, #40	@ 0x28
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr

08002cb6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr

08002cda <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr

08002cfe <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr

08002d10 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr

08002d22 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002d2a:	bf00      	nop
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bc80      	pop	{r7}
 8002d44:	4770      	bx	lr

08002d46 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr

08002d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d68:	4b0c      	ldr	r3, [pc, #48]	@ (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d8a:	4a04      	ldr	r2, [pc, #16]	@ (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	60d3      	str	r3, [r2, #12]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da4:	4b04      	ldr	r3, [pc, #16]	@ (8002db8 <__NVIC_GetPriorityGrouping+0x18>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 0307 	and.w	r3, r3, #7
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	db0b      	blt.n	8002de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	f003 021f 	and.w	r2, r3, #31
 8002dd4:	4906      	ldr	r1, [pc, #24]	@ (8002df0 <__NVIC_EnableIRQ+0x34>)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	2001      	movs	r0, #1
 8002dde:	fa00 f202 	lsl.w	r2, r0, r2
 8002de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr
 8002df0:	e000e100 	.word	0xe000e100

08002df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6039      	str	r1, [r7, #0]
 8002dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	db0a      	blt.n	8002e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	490c      	ldr	r1, [pc, #48]	@ (8002e40 <__NVIC_SetPriority+0x4c>)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	b2d2      	uxtb	r2, r2
 8002e16:	440b      	add	r3, r1
 8002e18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e1c:	e00a      	b.n	8002e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	4908      	ldr	r1, [pc, #32]	@ (8002e44 <__NVIC_SetPriority+0x50>)
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	3b04      	subs	r3, #4
 8002e2c:	0112      	lsls	r2, r2, #4
 8002e2e:	b2d2      	uxtb	r2, r2
 8002e30:	440b      	add	r3, r1
 8002e32:	761a      	strb	r2, [r3, #24]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	e000e100 	.word	0xe000e100
 8002e44:	e000ed00 	.word	0xe000ed00

08002e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f1c3 0307 	rsb	r3, r3, #7
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	bf28      	it	cs
 8002e66:	2304      	movcs	r3, #4
 8002e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	2b06      	cmp	r3, #6
 8002e70:	d902      	bls.n	8002e78 <NVIC_EncodePriority+0x30>
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	3b03      	subs	r3, #3
 8002e76:	e000      	b.n	8002e7a <NVIC_EncodePriority+0x32>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	43da      	mvns	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e90:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9a:	43d9      	mvns	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea0:	4313      	orrs	r3, r2
         );
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3724      	adds	r7, #36	@ 0x24
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ebc:	d301      	bcc.n	8002ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e00f      	b.n	8002ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8002eec <SysTick_Config+0x40>)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eca:	210f      	movs	r1, #15
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002ed0:	f7ff ff90 	bl	8002df4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ed4:	4b05      	ldr	r3, [pc, #20]	@ (8002eec <SysTick_Config+0x40>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eda:	4b04      	ldr	r3, [pc, #16]	@ (8002eec <SysTick_Config+0x40>)
 8002edc:	2207      	movs	r2, #7
 8002ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	e000e010 	.word	0xe000e010

08002ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f7ff ff2d 	bl	8002d58 <__NVIC_SetPriorityGrouping>
}
 8002efe:	bf00      	nop
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b086      	sub	sp, #24
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	60b9      	str	r1, [r7, #8]
 8002f10:	607a      	str	r2, [r7, #4]
 8002f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f18:	f7ff ff42 	bl	8002da0 <__NVIC_GetPriorityGrouping>
 8002f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	6978      	ldr	r0, [r7, #20]
 8002f24:	f7ff ff90 	bl	8002e48 <NVIC_EncodePriority>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f2e:	4611      	mov	r1, r2
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff ff5f 	bl	8002df4 <__NVIC_SetPriority>
}
 8002f36:	bf00      	nop
 8002f38:	3718      	adds	r7, #24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	4603      	mov	r3, r0
 8002f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff ff35 	bl	8002dbc <__NVIC_EnableIRQ>
}
 8002f52:	bf00      	nop
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ffa2 	bl	8002eac <SysTick_Config>
 8002f68:	4603      	mov	r3, r0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e043      	b.n	8003012 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	4b22      	ldr	r3, [pc, #136]	@ (800301c <HAL_DMA_Init+0xa8>)
 8002f92:	4413      	add	r3, r2
 8002f94:	4a22      	ldr	r2, [pc, #136]	@ (8003020 <HAL_DMA_Init+0xac>)
 8002f96:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9a:	091b      	lsrs	r3, r3, #4
 8002f9c:	009a      	lsls	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8003024 <HAL_DMA_Init+0xb0>)
 8002fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2202      	movs	r2, #2
 8002fac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002fbe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002fc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002fcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fe4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	bffdfff8 	.word	0xbffdfff8
 8003020:	cccccccd 	.word	0xcccccccd
 8003024:	40020000 	.word	0x40020000

08003028 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
 8003034:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_DMA_Start_IT+0x20>
 8003044:	2302      	movs	r3, #2
 8003046:	e04b      	b.n	80030e0 <HAL_DMA_Start_IT+0xb8>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003056:	b2db      	uxtb	r3, r3
 8003058:	2b01      	cmp	r3, #1
 800305a:	d13a      	bne.n	80030d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2202      	movs	r2, #2
 8003060:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0201 	bic.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	68b9      	ldr	r1, [r7, #8]
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f000 f9f8 	bl	8003476 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	2b00      	cmp	r3, #0
 800308c:	d008      	beq.n	80030a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 020e 	orr.w	r2, r2, #14
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	e00f      	b.n	80030c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0204 	bic.w	r2, r2, #4
 80030ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 020a 	orr.w	r2, r2, #10
 80030be:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	e005      	b.n	80030de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80030da:	2302      	movs	r3, #2
 80030dc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80030de:	7dfb      	ldrb	r3, [r7, #23]
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3718      	adds	r7, #24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030f0:	2300      	movs	r3, #0
 80030f2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d008      	beq.n	8003112 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2204      	movs	r2, #4
 8003104:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e020      	b.n	8003154 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 020e 	bic.w	r2, r2, #14
 8003120:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800313a:	2101      	movs	r1, #1
 800313c:	fa01 f202 	lsl.w	r2, r1, r2
 8003140:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003152:	7bfb      	ldrb	r3, [r7, #15]
}
 8003154:	4618      	mov	r0, r3
 8003156:	3714      	adds	r7, #20
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr
	...

08003160 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003168:	2300      	movs	r3, #0
 800316a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d005      	beq.n	8003184 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2204      	movs	r2, #4
 800317c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	73fb      	strb	r3, [r7, #15]
 8003182:	e051      	b.n	8003228 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 020e 	bic.w	r2, r2, #14
 8003192:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a22      	ldr	r2, [pc, #136]	@ (8003234 <HAL_DMA_Abort_IT+0xd4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d029      	beq.n	8003202 <HAL_DMA_Abort_IT+0xa2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a21      	ldr	r2, [pc, #132]	@ (8003238 <HAL_DMA_Abort_IT+0xd8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <HAL_DMA_Abort_IT+0x9e>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a1f      	ldr	r2, [pc, #124]	@ (800323c <HAL_DMA_Abort_IT+0xdc>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01a      	beq.n	80031f8 <HAL_DMA_Abort_IT+0x98>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003240 <HAL_DMA_Abort_IT+0xe0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d012      	beq.n	80031f2 <HAL_DMA_Abort_IT+0x92>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003244 <HAL_DMA_Abort_IT+0xe4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d00a      	beq.n	80031ec <HAL_DMA_Abort_IT+0x8c>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a1b      	ldr	r2, [pc, #108]	@ (8003248 <HAL_DMA_Abort_IT+0xe8>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d102      	bne.n	80031e6 <HAL_DMA_Abort_IT+0x86>
 80031e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031e4:	e00e      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 80031e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031ea:	e00b      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 80031ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031f0:	e008      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 80031f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031f6:	e005      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 80031f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031fc:	e002      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 80031fe:	2310      	movs	r3, #16
 8003200:	e000      	b.n	8003204 <HAL_DMA_Abort_IT+0xa4>
 8003202:	2301      	movs	r3, #1
 8003204:	4a11      	ldr	r2, [pc, #68]	@ (800324c <HAL_DMA_Abort_IT+0xec>)
 8003206:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
    } 
  }
  return status;
 8003228:	7bfb      	ldrb	r3, [r7, #15]
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40020008 	.word	0x40020008
 8003238:	4002001c 	.word	0x4002001c
 800323c:	40020030 	.word	0x40020030
 8003240:	40020044 	.word	0x40020044
 8003244:	40020058 	.word	0x40020058
 8003248:	4002006c 	.word	0x4002006c
 800324c:	40020000 	.word	0x40020000

08003250 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326c:	2204      	movs	r2, #4
 800326e:	409a      	lsls	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	4013      	ands	r3, r2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d04f      	beq.n	8003318 <HAL_DMA_IRQHandler+0xc8>
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b00      	cmp	r3, #0
 8003280:	d04a      	beq.n	8003318 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0320 	and.w	r3, r3, #32
 800328c:	2b00      	cmp	r3, #0
 800328e:	d107      	bne.n	80032a0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0204 	bic.w	r2, r2, #4
 800329e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a66      	ldr	r2, [pc, #408]	@ (8003440 <HAL_DMA_IRQHandler+0x1f0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d029      	beq.n	80032fe <HAL_DMA_IRQHandler+0xae>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a65      	ldr	r2, [pc, #404]	@ (8003444 <HAL_DMA_IRQHandler+0x1f4>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d022      	beq.n	80032fa <HAL_DMA_IRQHandler+0xaa>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a63      	ldr	r2, [pc, #396]	@ (8003448 <HAL_DMA_IRQHandler+0x1f8>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d01a      	beq.n	80032f4 <HAL_DMA_IRQHandler+0xa4>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a62      	ldr	r2, [pc, #392]	@ (800344c <HAL_DMA_IRQHandler+0x1fc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d012      	beq.n	80032ee <HAL_DMA_IRQHandler+0x9e>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a60      	ldr	r2, [pc, #384]	@ (8003450 <HAL_DMA_IRQHandler+0x200>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00a      	beq.n	80032e8 <HAL_DMA_IRQHandler+0x98>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a5f      	ldr	r2, [pc, #380]	@ (8003454 <HAL_DMA_IRQHandler+0x204>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d102      	bne.n	80032e2 <HAL_DMA_IRQHandler+0x92>
 80032dc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80032e0:	e00e      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032e2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80032e6:	e00b      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032e8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80032ec:	e008      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80032f2:	e005      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032f8:	e002      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032fa:	2340      	movs	r3, #64	@ 0x40
 80032fc:	e000      	b.n	8003300 <HAL_DMA_IRQHandler+0xb0>
 80032fe:	2304      	movs	r3, #4
 8003300:	4a55      	ldr	r2, [pc, #340]	@ (8003458 <HAL_DMA_IRQHandler+0x208>)
 8003302:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	2b00      	cmp	r3, #0
 800330a:	f000 8094 	beq.w	8003436 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003316:	e08e      	b.n	8003436 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331c:	2202      	movs	r2, #2
 800331e:	409a      	lsls	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d056      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x186>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d051      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0320 	and.w	r3, r3, #32
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 020a 	bic.w	r2, r2, #10
 800334e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a38      	ldr	r2, [pc, #224]	@ (8003440 <HAL_DMA_IRQHandler+0x1f0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d029      	beq.n	80033b6 <HAL_DMA_IRQHandler+0x166>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a37      	ldr	r2, [pc, #220]	@ (8003444 <HAL_DMA_IRQHandler+0x1f4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d022      	beq.n	80033b2 <HAL_DMA_IRQHandler+0x162>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a35      	ldr	r2, [pc, #212]	@ (8003448 <HAL_DMA_IRQHandler+0x1f8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d01a      	beq.n	80033ac <HAL_DMA_IRQHandler+0x15c>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a34      	ldr	r2, [pc, #208]	@ (800344c <HAL_DMA_IRQHandler+0x1fc>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d012      	beq.n	80033a6 <HAL_DMA_IRQHandler+0x156>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a32      	ldr	r2, [pc, #200]	@ (8003450 <HAL_DMA_IRQHandler+0x200>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d00a      	beq.n	80033a0 <HAL_DMA_IRQHandler+0x150>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a31      	ldr	r2, [pc, #196]	@ (8003454 <HAL_DMA_IRQHandler+0x204>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d102      	bne.n	800339a <HAL_DMA_IRQHandler+0x14a>
 8003394:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003398:	e00e      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 800339a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800339e:	e00b      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 80033a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80033a4:	e008      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 80033a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033aa:	e005      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 80033ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80033b0:	e002      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 80033b2:	2320      	movs	r3, #32
 80033b4:	e000      	b.n	80033b8 <HAL_DMA_IRQHandler+0x168>
 80033b6:	2302      	movs	r3, #2
 80033b8:	4a27      	ldr	r2, [pc, #156]	@ (8003458 <HAL_DMA_IRQHandler+0x208>)
 80033ba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d034      	beq.n	8003436 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80033d4:	e02f      	b.n	8003436 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	2208      	movs	r2, #8
 80033dc:	409a      	lsls	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4013      	ands	r3, r2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d028      	beq.n	8003438 <HAL_DMA_IRQHandler+0x1e8>
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	f003 0308 	and.w	r3, r3, #8
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d023      	beq.n	8003438 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 020e 	bic.w	r2, r2, #14
 80033fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	2101      	movs	r1, #1
 800340a:	fa01 f202 	lsl.w	r2, r1, r2
 800340e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	2b00      	cmp	r3, #0
 800342c:	d004      	beq.n	8003438 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	4798      	blx	r3
    }
  }
  return;
 8003436:	bf00      	nop
 8003438:	bf00      	nop
}
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40020008 	.word	0x40020008
 8003444:	4002001c 	.word	0x4002001c
 8003448:	40020030 	.word	0x40020030
 800344c:	40020044 	.word	0x40020044
 8003450:	40020058 	.word	0x40020058
 8003454:	4002006c 	.word	0x4002006c
 8003458:	40020000 	.word	0x40020000

0800345c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800346a:	b2db      	uxtb	r3, r3
}
 800346c:	4618      	mov	r0, r3
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr

08003476 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003476:	b480      	push	{r7}
 8003478:	b085      	sub	sp, #20
 800347a:	af00      	add	r7, sp, #0
 800347c:	60f8      	str	r0, [r7, #12]
 800347e:	60b9      	str	r1, [r7, #8]
 8003480:	607a      	str	r2, [r7, #4]
 8003482:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348c:	2101      	movs	r1, #1
 800348e:	fa01 f202 	lsl.w	r2, r1, r2
 8003492:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	2b10      	cmp	r3, #16
 80034a2:	d108      	bne.n	80034b6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80034b4:	e007      	b.n	80034c6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	60da      	str	r2, [r3, #12]
}
 80034c6:	bf00      	nop
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr

080034d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b08b      	sub	sp, #44	@ 0x2c
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034da:	2300      	movs	r3, #0
 80034dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034de:	2300      	movs	r3, #0
 80034e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034e2:	e169      	b.n	80037b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034e4:	2201      	movs	r2, #1
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	f040 8158 	bne.w	80037b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	4a9a      	ldr	r2, [pc, #616]	@ (8003770 <HAL_GPIO_Init+0x2a0>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d05e      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
 800350c:	4a98      	ldr	r2, [pc, #608]	@ (8003770 <HAL_GPIO_Init+0x2a0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d875      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 8003512:	4a98      	ldr	r2, [pc, #608]	@ (8003774 <HAL_GPIO_Init+0x2a4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d058      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
 8003518:	4a96      	ldr	r2, [pc, #600]	@ (8003774 <HAL_GPIO_Init+0x2a4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d86f      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 800351e:	4a96      	ldr	r2, [pc, #600]	@ (8003778 <HAL_GPIO_Init+0x2a8>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d052      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
 8003524:	4a94      	ldr	r2, [pc, #592]	@ (8003778 <HAL_GPIO_Init+0x2a8>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d869      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 800352a:	4a94      	ldr	r2, [pc, #592]	@ (800377c <HAL_GPIO_Init+0x2ac>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d04c      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
 8003530:	4a92      	ldr	r2, [pc, #584]	@ (800377c <HAL_GPIO_Init+0x2ac>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d863      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 8003536:	4a92      	ldr	r2, [pc, #584]	@ (8003780 <HAL_GPIO_Init+0x2b0>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d046      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
 800353c:	4a90      	ldr	r2, [pc, #576]	@ (8003780 <HAL_GPIO_Init+0x2b0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d85d      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 8003542:	2b12      	cmp	r3, #18
 8003544:	d82a      	bhi.n	800359c <HAL_GPIO_Init+0xcc>
 8003546:	2b12      	cmp	r3, #18
 8003548:	d859      	bhi.n	80035fe <HAL_GPIO_Init+0x12e>
 800354a:	a201      	add	r2, pc, #4	@ (adr r2, 8003550 <HAL_GPIO_Init+0x80>)
 800354c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003550:	080035cb 	.word	0x080035cb
 8003554:	080035a5 	.word	0x080035a5
 8003558:	080035b7 	.word	0x080035b7
 800355c:	080035f9 	.word	0x080035f9
 8003560:	080035ff 	.word	0x080035ff
 8003564:	080035ff 	.word	0x080035ff
 8003568:	080035ff 	.word	0x080035ff
 800356c:	080035ff 	.word	0x080035ff
 8003570:	080035ff 	.word	0x080035ff
 8003574:	080035ff 	.word	0x080035ff
 8003578:	080035ff 	.word	0x080035ff
 800357c:	080035ff 	.word	0x080035ff
 8003580:	080035ff 	.word	0x080035ff
 8003584:	080035ff 	.word	0x080035ff
 8003588:	080035ff 	.word	0x080035ff
 800358c:	080035ff 	.word	0x080035ff
 8003590:	080035ff 	.word	0x080035ff
 8003594:	080035ad 	.word	0x080035ad
 8003598:	080035c1 	.word	0x080035c1
 800359c:	4a79      	ldr	r2, [pc, #484]	@ (8003784 <HAL_GPIO_Init+0x2b4>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d013      	beq.n	80035ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035a2:	e02c      	b.n	80035fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	623b      	str	r3, [r7, #32]
          break;
 80035aa:	e029      	b.n	8003600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	3304      	adds	r3, #4
 80035b2:	623b      	str	r3, [r7, #32]
          break;
 80035b4:	e024      	b.n	8003600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	3308      	adds	r3, #8
 80035bc:	623b      	str	r3, [r7, #32]
          break;
 80035be:	e01f      	b.n	8003600 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	330c      	adds	r3, #12
 80035c6:	623b      	str	r3, [r7, #32]
          break;
 80035c8:	e01a      	b.n	8003600 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d102      	bne.n	80035d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035d2:	2304      	movs	r3, #4
 80035d4:	623b      	str	r3, [r7, #32]
          break;
 80035d6:	e013      	b.n	8003600 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d105      	bne.n	80035ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035e0:	2308      	movs	r3, #8
 80035e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69fa      	ldr	r2, [r7, #28]
 80035e8:	611a      	str	r2, [r3, #16]
          break;
 80035ea:	e009      	b.n	8003600 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035ec:	2308      	movs	r3, #8
 80035ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	615a      	str	r2, [r3, #20]
          break;
 80035f6:	e003      	b.n	8003600 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035f8:	2300      	movs	r3, #0
 80035fa:	623b      	str	r3, [r7, #32]
          break;
 80035fc:	e000      	b.n	8003600 <HAL_GPIO_Init+0x130>
          break;
 80035fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	2bff      	cmp	r3, #255	@ 0xff
 8003604:	d801      	bhi.n	800360a <HAL_GPIO_Init+0x13a>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	e001      	b.n	800360e <HAL_GPIO_Init+0x13e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	2bff      	cmp	r3, #255	@ 0xff
 8003614:	d802      	bhi.n	800361c <HAL_GPIO_Init+0x14c>
 8003616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	e002      	b.n	8003622 <HAL_GPIO_Init+0x152>
 800361c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800361e:	3b08      	subs	r3, #8
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	210f      	movs	r1, #15
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	fa01 f303 	lsl.w	r3, r1, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	401a      	ands	r2, r3
 8003634:	6a39      	ldr	r1, [r7, #32]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	fa01 f303 	lsl.w	r3, r1, r3
 800363c:	431a      	orrs	r2, r3
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	f000 80b1 	beq.w	80037b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003650:	4b4d      	ldr	r3, [pc, #308]	@ (8003788 <HAL_GPIO_Init+0x2b8>)
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	4a4c      	ldr	r2, [pc, #304]	@ (8003788 <HAL_GPIO_Init+0x2b8>)
 8003656:	f043 0301 	orr.w	r3, r3, #1
 800365a:	6193      	str	r3, [r2, #24]
 800365c:	4b4a      	ldr	r3, [pc, #296]	@ (8003788 <HAL_GPIO_Init+0x2b8>)
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003668:	4a48      	ldr	r2, [pc, #288]	@ (800378c <HAL_GPIO_Init+0x2bc>)
 800366a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366c:	089b      	lsrs	r3, r3, #2
 800366e:	3302      	adds	r3, #2
 8003670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003674:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003678:	f003 0303 	and.w	r3, r3, #3
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	220f      	movs	r2, #15
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	43db      	mvns	r3, r3
 8003686:	68fa      	ldr	r2, [r7, #12]
 8003688:	4013      	ands	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a40      	ldr	r2, [pc, #256]	@ (8003790 <HAL_GPIO_Init+0x2c0>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d013      	beq.n	80036bc <HAL_GPIO_Init+0x1ec>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3f      	ldr	r2, [pc, #252]	@ (8003794 <HAL_GPIO_Init+0x2c4>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00d      	beq.n	80036b8 <HAL_GPIO_Init+0x1e8>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a3e      	ldr	r2, [pc, #248]	@ (8003798 <HAL_GPIO_Init+0x2c8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d007      	beq.n	80036b4 <HAL_GPIO_Init+0x1e4>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a3d      	ldr	r2, [pc, #244]	@ (800379c <HAL_GPIO_Init+0x2cc>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d101      	bne.n	80036b0 <HAL_GPIO_Init+0x1e0>
 80036ac:	2303      	movs	r3, #3
 80036ae:	e006      	b.n	80036be <HAL_GPIO_Init+0x1ee>
 80036b0:	2304      	movs	r3, #4
 80036b2:	e004      	b.n	80036be <HAL_GPIO_Init+0x1ee>
 80036b4:	2302      	movs	r3, #2
 80036b6:	e002      	b.n	80036be <HAL_GPIO_Init+0x1ee>
 80036b8:	2301      	movs	r3, #1
 80036ba:	e000      	b.n	80036be <HAL_GPIO_Init+0x1ee>
 80036bc:	2300      	movs	r3, #0
 80036be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036c0:	f002 0203 	and.w	r2, r2, #3
 80036c4:	0092      	lsls	r2, r2, #2
 80036c6:	4093      	lsls	r3, r2
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036ce:	492f      	ldr	r1, [pc, #188]	@ (800378c <HAL_GPIO_Init+0x2bc>)
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	089b      	lsrs	r3, r3, #2
 80036d4:	3302      	adds	r3, #2
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d006      	beq.n	80036f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036e8:	4b2d      	ldr	r3, [pc, #180]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	492c      	ldr	r1, [pc, #176]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	608b      	str	r3, [r1, #8]
 80036f4:	e006      	b.n	8003704 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036f6:	4b2a      	ldr	r3, [pc, #168]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	43db      	mvns	r3, r3
 80036fe:	4928      	ldr	r1, [pc, #160]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003700:	4013      	ands	r3, r2
 8003702:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d006      	beq.n	800371e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003710:	4b23      	ldr	r3, [pc, #140]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003712:	68da      	ldr	r2, [r3, #12]
 8003714:	4922      	ldr	r1, [pc, #136]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	4313      	orrs	r3, r2
 800371a:	60cb      	str	r3, [r1, #12]
 800371c:	e006      	b.n	800372c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800371e:	4b20      	ldr	r3, [pc, #128]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003720:	68da      	ldr	r2, [r3, #12]
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	43db      	mvns	r3, r3
 8003726:	491e      	ldr	r1, [pc, #120]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003728:	4013      	ands	r3, r2
 800372a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d006      	beq.n	8003746 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	4918      	ldr	r1, [pc, #96]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	4313      	orrs	r3, r2
 8003742:	604b      	str	r3, [r1, #4]
 8003744:	e006      	b.n	8003754 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003746:	4b16      	ldr	r3, [pc, #88]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	43db      	mvns	r3, r3
 800374e:	4914      	ldr	r1, [pc, #80]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003750:	4013      	ands	r3, r2
 8003752:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d021      	beq.n	80037a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003760:	4b0f      	ldr	r3, [pc, #60]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	490e      	ldr	r1, [pc, #56]	@ (80037a0 <HAL_GPIO_Init+0x2d0>)
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	600b      	str	r3, [r1, #0]
 800376c:	e021      	b.n	80037b2 <HAL_GPIO_Init+0x2e2>
 800376e:	bf00      	nop
 8003770:	10320000 	.word	0x10320000
 8003774:	10310000 	.word	0x10310000
 8003778:	10220000 	.word	0x10220000
 800377c:	10210000 	.word	0x10210000
 8003780:	10120000 	.word	0x10120000
 8003784:	10110000 	.word	0x10110000
 8003788:	40021000 	.word	0x40021000
 800378c:	40010000 	.word	0x40010000
 8003790:	40010800 	.word	0x40010800
 8003794:	40010c00 	.word	0x40010c00
 8003798:	40011000 	.word	0x40011000
 800379c:	40011400 	.word	0x40011400
 80037a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037a4:	4b0b      	ldr	r3, [pc, #44]	@ (80037d4 <HAL_GPIO_Init+0x304>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	43db      	mvns	r3, r3
 80037ac:	4909      	ldr	r1, [pc, #36]	@ (80037d4 <HAL_GPIO_Init+0x304>)
 80037ae:	4013      	ands	r3, r2
 80037b0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80037b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b4:	3301      	adds	r3, #1
 80037b6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	fa22 f303 	lsr.w	r3, r2, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f47f ae8e 	bne.w	80034e4 <HAL_GPIO_Init+0x14>
  }
}
 80037c8:	bf00      	nop
 80037ca:	bf00      	nop
 80037cc:	372c      	adds	r7, #44	@ 0x2c
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr
 80037d4:	40010400 	.word	0x40010400

080037d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	807b      	strh	r3, [r7, #2]
 80037e4:	4613      	mov	r3, r2
 80037e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037e8:	787b      	ldrb	r3, [r7, #1]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ee:	887a      	ldrh	r2, [r7, #2]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037f4:	e003      	b.n	80037fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80037f6:	887b      	ldrh	r3, [r7, #2]
 80037f8:	041a      	lsls	r2, r3, #16
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	611a      	str	r2, [r3, #16]
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800381a:	887a      	ldrh	r2, [r7, #2]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4013      	ands	r3, r2
 8003820:	041a      	lsls	r2, r3, #16
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	43d9      	mvns	r1, r3
 8003826:	887b      	ldrh	r3, [r7, #2]
 8003828:	400b      	ands	r3, r1
 800382a:	431a      	orrs	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	611a      	str	r2, [r3, #16]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
	...

0800383c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003846:	4b08      	ldr	r3, [pc, #32]	@ (8003868 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003848:	695a      	ldr	r2, [r3, #20]
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	4013      	ands	r3, r2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d006      	beq.n	8003860 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003852:	4a05      	ldr	r2, [pc, #20]	@ (8003868 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003854:	88fb      	ldrh	r3, [r7, #6]
 8003856:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fd fc2a 	bl	80010b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003860:	bf00      	nop
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40010400 	.word	0x40010400

0800386c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e12b      	b.n	8003ad6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7fe f856 	bl	8001944 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2224      	movs	r2, #36	@ 0x24
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f022 0201 	bic.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038d0:	f002 fa22 	bl	8005d18 <HAL_RCC_GetPCLK1Freq>
 80038d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4a81      	ldr	r2, [pc, #516]	@ (8003ae0 <HAL_I2C_Init+0x274>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d807      	bhi.n	80038f0 <HAL_I2C_Init+0x84>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	4a80      	ldr	r2, [pc, #512]	@ (8003ae4 <HAL_I2C_Init+0x278>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	bf94      	ite	ls
 80038e8:	2301      	movls	r3, #1
 80038ea:	2300      	movhi	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	e006      	b.n	80038fe <HAL_I2C_Init+0x92>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	4a7d      	ldr	r2, [pc, #500]	@ (8003ae8 <HAL_I2C_Init+0x27c>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	bf94      	ite	ls
 80038f8:	2301      	movls	r3, #1
 80038fa:	2300      	movhi	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e0e7      	b.n	8003ad6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a78      	ldr	r2, [pc, #480]	@ (8003aec <HAL_I2C_Init+0x280>)
 800390a:	fba2 2303 	umull	r2, r3, r2, r3
 800390e:	0c9b      	lsrs	r3, r3, #18
 8003910:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	430a      	orrs	r2, r1
 8003924:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6a1b      	ldr	r3, [r3, #32]
 800392c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	4a6a      	ldr	r2, [pc, #424]	@ (8003ae0 <HAL_I2C_Init+0x274>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d802      	bhi.n	8003940 <HAL_I2C_Init+0xd4>
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	3301      	adds	r3, #1
 800393e:	e009      	b.n	8003954 <HAL_I2C_Init+0xe8>
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003946:	fb02 f303 	mul.w	r3, r2, r3
 800394a:	4a69      	ldr	r2, [pc, #420]	@ (8003af0 <HAL_I2C_Init+0x284>)
 800394c:	fba2 2303 	umull	r2, r3, r2, r3
 8003950:	099b      	lsrs	r3, r3, #6
 8003952:	3301      	adds	r3, #1
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6812      	ldr	r2, [r2, #0]
 8003958:	430b      	orrs	r3, r1
 800395a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003966:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	495c      	ldr	r1, [pc, #368]	@ (8003ae0 <HAL_I2C_Init+0x274>)
 8003970:	428b      	cmp	r3, r1
 8003972:	d819      	bhi.n	80039a8 <HAL_I2C_Init+0x13c>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	1e59      	subs	r1, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003982:	1c59      	adds	r1, r3, #1
 8003984:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003988:	400b      	ands	r3, r1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00a      	beq.n	80039a4 <HAL_I2C_Init+0x138>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	1e59      	subs	r1, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	fbb1 f3f3 	udiv	r3, r1, r3
 800399c:	3301      	adds	r3, #1
 800399e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a2:	e051      	b.n	8003a48 <HAL_I2C_Init+0x1dc>
 80039a4:	2304      	movs	r3, #4
 80039a6:	e04f      	b.n	8003a48 <HAL_I2C_Init+0x1dc>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d111      	bne.n	80039d4 <HAL_I2C_Init+0x168>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1e58      	subs	r0, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6859      	ldr	r1, [r3, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	440b      	add	r3, r1
 80039be:	fbb0 f3f3 	udiv	r3, r0, r3
 80039c2:	3301      	adds	r3, #1
 80039c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bf0c      	ite	eq
 80039cc:	2301      	moveq	r3, #1
 80039ce:	2300      	movne	r3, #0
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	e012      	b.n	80039fa <HAL_I2C_Init+0x18e>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	1e58      	subs	r0, r3, #1
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6859      	ldr	r1, [r3, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	0099      	lsls	r1, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ea:	3301      	adds	r3, #1
 80039ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	bf0c      	ite	eq
 80039f4:	2301      	moveq	r3, #1
 80039f6:	2300      	movne	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_I2C_Init+0x196>
 80039fe:	2301      	movs	r3, #1
 8003a00:	e022      	b.n	8003a48 <HAL_I2C_Init+0x1dc>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10e      	bne.n	8003a28 <HAL_I2C_Init+0x1bc>
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	1e58      	subs	r0, r3, #1
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6859      	ldr	r1, [r3, #4]
 8003a12:	460b      	mov	r3, r1
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	440b      	add	r3, r1
 8003a18:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a26:	e00f      	b.n	8003a48 <HAL_I2C_Init+0x1dc>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	1e58      	subs	r0, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6859      	ldr	r1, [r3, #4]
 8003a30:	460b      	mov	r3, r1
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	0099      	lsls	r1, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a3e:	3301      	adds	r3, #1
 8003a40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	6809      	ldr	r1, [r1, #0]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69da      	ldr	r2, [r3, #28]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	6911      	ldr	r1, [r2, #16]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68d2      	ldr	r2, [r2, #12]
 8003a82:	4311      	orrs	r1, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6812      	ldr	r2, [r2, #0]
 8003a88:	430b      	orrs	r3, r1
 8003a8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695a      	ldr	r2, [r3, #20]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f042 0201 	orr.w	r2, r2, #1
 8003ab6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3710      	adds	r7, #16
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	000186a0 	.word	0x000186a0
 8003ae4:	001e847f 	.word	0x001e847f
 8003ae8:	003d08ff 	.word	0x003d08ff
 8003aec:	431bde83 	.word	0x431bde83
 8003af0:	10624dd3 	.word	0x10624dd3

08003af4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b06:	2b80      	cmp	r3, #128	@ 0x80
 8003b08:	d103      	bne.n	8003b12 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	611a      	str	r2, [r3, #16]
  }
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bc80      	pop	{r7}
 8003b1a:	4770      	bx	lr

08003b1c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b34:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b3c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b44:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
 8003b48:	2b10      	cmp	r3, #16
 8003b4a:	d003      	beq.n	8003b54 <HAL_I2C_EV_IRQHandler+0x38>
 8003b4c:	7bfb      	ldrb	r3, [r7, #15]
 8003b4e:	2b40      	cmp	r3, #64	@ 0x40
 8003b50:	f040 80c1 	bne.w	8003cd6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10d      	bne.n	8003b8a <HAL_I2C_EV_IRQHandler+0x6e>
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003b74:	d003      	beq.n	8003b7e <HAL_I2C_EV_IRQHandler+0x62>
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003b7c:	d101      	bne.n	8003b82 <HAL_I2C_EV_IRQHandler+0x66>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e000      	b.n	8003b84 <HAL_I2C_EV_IRQHandler+0x68>
 8003b82:	2300      	movs	r3, #0
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	f000 8132 	beq.w	8003dee <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00c      	beq.n	8003bae <HAL_I2C_EV_IRQHandler+0x92>
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	0a5b      	lsrs	r3, r3, #9
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d006      	beq.n	8003bae <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f001 fc9b 	bl	80054dc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f000 fd99 	bl	80046de <I2C_Master_SB>
 8003bac:	e092      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	08db      	lsrs	r3, r3, #3
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d009      	beq.n	8003bce <HAL_I2C_EV_IRQHandler+0xb2>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	0a5b      	lsrs	r3, r3, #9
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 fe0e 	bl	80047e8 <I2C_Master_ADD10>
 8003bcc:	e082      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	085b      	lsrs	r3, r3, #1
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d009      	beq.n	8003bee <HAL_I2C_EV_IRQHandler+0xd2>
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	0a5b      	lsrs	r3, r3, #9
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 fe27 	bl	800483a <I2C_Master_ADDR>
 8003bec:	e072      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	089b      	lsrs	r3, r3, #2
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d03b      	beq.n	8003c72 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c08:	f000 80f3 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	09db      	lsrs	r3, r3, #7
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00f      	beq.n	8003c38 <HAL_I2C_EV_IRQHandler+0x11c>
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	0a9b      	lsrs	r3, r3, #10
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d009      	beq.n	8003c38 <HAL_I2C_EV_IRQHandler+0x11c>
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	089b      	lsrs	r3, r3, #2
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d103      	bne.n	8003c38 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f9f1 	bl	8004018 <I2C_MasterTransmit_TXE>
 8003c36:	e04d      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	089b      	lsrs	r3, r3, #2
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80d6 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	0a5b      	lsrs	r3, r3, #9
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 80cf 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c54:	7bbb      	ldrb	r3, [r7, #14]
 8003c56:	2b21      	cmp	r3, #33	@ 0x21
 8003c58:	d103      	bne.n	8003c62 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 fa78 	bl	8004150 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c60:	e0c7      	b.n	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003c62:	7bfb      	ldrb	r3, [r7, #15]
 8003c64:	2b40      	cmp	r3, #64	@ 0x40
 8003c66:	f040 80c4 	bne.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fae6 	bl	800423c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c70:	e0bf      	b.n	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c80:	f000 80b7 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	099b      	lsrs	r3, r3, #6
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00f      	beq.n	8003cb0 <HAL_I2C_EV_IRQHandler+0x194>
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	0a9b      	lsrs	r3, r3, #10
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d009      	beq.n	8003cb0 <HAL_I2C_EV_IRQHandler+0x194>
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	089b      	lsrs	r3, r3, #2
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d103      	bne.n	8003cb0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fb5f 	bl	800436c <I2C_MasterReceive_RXNE>
 8003cae:	e011      	b.n	8003cd4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	089b      	lsrs	r3, r3, #2
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 809a 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	0a5b      	lsrs	r3, r3, #9
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 8093 	beq.w	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fc15 	bl	80044fc <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cd2:	e08e      	b.n	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003cd4:	e08d      	b.n	8003df2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d004      	beq.n	8003ce8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	61fb      	str	r3, [r7, #28]
 8003ce6:	e007      	b.n	8003cf8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	085b      	lsrs	r3, r3, #1
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d012      	beq.n	8003d2a <HAL_I2C_EV_IRQHandler+0x20e>
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	0a5b      	lsrs	r3, r3, #9
 8003d08:	f003 0301 	and.w	r3, r3, #1
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00c      	beq.n	8003d2a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003d20:	69b9      	ldr	r1, [r7, #24]
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 ffe0 	bl	8004ce8 <I2C_Slave_ADDR>
 8003d28:	e066      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d009      	beq.n	8003d4a <HAL_I2C_EV_IRQHandler+0x22e>
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	0a5b      	lsrs	r3, r3, #9
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f001 f81a 	bl	8004d7c <I2C_Slave_STOPF>
 8003d48:	e056      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d4a:	7bbb      	ldrb	r3, [r7, #14]
 8003d4c:	2b21      	cmp	r3, #33	@ 0x21
 8003d4e:	d002      	beq.n	8003d56 <HAL_I2C_EV_IRQHandler+0x23a>
 8003d50:	7bbb      	ldrb	r3, [r7, #14]
 8003d52:	2b29      	cmp	r3, #41	@ 0x29
 8003d54:	d125      	bne.n	8003da2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	09db      	lsrs	r3, r3, #7
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00f      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x266>
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	0a9b      	lsrs	r3, r3, #10
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d009      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x266>
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	089b      	lsrs	r3, r3, #2
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f000 fef8 	bl	8004b70 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d80:	e039      	b.n	8003df6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	089b      	lsrs	r3, r3, #2
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d033      	beq.n	8003df6 <HAL_I2C_EV_IRQHandler+0x2da>
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	0a5b      	lsrs	r3, r3, #9
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d02d      	beq.n	8003df6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 ff25 	bl	8004bea <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003da0:	e029      	b.n	8003df6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00f      	beq.n	8003dce <HAL_I2C_EV_IRQHandler+0x2b2>
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	0a9b      	lsrs	r3, r3, #10
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d009      	beq.n	8003dce <HAL_I2C_EV_IRQHandler+0x2b2>
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	089b      	lsrs	r3, r3, #2
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d103      	bne.n	8003dce <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 ff2f 	bl	8004c2a <I2C_SlaveReceive_RXNE>
 8003dcc:	e014      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	089b      	lsrs	r3, r3, #2
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00e      	beq.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	0a5b      	lsrs	r3, r3, #9
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d008      	beq.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 ff5d 	bl	8004ca6 <I2C_SlaveReceive_BTF>
 8003dec:	e004      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003dee:	bf00      	nop
 8003df0:	e002      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003df2:	bf00      	nop
 8003df4:	e000      	b.n	8003df8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003df6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b08a      	sub	sp, #40	@ 0x28
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e20:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d016      	beq.n	8003e5c <HAL_I2C_ER_IRQHandler+0x5e>
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	0a1b      	lsrs	r3, r3, #8
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d010      	beq.n	8003e5c <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
 8003e40:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e4a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e5a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	0a5b      	lsrs	r3, r3, #9
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d00e      	beq.n	8003e86 <HAL_I2C_ER_IRQHandler+0x88>
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	0a1b      	lsrs	r3, r3, #8
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	f043 0302 	orr.w	r3, r3, #2
 8003e7a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003e84:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e86:	6a3b      	ldr	r3, [r7, #32]
 8003e88:	0a9b      	lsrs	r3, r3, #10
 8003e8a:	f003 0301 	and.w	r3, r3, #1
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d03f      	beq.n	8003f12 <HAL_I2C_ER_IRQHandler+0x114>
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	0a1b      	lsrs	r3, r3, #8
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d039      	beq.n	8003f12 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003e9e:	7efb      	ldrb	r3, [r7, #27]
 8003ea0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003eb8:	7ebb      	ldrb	r3, [r7, #26]
 8003eba:	2b20      	cmp	r3, #32
 8003ebc:	d112      	bne.n	8003ee4 <HAL_I2C_ER_IRQHandler+0xe6>
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10f      	bne.n	8003ee4 <HAL_I2C_ER_IRQHandler+0xe6>
 8003ec4:	7cfb      	ldrb	r3, [r7, #19]
 8003ec6:	2b21      	cmp	r3, #33	@ 0x21
 8003ec8:	d008      	beq.n	8003edc <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003eca:	7cfb      	ldrb	r3, [r7, #19]
 8003ecc:	2b29      	cmp	r3, #41	@ 0x29
 8003ece:	d005      	beq.n	8003edc <HAL_I2C_ER_IRQHandler+0xde>
 8003ed0:	7cfb      	ldrb	r3, [r7, #19]
 8003ed2:	2b28      	cmp	r3, #40	@ 0x28
 8003ed4:	d106      	bne.n	8003ee4 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2b21      	cmp	r3, #33	@ 0x21
 8003eda:	d103      	bne.n	8003ee4 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f001 f87d 	bl	8004fdc <I2C_Slave_AF>
 8003ee2:	e016      	b.n	8003f12 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003eec:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef0:	f043 0304 	orr.w	r3, r3, #4
 8003ef4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ef6:	7efb      	ldrb	r3, [r7, #27]
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d002      	beq.n	8003f02 <HAL_I2C_ER_IRQHandler+0x104>
 8003efc:	7efb      	ldrb	r3, [r7, #27]
 8003efe:	2b40      	cmp	r3, #64	@ 0x40
 8003f00:	d107      	bne.n	8003f12 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f10:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	0adb      	lsrs	r3, r3, #11
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00e      	beq.n	8003f3c <HAL_I2C_ER_IRQHandler+0x13e>
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	0a1b      	lsrs	r3, r3, #8
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f2c:	f043 0308 	orr.w	r3, r3, #8
 8003f30:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003f3a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f001 f8b8 	bl	80050c4 <I2C_ITError>
  }
}
 8003f54:	bf00      	nop
 8003f56:	3728      	adds	r7, #40	@ 0x28
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bc80      	pop	{r7}
 8003f6c:	4770      	bx	lr

08003f6e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003f76:	bf00      	nop
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bc80      	pop	{r7}
 8003f7e:	4770      	bx	lr

08003f80 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b083      	sub	sp, #12
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	460b      	mov	r3, r1
 8003fae:	70fb      	strb	r3, [r7, #3]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr

08003fbe <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b083      	sub	sp, #12
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003fc6:	bf00      	nop
 8003fc8:	370c      	adds	r7, #12
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bc80      	pop	{r7}
 8003fce:	4770      	bx	lr

08003fd0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bc80      	pop	{r7}
 8003fe0:	4770      	bx	lr

08003fe2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fe2:	b480      	push	{r7}
 8003fe4:	b083      	sub	sp, #12
 8003fe6:	af00      	add	r7, sp, #0
 8003fe8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003fea:	bf00      	nop
 8003fec:	370c      	adds	r7, #12
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr

08003ff4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr

08004006 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	bc80      	pop	{r7}
 8004016:	4770      	bx	lr

08004018 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004026:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800402e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004034:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403a:	2b00      	cmp	r3, #0
 800403c:	d150      	bne.n	80040e0 <I2C_MasterTransmit_TXE+0xc8>
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	2b21      	cmp	r3, #33	@ 0x21
 8004042:	d14d      	bne.n	80040e0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2b08      	cmp	r3, #8
 8004048:	d01d      	beq.n	8004086 <I2C_MasterTransmit_TXE+0x6e>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b20      	cmp	r3, #32
 800404e:	d01a      	beq.n	8004086 <I2C_MasterTransmit_TXE+0x6e>
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004056:	d016      	beq.n	8004086 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004066:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2211      	movs	r2, #17
 800406c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2220      	movs	r2, #32
 800407a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7ff ff6c 	bl	8003f5c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004084:	e060      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004094:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	2b40      	cmp	r3, #64	@ 0x40
 80040be:	d107      	bne.n	80040d0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff ff81 	bl	8003fd0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040ce:	e03b      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7ff ff3f 	bl	8003f5c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040de:	e033      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80040e0:	7bfb      	ldrb	r3, [r7, #15]
 80040e2:	2b21      	cmp	r3, #33	@ 0x21
 80040e4:	d005      	beq.n	80040f2 <I2C_MasterTransmit_TXE+0xda>
 80040e6:	7bbb      	ldrb	r3, [r7, #14]
 80040e8:	2b40      	cmp	r3, #64	@ 0x40
 80040ea:	d12d      	bne.n	8004148 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80040ec:	7bfb      	ldrb	r3, [r7, #15]
 80040ee:	2b22      	cmp	r3, #34	@ 0x22
 80040f0:	d12a      	bne.n	8004148 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d108      	bne.n	800410e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800410c:	e01c      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b40      	cmp	r3, #64	@ 0x40
 8004118:	d103      	bne.n	8004122 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 f88e 	bl	800423c <I2C_MemoryTransmit_TXE_BTF>
}
 8004120:	e012      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	781a      	ldrb	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b01      	subs	r3, #1
 8004140:	b29a      	uxth	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004146:	e7ff      	b.n	8004148 <I2C_MasterTransmit_TXE+0x130>
 8004148:	bf00      	nop
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b21      	cmp	r3, #33	@ 0x21
 8004168:	d164      	bne.n	8004234 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	d012      	beq.n	800419a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	781a      	ldrb	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004184:	1c5a      	adds	r2, r3, #1
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004198:	e04c      	b.n	8004234 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b08      	cmp	r3, #8
 800419e:	d01d      	beq.n	80041dc <I2C_MasterTransmit_BTF+0x8c>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2b20      	cmp	r3, #32
 80041a4:	d01a      	beq.n	80041dc <I2C_MasterTransmit_BTF+0x8c>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041ac:	d016      	beq.n	80041dc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80041bc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2211      	movs	r2, #17
 80041c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7ff fec1 	bl	8003f5c <HAL_I2C_MasterTxCpltCallback>
}
 80041da:	e02b      	b.n	8004234 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80041ea:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2220      	movs	r2, #32
 8004206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b40      	cmp	r3, #64	@ 0x40
 8004214:	d107      	bne.n	8004226 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7ff fed6 	bl	8003fd0 <HAL_I2C_MemTxCpltCallback>
}
 8004224:	e006      	b.n	8004234 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f7ff fe94 	bl	8003f5c <HAL_I2C_MasterTxCpltCallback>
}
 8004234:	bf00      	nop
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800424a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004250:	2b00      	cmp	r3, #0
 8004252:	d11d      	bne.n	8004290 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004258:	2b01      	cmp	r3, #1
 800425a:	d10b      	bne.n	8004274 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004260:	b2da      	uxtb	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800426c:	1c9a      	adds	r2, r3, #2
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004272:	e077      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004278:	b29b      	uxth	r3, r3
 800427a:	121b      	asrs	r3, r3, #8
 800427c:	b2da      	uxtb	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800428e:	e069      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004294:	2b01      	cmp	r3, #1
 8004296:	d10b      	bne.n	80042b0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800429c:	b2da      	uxtb	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042ae:	e059      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d152      	bne.n	800435e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	2b22      	cmp	r3, #34	@ 0x22
 80042bc:	d10d      	bne.n	80042da <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042cc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d2:	1c5a      	adds	r2, r3, #1
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042d8:	e044      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d015      	beq.n	8004310 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b21      	cmp	r3, #33	@ 0x21
 80042e8:	d112      	bne.n	8004310 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ee:	781a      	ldrb	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800430e:	e029      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d124      	bne.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	2b21      	cmp	r3, #33	@ 0x21
 800431e:	d121      	bne.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800432e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800433e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7ff fe3a 	bl	8003fd0 <HAL_I2C_MemTxCpltCallback>
}
 800435c:	e002      	b.n	8004364 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7ff fbc8 	bl	8003af4 <I2C_Flush_DR>
}
 8004364:	bf00      	nop
 8004366:	3710      	adds	r7, #16
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b22      	cmp	r3, #34	@ 0x22
 800437e:	f040 80b9 	bne.w	80044f4 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004386:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438c:	b29b      	uxth	r3, r3
 800438e:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b03      	cmp	r3, #3
 8004394:	d921      	bls.n	80043da <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	691a      	ldr	r2, [r3, #16]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a0:	b2d2      	uxtb	r2, r2
 80043a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	3b01      	subs	r3, #1
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	f040 8096 	bne.w	80044f4 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043d6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80043d8:	e08c      	b.n	80044f4 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d07f      	beq.n	80044e2 <I2C_MasterReceive_RXNE+0x176>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d002      	beq.n	80043ee <I2C_MasterReceive_RXNE+0x82>
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d179      	bne.n	80044e2 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f001 f842 	bl	8005478 <I2C_WaitOnSTOPRequestThroughIT>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d14c      	bne.n	8004494 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004408:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685a      	ldr	r2, [r3, #4]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004418:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	691a      	ldr	r2, [r3, #16]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004436:	b29b      	uxth	r3, r3
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b40      	cmp	r3, #64	@ 0x40
 8004452:	d10a      	bne.n	800446a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff fdbd 	bl	8003fe2 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004468:	e044      	b.n	80044f4 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2b08      	cmp	r3, #8
 8004476:	d002      	beq.n	800447e <I2C_MasterReceive_RXNE+0x112>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2b20      	cmp	r3, #32
 800447c:	d103      	bne.n	8004486 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	631a      	str	r2, [r3, #48]	@ 0x30
 8004484:	e002      	b.n	800448c <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2212      	movs	r2, #18
 800448a:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f7ff fd6e 	bl	8003f6e <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004492:	e02f      	b.n	80044f4 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044a2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	691a      	ldr	r2, [r3, #16]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b6:	1c5a      	adds	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f7ff fd8a 	bl	8003ff4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80044e0:	e008      	b.n	80044f4 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044f0:	605a      	str	r2, [r3, #4]
}
 80044f2:	e7ff      	b.n	80044f4 <I2C_MasterReceive_RXNE+0x188>
 80044f4:	bf00      	nop
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450e:	b29b      	uxth	r3, r3
 8004510:	2b04      	cmp	r3, #4
 8004512:	d11b      	bne.n	800454c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	685a      	ldr	r2, [r3, #4]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004522:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691a      	ldr	r2, [r3, #16]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	1c5a      	adds	r2, r3, #1
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800454a:	e0c4      	b.n	80046d6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004550:	b29b      	uxth	r3, r3
 8004552:	2b03      	cmp	r3, #3
 8004554:	d129      	bne.n	80045aa <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685a      	ldr	r2, [r3, #4]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004564:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2b04      	cmp	r3, #4
 800456a:	d00a      	beq.n	8004582 <I2C_MasterReceive_BTF+0x86>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d007      	beq.n	8004582 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004580:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458c:	b2d2      	uxtb	r2, r2
 800458e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80045a8:	e095      	b.n	80046d6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d17d      	bne.n	80046b0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d002      	beq.n	80045c0 <I2C_MasterReceive_BTF+0xc4>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2b10      	cmp	r3, #16
 80045be:	d108      	bne.n	80045d2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ce:	601a      	str	r2, [r3, #0]
 80045d0:	e016      	b.n	8004600 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d002      	beq.n	80045de <I2C_MasterReceive_BTF+0xe2>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d108      	bne.n	80045f0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045ec:	601a      	str	r2, [r3, #0]
 80045ee:	e007      	b.n	8004600 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045fe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	691a      	ldr	r2, [r3, #16]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460a:	b2d2      	uxtb	r2, r2
 800460c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004642:	b29b      	uxth	r3, r3
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800465a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b40      	cmp	r3, #64	@ 0x40
 800466e:	d10a      	bne.n	8004686 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7ff fcaf 	bl	8003fe2 <HAL_I2C_MemRxCpltCallback>
}
 8004684:	e027      	b.n	80046d6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b08      	cmp	r3, #8
 8004692:	d002      	beq.n	800469a <I2C_MasterReceive_BTF+0x19e>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b20      	cmp	r3, #32
 8004698:	d103      	bne.n	80046a2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
 80046a0:	e002      	b.n	80046a8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2212      	movs	r2, #18
 80046a6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f7ff fc60 	bl	8003f6e <HAL_I2C_MasterRxCpltCallback>
}
 80046ae:	e012      	b.n	80046d6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691a      	ldr	r2, [r3, #16]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b40      	cmp	r3, #64	@ 0x40
 80046f0:	d117      	bne.n	8004722 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d109      	bne.n	800470e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	461a      	mov	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800470a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800470c:	e067      	b.n	80047de <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	b2db      	uxtb	r3, r3
 8004714:	f043 0301 	orr.w	r3, r3, #1
 8004718:	b2da      	uxtb	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	611a      	str	r2, [r3, #16]
}
 8004720:	e05d      	b.n	80047de <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800472a:	d133      	bne.n	8004794 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b21      	cmp	r3, #33	@ 0x21
 8004736:	d109      	bne.n	800474c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473c:	b2db      	uxtb	r3, r3
 800473e:	461a      	mov	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004748:	611a      	str	r2, [r3, #16]
 800474a:	e008      	b.n	800475e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004750:	b2db      	uxtb	r3, r3
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	b2da      	uxtb	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004762:	2b00      	cmp	r3, #0
 8004764:	d004      	beq.n	8004770 <I2C_Master_SB+0x92>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800476c:	2b00      	cmp	r3, #0
 800476e:	d108      	bne.n	8004782 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004774:	2b00      	cmp	r3, #0
 8004776:	d032      	beq.n	80047de <I2C_Master_SB+0x100>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800477e:	2b00      	cmp	r3, #0
 8004780:	d02d      	beq.n	80047de <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004790:	605a      	str	r2, [r3, #4]
}
 8004792:	e024      	b.n	80047de <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10e      	bne.n	80047ba <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	11db      	asrs	r3, r3, #7
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	f003 0306 	and.w	r3, r3, #6
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	f063 030f 	orn	r3, r3, #15
 80047b0:	b2da      	uxtb	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	611a      	str	r2, [r3, #16]
}
 80047b8:	e011      	b.n	80047de <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d10d      	bne.n	80047de <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	11db      	asrs	r3, r3, #7
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	f003 0306 	and.w	r3, r3, #6
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	f063 030e 	orn	r3, r3, #14
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	611a      	str	r2, [r3, #16]
}
 80047de:	bf00      	nop
 80047e0:	370c      	adds	r7, #12
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004800:	2b00      	cmp	r3, #0
 8004802:	d004      	beq.n	800480e <I2C_Master_ADD10+0x26>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480a:	2b00      	cmp	r3, #0
 800480c:	d108      	bne.n	8004820 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00c      	beq.n	8004830 <I2C_Master_ADD10+0x48>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481c:	2b00      	cmp	r3, #0
 800481e:	d007      	beq.n	8004830 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800482e:	605a      	str	r2, [r3, #4]
  }
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	bc80      	pop	{r7}
 8004838:	4770      	bx	lr

0800483a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800483a:	b480      	push	{r7}
 800483c:	b091      	sub	sp, #68	@ 0x44
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004848:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004850:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004856:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b22      	cmp	r3, #34	@ 0x22
 8004862:	f040 8174 	bne.w	8004b4e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10f      	bne.n	800488e <I2C_Master_ADDR+0x54>
 800486e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004872:	2b40      	cmp	r3, #64	@ 0x40
 8004874:	d10b      	bne.n	800488e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004876:	2300      	movs	r3, #0
 8004878:	633b      	str	r3, [r7, #48]	@ 0x30
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	695b      	ldr	r3, [r3, #20]
 8004880:	633b      	str	r3, [r7, #48]	@ 0x30
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	633b      	str	r3, [r7, #48]	@ 0x30
 800488a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488c:	e16b      	b.n	8004b66 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004892:	2b00      	cmp	r3, #0
 8004894:	d11d      	bne.n	80048d2 <I2C_Master_ADDR+0x98>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800489e:	d118      	bne.n	80048d2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a0:	2300      	movs	r3, #0
 80048a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048c4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ca:	1c5a      	adds	r2, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80048d0:	e149      	b.n	8004b66 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d113      	bne.n	8004904 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048dc:	2300      	movs	r3, #0
 80048de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	e120      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b01      	cmp	r3, #1
 800490c:	f040 808a 	bne.w	8004a24 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004912:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004916:	d137      	bne.n	8004988 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004926:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004932:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004936:	d113      	bne.n	8004960 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004946:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004948:	2300      	movs	r3, #0
 800494a:	627b      	str	r3, [r7, #36]	@ 0x24
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	627b      	str	r3, [r7, #36]	@ 0x24
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	627b      	str	r3, [r7, #36]	@ 0x24
 800495c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495e:	e0f2      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004960:	2300      	movs	r3, #0
 8004962:	623b      	str	r3, [r7, #32]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	623b      	str	r3, [r7, #32]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699b      	ldr	r3, [r3, #24]
 8004972:	623b      	str	r3, [r7, #32]
 8004974:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004984:	601a      	str	r2, [r3, #0]
 8004986:	e0de      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498a:	2b08      	cmp	r3, #8
 800498c:	d02e      	beq.n	80049ec <I2C_Master_ADDR+0x1b2>
 800498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004990:	2b20      	cmp	r3, #32
 8004992:	d02b      	beq.n	80049ec <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004996:	2b12      	cmp	r3, #18
 8004998:	d102      	bne.n	80049a0 <I2C_Master_ADDR+0x166>
 800499a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499c:	2b01      	cmp	r3, #1
 800499e:	d125      	bne.n	80049ec <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d00e      	beq.n	80049c4 <I2C_Master_ADDR+0x18a>
 80049a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d00b      	beq.n	80049c4 <I2C_Master_ADDR+0x18a>
 80049ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ae:	2b10      	cmp	r3, #16
 80049b0:	d008      	beq.n	80049c4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e007      	b.n	80049d4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049d2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d4:	2300      	movs	r3, #0
 80049d6:	61fb      	str	r3, [r7, #28]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	61fb      	str	r3, [r7, #28]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	61fb      	str	r3, [r7, #28]
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	e0ac      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049fa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049fc:	2300      	movs	r3, #0
 80049fe:	61bb      	str	r3, [r7, #24]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	695b      	ldr	r3, [r3, #20]
 8004a06:	61bb      	str	r3, [r7, #24]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	61bb      	str	r3, [r7, #24]
 8004a10:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e090      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d158      	bne.n	8004ae0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d021      	beq.n	8004a78 <I2C_Master_ADDR+0x23e>
 8004a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d01e      	beq.n	8004a78 <I2C_Master_ADDR+0x23e>
 8004a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a3c:	2b10      	cmp	r3, #16
 8004a3e:	d01b      	beq.n	8004a78 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a4e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a50:	2300      	movs	r3, #0
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	e012      	b.n	8004a9e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a86:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a88:	2300      	movs	r3, #0
 8004a8a:	613b      	str	r3, [r7, #16]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	613b      	str	r3, [r7, #16]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	613b      	str	r3, [r7, #16]
 8004a9c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aac:	d14b      	bne.n	8004b46 <I2C_Master_ADDR+0x30c>
 8004aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004ab4:	d00b      	beq.n	8004ace <I2C_Master_ADDR+0x294>
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d008      	beq.n	8004ace <I2C_Master_ADDR+0x294>
 8004abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abe:	2b08      	cmp	r3, #8
 8004ac0:	d005      	beq.n	8004ace <I2C_Master_ADDR+0x294>
 8004ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d002      	beq.n	8004ace <I2C_Master_ADDR+0x294>
 8004ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aca:	2b20      	cmp	r3, #32
 8004acc:	d13b      	bne.n	8004b46 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004adc:	605a      	str	r2, [r3, #4]
 8004ade:	e032      	b.n	8004b46 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004aee:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004afa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afe:	d117      	bne.n	8004b30 <I2C_Master_ADDR+0x2f6>
 8004b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b02:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b06:	d00b      	beq.n	8004b20 <I2C_Master_ADDR+0x2e6>
 8004b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d008      	beq.n	8004b20 <I2C_Master_ADDR+0x2e6>
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b10:	2b08      	cmp	r3, #8
 8004b12:	d005      	beq.n	8004b20 <I2C_Master_ADDR+0x2e6>
 8004b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b16:	2b10      	cmp	r3, #16
 8004b18:	d002      	beq.n	8004b20 <I2C_Master_ADDR+0x2e6>
 8004b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d107      	bne.n	8004b30 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b2e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b30:	2300      	movs	r3, #0
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004b4c:	e00b      	b.n	8004b66 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	695b      	ldr	r3, [r3, #20]
 8004b58:	60bb      	str	r3, [r7, #8]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	60bb      	str	r3, [r7, #8]
 8004b62:	68bb      	ldr	r3, [r7, #8]
}
 8004b64:	e7ff      	b.n	8004b66 <I2C_Master_ADDR+0x32c>
 8004b66:	bf00      	nop
 8004b68:	3744      	adds	r7, #68	@ 0x44
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr

08004b70 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d02b      	beq.n	8004be2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8e:	781a      	ldrb	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9a:	1c5a      	adds	r2, r3, #1
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d114      	bne.n	8004be2 <I2C_SlaveTransmit_TXE+0x72>
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	2b29      	cmp	r3, #41	@ 0x29
 8004bbc:	d111      	bne.n	8004be2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bcc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2221      	movs	r2, #33	@ 0x21
 8004bd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2228      	movs	r2, #40	@ 0x28
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f7ff f9cf 	bl	8003f80 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004be2:	bf00      	nop
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d011      	beq.n	8004c20 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c00:	781a      	ldrb	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bc80      	pop	{r7}
 8004c28:	4770      	bx	lr

08004c2a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b084      	sub	sp, #16
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c38:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d02c      	beq.n	8004c9e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4e:	b2d2      	uxtb	r2, r2
 8004c50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d114      	bne.n	8004c9e <I2C_SlaveReceive_RXNE+0x74>
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c78:	d111      	bne.n	8004c9e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c88:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2222      	movs	r2, #34	@ 0x22
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2228      	movs	r2, #40	@ 0x28
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f7ff f97a 	bl	8003f92 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c9e:	bf00      	nop
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d012      	beq.n	8004cde <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004cde:	bf00      	nop
 8004ce0:	370c      	adds	r7, #12
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d02:	2b28      	cmp	r3, #40	@ 0x28
 8004d04:	d127      	bne.n	8004d56 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d14:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	089b      	lsrs	r3, r3, #2
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d101      	bne.n	8004d26 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004d22:	2301      	movs	r3, #1
 8004d24:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	09db      	lsrs	r3, r3, #7
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d103      	bne.n	8004d3a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	81bb      	strh	r3, [r7, #12]
 8004d38:	e002      	b.n	8004d40 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004d48:	89ba      	ldrh	r2, [r7, #12]
 8004d4a:	7bfb      	ldrb	r3, [r7, #15]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff f928 	bl	8003fa4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d54:	e00e      	b.n	8004d74 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d56:	2300      	movs	r3, #0
 8004d58:	60bb      	str	r3, [r7, #8]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	60bb      	str	r3, [r7, #8]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	60bb      	str	r3, [r7, #8]
 8004d6a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004d74:	bf00      	nop
 8004d76:	3710      	adds	r7, #16
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d8a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d9a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	60bb      	str	r3, [r7, #8]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	60bb      	str	r3, [r7, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0201 	orr.w	r2, r2, #1
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dc8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dd8:	d172      	bne.n	8004ec0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	2b22      	cmp	r3, #34	@ 0x22
 8004dde:	d002      	beq.n	8004de6 <I2C_Slave_STOPF+0x6a>
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004de4:	d135      	bne.n	8004e52 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d005      	beq.n	8004e0a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	f043 0204 	orr.w	r2, r3, #4
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	685a      	ldr	r2, [r3, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e18:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fe fb1c 	bl	800345c <HAL_DMA_GetState>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d049      	beq.n	8004ebe <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2e:	4a69      	ldr	r2, [pc, #420]	@ (8004fd4 <I2C_Slave_STOPF+0x258>)
 8004e30:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fe f992 	bl	8003160 <HAL_DMA_Abort_IT>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d03d      	beq.n	8004ebe <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e4c:	4610      	mov	r0, r2
 8004e4e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e50:	e035      	b.n	8004ebe <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	f043 0204 	orr.w	r2, r3, #4
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e84:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fe fae6 	bl	800345c <HAL_DMA_GetState>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d014      	beq.n	8004ec0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e9a:	4a4e      	ldr	r2, [pc, #312]	@ (8004fd4 <I2C_Slave_STOPF+0x258>)
 8004e9c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f7fe f95c 	bl	8003160 <HAL_DMA_Abort_IT>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d008      	beq.n	8004ec0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004eb8:	4610      	mov	r0, r2
 8004eba:	4798      	blx	r3
 8004ebc:	e000      	b.n	8004ec0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ebe:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d03e      	beq.n	8004f48 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d112      	bne.n	8004efe <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691a      	ldr	r2, [r3, #16]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	b2d2      	uxtb	r2, r2
 8004ee4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eea:	1c5a      	adds	r2, r3, #1
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	b29a      	uxth	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	695b      	ldr	r3, [r3, #20]
 8004f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f08:	2b40      	cmp	r3, #64	@ 0x40
 8004f0a:	d112      	bne.n	8004f32 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f16:	b2d2      	uxtb	r2, r2
 8004f18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	1c5a      	adds	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f40:	f043 0204 	orr.w	r2, r3, #4
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f8b7 	bl	80050c4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004f56:	e039      	b.n	8004fcc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f58:	7bfb      	ldrb	r3, [r7, #15]
 8004f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f5c:	d109      	bne.n	8004f72 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2228      	movs	r2, #40	@ 0x28
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f7ff f810 	bl	8003f92 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b28      	cmp	r3, #40	@ 0x28
 8004f7c:	d111      	bne.n	8004fa2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a15      	ldr	r2, [pc, #84]	@ (8004fd8 <I2C_Slave_STOPF+0x25c>)
 8004f82:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f7ff f80f 	bl	8003fbe <HAL_I2C_ListenCpltCallback>
}
 8004fa0:	e014      	b.n	8004fcc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa6:	2b22      	cmp	r3, #34	@ 0x22
 8004fa8:	d002      	beq.n	8004fb0 <I2C_Slave_STOPF+0x234>
 8004faa:	7bfb      	ldrb	r3, [r7, #15]
 8004fac:	2b22      	cmp	r3, #34	@ 0x22
 8004fae:	d10d      	bne.n	8004fcc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fe ffe3 	bl	8003f92 <HAL_I2C_SlaveRxCpltCallback>
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	08005329 	.word	0x08005329
 8004fd8:	ffff0000 	.word	0xffff0000

08004fdc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fea:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2b08      	cmp	r3, #8
 8004ff6:	d002      	beq.n	8004ffe <I2C_Slave_AF+0x22>
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	d129      	bne.n	8005052 <I2C_Slave_AF+0x76>
 8004ffe:	7bfb      	ldrb	r3, [r7, #15]
 8005000:	2b28      	cmp	r3, #40	@ 0x28
 8005002:	d126      	bne.n	8005052 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a2e      	ldr	r2, [pc, #184]	@ (80050c0 <I2C_Slave_AF+0xe4>)
 8005008:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005018:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005022:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005032:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2220      	movs	r2, #32
 800503e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f7fe ffb7 	bl	8003fbe <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005050:	e031      	b.n	80050b6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005052:	7bfb      	ldrb	r3, [r7, #15]
 8005054:	2b21      	cmp	r3, #33	@ 0x21
 8005056:	d129      	bne.n	80050ac <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a19      	ldr	r2, [pc, #100]	@ (80050c0 <I2C_Slave_AF+0xe4>)
 800505c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2221      	movs	r2, #33	@ 0x21
 8005062:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	685a      	ldr	r2, [r3, #4]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005082:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800508c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800509c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f7fe fd28 	bl	8003af4 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f7fe ff6b 	bl	8003f80 <HAL_I2C_SlaveTxCpltCallback>
}
 80050aa:	e004      	b.n	80050b6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050b4:	615a      	str	r2, [r3, #20]
}
 80050b6:	bf00      	nop
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	ffff0000 	.word	0xffff0000

080050c4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80050dc:	7bbb      	ldrb	r3, [r7, #14]
 80050de:	2b10      	cmp	r3, #16
 80050e0:	d002      	beq.n	80050e8 <I2C_ITError+0x24>
 80050e2:	7bbb      	ldrb	r3, [r7, #14]
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d10a      	bne.n	80050fe <I2C_ITError+0x3a>
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	2b22      	cmp	r3, #34	@ 0x22
 80050ec:	d107      	bne.n	80050fe <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050fc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005104:	2b28      	cmp	r3, #40	@ 0x28
 8005106:	d107      	bne.n	8005118 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2228      	movs	r2, #40	@ 0x28
 8005112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005116:	e015      	b.n	8005144 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005122:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005126:	d00a      	beq.n	800513e <I2C_ITError+0x7a>
 8005128:	7bfb      	ldrb	r3, [r7, #15]
 800512a:	2b60      	cmp	r3, #96	@ 0x60
 800512c:	d007      	beq.n	800513e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2220      	movs	r2, #32
 8005132:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800514e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005152:	d162      	bne.n	800521a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005162:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005168:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b01      	cmp	r3, #1
 8005170:	d020      	beq.n	80051b4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005176:	4a6a      	ldr	r2, [pc, #424]	@ (8005320 <I2C_ITError+0x25c>)
 8005178:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517e:	4618      	mov	r0, r3
 8005180:	f7fd ffee 	bl	8003160 <HAL_DMA_Abort_IT>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 8089 	beq.w	800529e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f022 0201 	bic.w	r2, r2, #1
 800519a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2220      	movs	r2, #32
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80051ae:	4610      	mov	r0, r2
 80051b0:	4798      	blx	r3
 80051b2:	e074      	b.n	800529e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	4a59      	ldr	r2, [pc, #356]	@ (8005320 <I2C_ITError+0x25c>)
 80051ba:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fd ffcd 	bl	8003160 <HAL_DMA_Abort_IT>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d068      	beq.n	800529e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d6:	2b40      	cmp	r3, #64	@ 0x40
 80051d8:	d10b      	bne.n	80051f2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	691a      	ldr	r2, [r3, #16]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e4:	b2d2      	uxtb	r2, r2
 80051e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f022 0201 	bic.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2220      	movs	r2, #32
 8005206:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005214:	4610      	mov	r0, r2
 8005216:	4798      	blx	r3
 8005218:	e041      	b.n	800529e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b60      	cmp	r3, #96	@ 0x60
 8005224:	d125      	bne.n	8005272 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523e:	2b40      	cmp	r3, #64	@ 0x40
 8005240:	d10b      	bne.n	800525a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524c:	b2d2      	uxtb	r2, r2
 800524e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005254:	1c5a      	adds	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f022 0201 	bic.w	r2, r2, #1
 8005268:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fe fecb 	bl	8004006 <HAL_I2C_AbortCpltCallback>
 8005270:	e015      	b.n	800529e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527c:	2b40      	cmp	r3, #64	@ 0x40
 800527e:	d10b      	bne.n	8005298 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528a:	b2d2      	uxtb	r2, r2
 800528c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fe feab 	bl	8003ff4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10e      	bne.n	80052cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d109      	bne.n	80052cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d104      	bne.n	80052cc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d007      	beq.n	80052dc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80052da:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d113      	bne.n	8005318 <I2C_ITError+0x254>
 80052f0:	7bfb      	ldrb	r3, [r7, #15]
 80052f2:	2b28      	cmp	r3, #40	@ 0x28
 80052f4:	d110      	bne.n	8005318 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005324 <I2C_ITError+0x260>)
 80052fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2220      	movs	r2, #32
 8005306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f7fe fe53 	bl	8003fbe <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005318:	bf00      	nop
 800531a:	3710      	adds	r7, #16
 800531c:	46bd      	mov	sp, r7
 800531e:	bd80      	pop	{r7, pc}
 8005320:	08005329 	.word	0x08005329
 8005324:	ffff0000 	.word	0xffff0000

08005328 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005330:	2300      	movs	r3, #0
 8005332:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005338:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005340:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005342:	4b4b      	ldr	r3, [pc, #300]	@ (8005470 <I2C_DMAAbort+0x148>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	08db      	lsrs	r3, r3, #3
 8005348:	4a4a      	ldr	r2, [pc, #296]	@ (8005474 <I2C_DMAAbort+0x14c>)
 800534a:	fba2 2303 	umull	r2, r3, r2, r3
 800534e:	0a1a      	lsrs	r2, r3, #8
 8005350:	4613      	mov	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	4413      	add	r3, r2
 8005356:	00da      	lsls	r2, r3, #3
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d106      	bne.n	8005370 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	f043 0220 	orr.w	r2, r3, #32
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800536e:	e00a      	b.n	8005386 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	3b01      	subs	r3, #1
 8005374:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005384:	d0ea      	beq.n	800535c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005392:	2200      	movs	r2, #0
 8005394:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539a:	2b00      	cmp	r3, #0
 800539c:	d003      	beq.n	80053a6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a2:	2200      	movs	r2, #0
 80053a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053b4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	2200      	movs	r2, #0
 80053ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d003      	beq.n	80053cc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c8:	2200      	movs	r2, #0
 80053ca:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053d8:	2200      	movs	r2, #0
 80053da:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0201 	bic.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b60      	cmp	r3, #96	@ 0x60
 80053f6:	d10e      	bne.n	8005416 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2220      	movs	r2, #32
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	2200      	movs	r2, #0
 800540c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800540e:	6978      	ldr	r0, [r7, #20]
 8005410:	f7fe fdf9 	bl	8004006 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005414:	e027      	b.n	8005466 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005416:	7cfb      	ldrb	r3, [r7, #19]
 8005418:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800541c:	2b28      	cmp	r3, #40	@ 0x28
 800541e:	d117      	bne.n	8005450 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f042 0201 	orr.w	r2, r2, #1
 800542e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681a      	ldr	r2, [r3, #0]
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800543e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	2200      	movs	r2, #0
 8005444:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2228      	movs	r2, #40	@ 0x28
 800544a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800544e:	e007      	b.n	8005460 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	2220      	movs	r2, #32
 8005454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005460:	6978      	ldr	r0, [r7, #20]
 8005462:	f7fe fdc7 	bl	8003ff4 <HAL_I2C_ErrorCallback>
}
 8005466:	bf00      	nop
 8005468:	3718      	adds	r7, #24
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	20000000 	.word	0x20000000
 8005474:	14f8b589 	.word	0x14f8b589

08005478 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005484:	4b13      	ldr	r3, [pc, #76]	@ (80054d4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	08db      	lsrs	r3, r3, #3
 800548a:	4a13      	ldr	r2, [pc, #76]	@ (80054d8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800548c:	fba2 2303 	umull	r2, r3, r2, r3
 8005490:	0a1a      	lsrs	r2, r3, #8
 8005492:	4613      	mov	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4413      	add	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3b01      	subs	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d107      	bne.n	80054b6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	f043 0220 	orr.w	r2, r3, #32
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e008      	b.n	80054c8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c4:	d0e9      	beq.n	800549a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	20000000 	.word	0x20000000
 80054d8:	14f8b589 	.word	0x14f8b589

080054dc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80054ec:	d103      	bne.n	80054f6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80054f4:	e007      	b.n	8005506 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80054fe:	d102      	bne.n	8005506 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2208      	movs	r2, #8
 8005504:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e272      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 8087 	beq.w	800563e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005530:	4b92      	ldr	r3, [pc, #584]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f003 030c 	and.w	r3, r3, #12
 8005538:	2b04      	cmp	r3, #4
 800553a:	d00c      	beq.n	8005556 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800553c:	4b8f      	ldr	r3, [pc, #572]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f003 030c 	and.w	r3, r3, #12
 8005544:	2b08      	cmp	r3, #8
 8005546:	d112      	bne.n	800556e <HAL_RCC_OscConfig+0x5e>
 8005548:	4b8c      	ldr	r3, [pc, #560]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005554:	d10b      	bne.n	800556e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005556:	4b89      	ldr	r3, [pc, #548]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d06c      	beq.n	800563c <HAL_RCC_OscConfig+0x12c>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d168      	bne.n	800563c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e24c      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005576:	d106      	bne.n	8005586 <HAL_RCC_OscConfig+0x76>
 8005578:	4b80      	ldr	r3, [pc, #512]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a7f      	ldr	r2, [pc, #508]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800557e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005582:	6013      	str	r3, [r2, #0]
 8005584:	e02e      	b.n	80055e4 <HAL_RCC_OscConfig+0xd4>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10c      	bne.n	80055a8 <HAL_RCC_OscConfig+0x98>
 800558e:	4b7b      	ldr	r3, [pc, #492]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a7a      	ldr	r2, [pc, #488]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005594:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	4b78      	ldr	r3, [pc, #480]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a77      	ldr	r2, [pc, #476]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	e01d      	b.n	80055e4 <HAL_RCC_OscConfig+0xd4>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055b0:	d10c      	bne.n	80055cc <HAL_RCC_OscConfig+0xbc>
 80055b2:	4b72      	ldr	r3, [pc, #456]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a71      	ldr	r2, [pc, #452]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055bc:	6013      	str	r3, [r2, #0]
 80055be:	4b6f      	ldr	r3, [pc, #444]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a6e      	ldr	r2, [pc, #440]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055c8:	6013      	str	r3, [r2, #0]
 80055ca:	e00b      	b.n	80055e4 <HAL_RCC_OscConfig+0xd4>
 80055cc:	4b6b      	ldr	r3, [pc, #428]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a6a      	ldr	r2, [pc, #424]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	4b68      	ldr	r3, [pc, #416]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a67      	ldr	r2, [pc, #412]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80055de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d013      	beq.n	8005614 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ec:	f7fc fd46 	bl	800207c <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055f4:	f7fc fd42 	bl	800207c <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b64      	cmp	r3, #100	@ 0x64
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e200      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005606:	4b5d      	ldr	r3, [pc, #372]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d0f0      	beq.n	80055f4 <HAL_RCC_OscConfig+0xe4>
 8005612:	e014      	b.n	800563e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005614:	f7fc fd32 	bl	800207c <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800561c:	f7fc fd2e 	bl	800207c <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b64      	cmp	r3, #100	@ 0x64
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e1ec      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800562e:	4b53      	ldr	r3, [pc, #332]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f0      	bne.n	800561c <HAL_RCC_OscConfig+0x10c>
 800563a:	e000      	b.n	800563e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800563c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 0302 	and.w	r3, r3, #2
 8005646:	2b00      	cmp	r3, #0
 8005648:	d063      	beq.n	8005712 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800564a:	4b4c      	ldr	r3, [pc, #304]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f003 030c 	and.w	r3, r3, #12
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00b      	beq.n	800566e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005656:	4b49      	ldr	r3, [pc, #292]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f003 030c 	and.w	r3, r3, #12
 800565e:	2b08      	cmp	r3, #8
 8005660:	d11c      	bne.n	800569c <HAL_RCC_OscConfig+0x18c>
 8005662:	4b46      	ldr	r3, [pc, #280]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d116      	bne.n	800569c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800566e:	4b43      	ldr	r3, [pc, #268]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_RCC_OscConfig+0x176>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d001      	beq.n	8005686 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e1c0      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005686:	4b3d      	ldr	r3, [pc, #244]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	00db      	lsls	r3, r3, #3
 8005694:	4939      	ldr	r1, [pc, #228]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005696:	4313      	orrs	r3, r2
 8005698:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800569a:	e03a      	b.n	8005712 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d020      	beq.n	80056e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056a4:	4b36      	ldr	r3, [pc, #216]	@ (8005780 <HAL_RCC_OscConfig+0x270>)
 80056a6:	2201      	movs	r2, #1
 80056a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056aa:	f7fc fce7 	bl	800207c <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056b0:	e008      	b.n	80056c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056b2:	f7fc fce3 	bl	800207c <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d901      	bls.n	80056c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e1a1      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056c4:	4b2d      	ldr	r3, [pc, #180]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0f0      	beq.n	80056b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056d0:	4b2a      	ldr	r3, [pc, #168]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	4927      	ldr	r1, [pc, #156]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	600b      	str	r3, [r1, #0]
 80056e4:	e015      	b.n	8005712 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056e6:	4b26      	ldr	r3, [pc, #152]	@ (8005780 <HAL_RCC_OscConfig+0x270>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fc fcc6 	bl	800207c <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056f4:	f7fc fcc2 	bl	800207c <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e180      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005706:	4b1d      	ldr	r3, [pc, #116]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0308 	and.w	r3, r3, #8
 800571a:	2b00      	cmp	r3, #0
 800571c:	d03a      	beq.n	8005794 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d019      	beq.n	800575a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005726:	4b17      	ldr	r3, [pc, #92]	@ (8005784 <HAL_RCC_OscConfig+0x274>)
 8005728:	2201      	movs	r2, #1
 800572a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800572c:	f7fc fca6 	bl	800207c <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005734:	f7fc fca2 	bl	800207c <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b02      	cmp	r3, #2
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e160      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005746:	4b0d      	ldr	r3, [pc, #52]	@ (800577c <HAL_RCC_OscConfig+0x26c>)
 8005748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0f0      	beq.n	8005734 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005752:	2001      	movs	r0, #1
 8005754:	f000 fb08 	bl	8005d68 <RCC_Delay>
 8005758:	e01c      	b.n	8005794 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800575a:	4b0a      	ldr	r3, [pc, #40]	@ (8005784 <HAL_RCC_OscConfig+0x274>)
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005760:	f7fc fc8c 	bl	800207c <HAL_GetTick>
 8005764:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005766:	e00f      	b.n	8005788 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005768:	f7fc fc88 	bl	800207c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b02      	cmp	r3, #2
 8005774:	d908      	bls.n	8005788 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e146      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
 800577a:	bf00      	nop
 800577c:	40021000 	.word	0x40021000
 8005780:	42420000 	.word	0x42420000
 8005784:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005788:	4b92      	ldr	r3, [pc, #584]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1e9      	bne.n	8005768 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80a6 	beq.w	80058ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a2:	2300      	movs	r3, #0
 80057a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057a6:	4b8b      	ldr	r3, [pc, #556]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10d      	bne.n	80057ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057b2:	4b88      	ldr	r3, [pc, #544]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80057b4:	69db      	ldr	r3, [r3, #28]
 80057b6:	4a87      	ldr	r2, [pc, #540]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80057b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057bc:	61d3      	str	r3, [r2, #28]
 80057be:	4b85      	ldr	r3, [pc, #532]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80057c0:	69db      	ldr	r3, [r3, #28]
 80057c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	60bb      	str	r3, [r7, #8]
 80057c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ca:	2301      	movs	r3, #1
 80057cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ce:	4b82      	ldr	r3, [pc, #520]	@ (80059d8 <HAL_RCC_OscConfig+0x4c8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d118      	bne.n	800580c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057da:	4b7f      	ldr	r3, [pc, #508]	@ (80059d8 <HAL_RCC_OscConfig+0x4c8>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a7e      	ldr	r2, [pc, #504]	@ (80059d8 <HAL_RCC_OscConfig+0x4c8>)
 80057e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057e6:	f7fc fc49 	bl	800207c <HAL_GetTick>
 80057ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ec:	e008      	b.n	8005800 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057ee:	f7fc fc45 	bl	800207c <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	2b64      	cmp	r3, #100	@ 0x64
 80057fa:	d901      	bls.n	8005800 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e103      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005800:	4b75      	ldr	r3, [pc, #468]	@ (80059d8 <HAL_RCC_OscConfig+0x4c8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0f0      	beq.n	80057ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d106      	bne.n	8005822 <HAL_RCC_OscConfig+0x312>
 8005814:	4b6f      	ldr	r3, [pc, #444]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	4a6e      	ldr	r2, [pc, #440]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800581a:	f043 0301 	orr.w	r3, r3, #1
 800581e:	6213      	str	r3, [r2, #32]
 8005820:	e02d      	b.n	800587e <HAL_RCC_OscConfig+0x36e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10c      	bne.n	8005844 <HAL_RCC_OscConfig+0x334>
 800582a:	4b6a      	ldr	r3, [pc, #424]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	4a69      	ldr	r2, [pc, #420]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005830:	f023 0301 	bic.w	r3, r3, #1
 8005834:	6213      	str	r3, [r2, #32]
 8005836:	4b67      	ldr	r3, [pc, #412]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	4a66      	ldr	r2, [pc, #408]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800583c:	f023 0304 	bic.w	r3, r3, #4
 8005840:	6213      	str	r3, [r2, #32]
 8005842:	e01c      	b.n	800587e <HAL_RCC_OscConfig+0x36e>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	2b05      	cmp	r3, #5
 800584a:	d10c      	bne.n	8005866 <HAL_RCC_OscConfig+0x356>
 800584c:	4b61      	ldr	r3, [pc, #388]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	4a60      	ldr	r2, [pc, #384]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005852:	f043 0304 	orr.w	r3, r3, #4
 8005856:	6213      	str	r3, [r2, #32]
 8005858:	4b5e      	ldr	r3, [pc, #376]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	4a5d      	ldr	r2, [pc, #372]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	6213      	str	r3, [r2, #32]
 8005864:	e00b      	b.n	800587e <HAL_RCC_OscConfig+0x36e>
 8005866:	4b5b      	ldr	r3, [pc, #364]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	4a5a      	ldr	r2, [pc, #360]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	6213      	str	r3, [r2, #32]
 8005872:	4b58      	ldr	r3, [pc, #352]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	4a57      	ldr	r2, [pc, #348]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005878:	f023 0304 	bic.w	r3, r3, #4
 800587c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d015      	beq.n	80058b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005886:	f7fc fbf9 	bl	800207c <HAL_GetTick>
 800588a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800588c:	e00a      	b.n	80058a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588e:	f7fc fbf5 	bl	800207c <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	f241 3288 	movw	r2, #5000	@ 0x1388
 800589c:	4293      	cmp	r3, r2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e0b1      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a4:	4b4b      	ldr	r3, [pc, #300]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d0ee      	beq.n	800588e <HAL_RCC_OscConfig+0x37e>
 80058b0:	e014      	b.n	80058dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058b2:	f7fc fbe3 	bl	800207c <HAL_GetTick>
 80058b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058b8:	e00a      	b.n	80058d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ba:	f7fc fbdf 	bl	800207c <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d901      	bls.n	80058d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e09b      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d0:	4b40      	ldr	r3, [pc, #256]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80058d2:	6a1b      	ldr	r3, [r3, #32]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d1ee      	bne.n	80058ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d105      	bne.n	80058ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e2:	4b3c      	ldr	r3, [pc, #240]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	4a3b      	ldr	r2, [pc, #236]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80058e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	69db      	ldr	r3, [r3, #28]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 8087 	beq.w	8005a06 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058f8:	4b36      	ldr	r3, [pc, #216]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f003 030c 	and.w	r3, r3, #12
 8005900:	2b08      	cmp	r3, #8
 8005902:	d061      	beq.n	80059c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	69db      	ldr	r3, [r3, #28]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d146      	bne.n	800599a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800590c:	4b33      	ldr	r3, [pc, #204]	@ (80059dc <HAL_RCC_OscConfig+0x4cc>)
 800590e:	2200      	movs	r2, #0
 8005910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005912:	f7fc fbb3 	bl	800207c <HAL_GetTick>
 8005916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005918:	e008      	b.n	800592c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800591a:	f7fc fbaf 	bl	800207c <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	2b02      	cmp	r3, #2
 8005926:	d901      	bls.n	800592c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e06d      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800592c:	4b29      	ldr	r3, [pc, #164]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1f0      	bne.n	800591a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a1b      	ldr	r3, [r3, #32]
 800593c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005940:	d108      	bne.n	8005954 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005942:	4b24      	ldr	r3, [pc, #144]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	4921      	ldr	r1, [pc, #132]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005950:	4313      	orrs	r3, r2
 8005952:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005954:	4b1f      	ldr	r3, [pc, #124]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6a19      	ldr	r1, [r3, #32]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005964:	430b      	orrs	r3, r1
 8005966:	491b      	ldr	r1, [pc, #108]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 8005968:	4313      	orrs	r3, r2
 800596a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800596c:	4b1b      	ldr	r3, [pc, #108]	@ (80059dc <HAL_RCC_OscConfig+0x4cc>)
 800596e:	2201      	movs	r2, #1
 8005970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005972:	f7fc fb83 	bl	800207c <HAL_GetTick>
 8005976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005978:	e008      	b.n	800598c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800597a:	f7fc fb7f 	bl	800207c <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b02      	cmp	r3, #2
 8005986:	d901      	bls.n	800598c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005988:	2303      	movs	r3, #3
 800598a:	e03d      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800598c:	4b11      	ldr	r3, [pc, #68]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d0f0      	beq.n	800597a <HAL_RCC_OscConfig+0x46a>
 8005998:	e035      	b.n	8005a06 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800599a:	4b10      	ldr	r3, [pc, #64]	@ (80059dc <HAL_RCC_OscConfig+0x4cc>)
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059a0:	f7fc fb6c 	bl	800207c <HAL_GetTick>
 80059a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059a6:	e008      	b.n	80059ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059a8:	f7fc fb68 	bl	800207c <HAL_GetTick>
 80059ac:	4602      	mov	r2, r0
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	1ad3      	subs	r3, r2, r3
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e026      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059ba:	4b06      	ldr	r3, [pc, #24]	@ (80059d4 <HAL_RCC_OscConfig+0x4c4>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1f0      	bne.n	80059a8 <HAL_RCC_OscConfig+0x498>
 80059c6:	e01e      	b.n	8005a06 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d107      	bne.n	80059e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e019      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
 80059d4:	40021000 	.word	0x40021000
 80059d8:	40007000 	.word	0x40007000
 80059dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80059e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <HAL_RCC_OscConfig+0x500>)
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	429a      	cmp	r2, r3
 80059f2:	d106      	bne.n	8005a02 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d001      	beq.n	8005a06 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e000      	b.n	8005a08 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3718      	adds	r7, #24
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	40021000 	.word	0x40021000

08005a14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d101      	bne.n	8005a28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	e0d0      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a28:	4b6a      	ldr	r3, [pc, #424]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d910      	bls.n	8005a58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a36:	4b67      	ldr	r3, [pc, #412]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f023 0207 	bic.w	r2, r3, #7
 8005a3e:	4965      	ldr	r1, [pc, #404]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a46:	4b63      	ldr	r3, [pc, #396]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0307 	and.w	r3, r3, #7
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d001      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e0b8      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0302 	and.w	r3, r3, #2
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d020      	beq.n	8005aa6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0304 	and.w	r3, r3, #4
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d005      	beq.n	8005a7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a70:	4b59      	ldr	r3, [pc, #356]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	4a58      	ldr	r2, [pc, #352]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005a7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0308 	and.w	r3, r3, #8
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d005      	beq.n	8005a94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a88:	4b53      	ldr	r3, [pc, #332]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	4a52      	ldr	r2, [pc, #328]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a8e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005a92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a94:	4b50      	ldr	r3, [pc, #320]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	494d      	ldr	r1, [pc, #308]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0301 	and.w	r3, r3, #1
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d040      	beq.n	8005b34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d107      	bne.n	8005aca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aba:	4b47      	ldr	r3, [pc, #284]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d115      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e07f      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d107      	bne.n	8005ae2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad2:	4b41      	ldr	r3, [pc, #260]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d109      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e073      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ae2:	4b3d      	ldr	r3, [pc, #244]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e06b      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005af2:	4b39      	ldr	r3, [pc, #228]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f023 0203 	bic.w	r2, r3, #3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	4936      	ldr	r1, [pc, #216]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b04:	f7fc faba 	bl	800207c <HAL_GetTick>
 8005b08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b0c:	f7fc fab6 	bl	800207c <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e053      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b22:	4b2d      	ldr	r3, [pc, #180]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 020c 	and.w	r2, r3, #12
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d1eb      	bne.n	8005b0c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b34:	4b27      	ldr	r3, [pc, #156]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0307 	and.w	r3, r3, #7
 8005b3c:	683a      	ldr	r2, [r7, #0]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d210      	bcs.n	8005b64 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b42:	4b24      	ldr	r3, [pc, #144]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f023 0207 	bic.w	r2, r3, #7
 8005b4a:	4922      	ldr	r1, [pc, #136]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b52:	4b20      	ldr	r3, [pc, #128]	@ (8005bd4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 0307 	and.w	r3, r3, #7
 8005b5a:	683a      	ldr	r2, [r7, #0]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d001      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
 8005b62:	e032      	b.n	8005bca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0304 	and.w	r3, r3, #4
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d008      	beq.n	8005b82 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b70:	4b19      	ldr	r3, [pc, #100]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	4916      	ldr	r1, [pc, #88]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0308 	and.w	r3, r3, #8
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d009      	beq.n	8005ba2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005b8e:	4b12      	ldr	r3, [pc, #72]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	490e      	ldr	r1, [pc, #56]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ba2:	f000 f859 	bl	8005c58 <HAL_RCC_GetSysClockFreq>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd8 <HAL_RCC_ClockConfig+0x1c4>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	091b      	lsrs	r3, r3, #4
 8005bae:	f003 030f 	and.w	r3, r3, #15
 8005bb2:	490a      	ldr	r1, [pc, #40]	@ (8005bdc <HAL_RCC_ClockConfig+0x1c8>)
 8005bb4:	5ccb      	ldrb	r3, [r1, r3]
 8005bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8005bba:	4a09      	ldr	r2, [pc, #36]	@ (8005be0 <HAL_RCC_ClockConfig+0x1cc>)
 8005bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bbe:	4b09      	ldr	r3, [pc, #36]	@ (8005be4 <HAL_RCC_ClockConfig+0x1d0>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7fc fa18 	bl	8001ff8 <HAL_InitTick>

  return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	40022000 	.word	0x40022000
 8005bd8:	40021000 	.word	0x40021000
 8005bdc:	0800aa30 	.word	0x0800aa30
 8005be0:	20000000 	.word	0x20000000
 8005be4:	20000004 	.word	0x20000004

08005be8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b08a      	sub	sp, #40	@ 0x28
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8005bf4:	f107 0318 	add.w	r3, r7, #24
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	605a      	str	r2, [r3, #4]
 8005bfe:	609a      	str	r2, [r3, #8]
 8005c00:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8005c02:	2302      	movs	r3, #2
 8005c04:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8005c06:	2303      	movs	r3, #3
 8005c08:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio.Pull      = GPIO_NOPULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 8005c0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c12:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8005c14:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <HAL_RCC_MCOConfig+0x68>)
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	4a0d      	ldr	r2, [pc, #52]	@ (8005c50 <HAL_RCC_MCOConfig+0x68>)
 8005c1a:	f043 0304 	orr.w	r3, r3, #4
 8005c1e:	6193      	str	r3, [r2, #24]
 8005c20:	4b0b      	ldr	r3, [pc, #44]	@ (8005c50 <HAL_RCC_MCOConfig+0x68>)
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	617b      	str	r3, [r7, #20]
 8005c2a:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8005c2c:	f107 0318 	add.w	r3, r7, #24
 8005c30:	4619      	mov	r1, r3
 8005c32:	4808      	ldr	r0, [pc, #32]	@ (8005c54 <HAL_RCC_MCOConfig+0x6c>)
 8005c34:	f7fd fc4c 	bl	80034d0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8005c38:	4b05      	ldr	r3, [pc, #20]	@ (8005c50 <HAL_RCC_MCOConfig+0x68>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005c40:	4903      	ldr	r1, [pc, #12]	@ (8005c50 <HAL_RCC_MCOConfig+0x68>)
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	604b      	str	r3, [r1, #4]
}
 8005c48:	bf00      	nop
 8005c4a:	3728      	adds	r7, #40	@ 0x28
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40021000 	.word	0x40021000
 8005c54:	40010800 	.word	0x40010800

08005c58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b087      	sub	sp, #28
 8005c5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	2300      	movs	r3, #0
 8005c64:	60bb      	str	r3, [r7, #8]
 8005c66:	2300      	movs	r3, #0
 8005c68:	617b      	str	r3, [r7, #20]
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c72:	4b1e      	ldr	r3, [pc, #120]	@ (8005cec <HAL_RCC_GetSysClockFreq+0x94>)
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f003 030c 	and.w	r3, r3, #12
 8005c7e:	2b04      	cmp	r3, #4
 8005c80:	d002      	beq.n	8005c88 <HAL_RCC_GetSysClockFreq+0x30>
 8005c82:	2b08      	cmp	r3, #8
 8005c84:	d003      	beq.n	8005c8e <HAL_RCC_GetSysClockFreq+0x36>
 8005c86:	e027      	b.n	8005cd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c88:	4b19      	ldr	r3, [pc, #100]	@ (8005cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005c8a:	613b      	str	r3, [r7, #16]
      break;
 8005c8c:	e027      	b.n	8005cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	0c9b      	lsrs	r3, r3, #18
 8005c92:	f003 030f 	and.w	r3, r3, #15
 8005c96:	4a17      	ldr	r2, [pc, #92]	@ (8005cf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005c98:	5cd3      	ldrb	r3, [r2, r3]
 8005c9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d010      	beq.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005ca6:	4b11      	ldr	r3, [pc, #68]	@ (8005cec <HAL_RCC_GetSysClockFreq+0x94>)
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	0c5b      	lsrs	r3, r3, #17
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	4a11      	ldr	r2, [pc, #68]	@ (8005cf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005cb2:	5cd3      	ldrb	r3, [r2, r3]
 8005cb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8005cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8005cba:	fb03 f202 	mul.w	r2, r3, r2
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	e004      	b.n	8005cd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	4a0c      	ldr	r2, [pc, #48]	@ (8005cfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8005ccc:	fb02 f303 	mul.w	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	613b      	str	r3, [r7, #16]
      break;
 8005cd6:	e002      	b.n	8005cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005cd8:	4b09      	ldr	r3, [pc, #36]	@ (8005d00 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005cda:	613b      	str	r3, [r7, #16]
      break;
 8005cdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005cde:	693b      	ldr	r3, [r7, #16]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	371c      	adds	r7, #28
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	00f42400 	.word	0x00f42400
 8005cf4:	0800aa48 	.word	0x0800aa48
 8005cf8:	0800aa58 	.word	0x0800aa58
 8005cfc:	003d0900 	.word	0x003d0900
 8005d00:	007a1200 	.word	0x007a1200

08005d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d04:	b480      	push	{r7}
 8005d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d08:	4b02      	ldr	r3, [pc, #8]	@ (8005d14 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bc80      	pop	{r7}
 8005d12:	4770      	bx	lr
 8005d14:	20000000 	.word	0x20000000

08005d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005d1c:	f7ff fff2 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 8005d20:	4602      	mov	r2, r0
 8005d22:	4b05      	ldr	r3, [pc, #20]	@ (8005d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	0a1b      	lsrs	r3, r3, #8
 8005d28:	f003 0307 	and.w	r3, r3, #7
 8005d2c:	4903      	ldr	r1, [pc, #12]	@ (8005d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d2e:	5ccb      	ldrb	r3, [r1, r3]
 8005d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	40021000 	.word	0x40021000
 8005d3c:	0800aa40 	.word	0x0800aa40

08005d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d44:	f7ff ffde 	bl	8005d04 <HAL_RCC_GetHCLKFreq>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	0adb      	lsrs	r3, r3, #11
 8005d50:	f003 0307 	and.w	r3, r3, #7
 8005d54:	4903      	ldr	r1, [pc, #12]	@ (8005d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d56:	5ccb      	ldrb	r3, [r1, r3]
 8005d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	40021000 	.word	0x40021000
 8005d64:	0800aa40 	.word	0x0800aa40

08005d68 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d70:	4b0a      	ldr	r3, [pc, #40]	@ (8005d9c <RCC_Delay+0x34>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a0a      	ldr	r2, [pc, #40]	@ (8005da0 <RCC_Delay+0x38>)
 8005d76:	fba2 2303 	umull	r2, r3, r2, r3
 8005d7a:	0a5b      	lsrs	r3, r3, #9
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	fb02 f303 	mul.w	r3, r2, r3
 8005d82:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d84:	bf00      	nop
  }
  while (Delay --);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	1e5a      	subs	r2, r3, #1
 8005d8a:	60fa      	str	r2, [r7, #12]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1f9      	bne.n	8005d84 <RCC_Delay+0x1c>
}
 8005d90:	bf00      	nop
 8005d92:	bf00      	nop
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bc80      	pop	{r7}
 8005d9a:	4770      	bx	lr
 8005d9c:	20000000 	.word	0x20000000
 8005da0:	10624dd3 	.word	0x10624dd3

08005da4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b082      	sub	sp, #8
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d101      	bne.n	8005db6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e041      	b.n	8005e3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d106      	bne.n	8005dd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7fb fe60 	bl	8001a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	3304      	adds	r3, #4
 8005de0:	4619      	mov	r1, r3
 8005de2:	4610      	mov	r0, r2
 8005de4:	f000 fad4 	bl	8006390 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
	...

08005e44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d001      	beq.n	8005e5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e032      	b.n	8005ec2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a18      	ldr	r2, [pc, #96]	@ (8005ecc <HAL_TIM_Base_Start+0x88>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d00e      	beq.n	8005e8c <HAL_TIM_Base_Start+0x48>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e76:	d009      	beq.n	8005e8c <HAL_TIM_Base_Start+0x48>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a14      	ldr	r2, [pc, #80]	@ (8005ed0 <HAL_TIM_Base_Start+0x8c>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d004      	beq.n	8005e8c <HAL_TIM_Base_Start+0x48>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a13      	ldr	r2, [pc, #76]	@ (8005ed4 <HAL_TIM_Base_Start+0x90>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d111      	bne.n	8005eb0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	f003 0307 	and.w	r3, r3, #7
 8005e96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2b06      	cmp	r3, #6
 8005e9c:	d010      	beq.n	8005ec0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0201 	orr.w	r2, r2, #1
 8005eac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eae:	e007      	b.n	8005ec0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0201 	orr.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bc80      	pop	{r7}
 8005eca:	4770      	bx	lr
 8005ecc:	40012c00 	.word	0x40012c00
 8005ed0:	40000400 	.word	0x40000400
 8005ed4:	40000800 	.word	0x40000800

08005ed8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b085      	sub	sp, #20
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d001      	beq.n	8005ef0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e03a      	b.n	8005f66 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68da      	ldr	r2, [r3, #12]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a18      	ldr	r2, [pc, #96]	@ (8005f70 <HAL_TIM_Base_Start_IT+0x98>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d00e      	beq.n	8005f30 <HAL_TIM_Base_Start_IT+0x58>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1a:	d009      	beq.n	8005f30 <HAL_TIM_Base_Start_IT+0x58>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a14      	ldr	r2, [pc, #80]	@ (8005f74 <HAL_TIM_Base_Start_IT+0x9c>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d004      	beq.n	8005f30 <HAL_TIM_Base_Start_IT+0x58>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a13      	ldr	r2, [pc, #76]	@ (8005f78 <HAL_TIM_Base_Start_IT+0xa0>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d111      	bne.n	8005f54 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f003 0307 	and.w	r3, r3, #7
 8005f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b06      	cmp	r3, #6
 8005f40:	d010      	beq.n	8005f64 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f042 0201 	orr.w	r2, r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f52:	e007      	b.n	8005f64 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0201 	orr.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3714      	adds	r7, #20
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bc80      	pop	{r7}
 8005f6e:	4770      	bx	lr
 8005f70:	40012c00 	.word	0x40012c00
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800

08005f7c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68da      	ldr	r2, [r3, #12]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0201 	bic.w	r2, r2, #1
 8005f92:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	6a1a      	ldr	r2, [r3, #32]
 8005f9a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10f      	bne.n	8005fc4 <HAL_TIM_Base_Stop_IT+0x48>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6a1a      	ldr	r2, [r3, #32]
 8005faa:	f240 4344 	movw	r3, #1092	@ 0x444
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d107      	bne.n	8005fc4 <HAL_TIM_Base_Stop_IT+0x48>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0201 	bic.w	r2, r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	370c      	adds	r7, #12
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bc80      	pop	{r7}
 8005fd6:	4770      	bx	lr

08005fd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d020      	beq.n	800603c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f003 0302 	and.w	r3, r3, #2
 8006000:	2b00      	cmp	r3, #0
 8006002:	d01b      	beq.n	800603c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f06f 0202 	mvn.w	r2, #2
 800600c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	699b      	ldr	r3, [r3, #24]
 800601a:	f003 0303 	and.w	r3, r3, #3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f998 	bl	8006358 <HAL_TIM_IC_CaptureCallback>
 8006028:	e005      	b.n	8006036 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f98b 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f99a 	bl	800636a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b00      	cmp	r3, #0
 8006044:	d020      	beq.n	8006088 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f003 0304 	and.w	r3, r3, #4
 800604c:	2b00      	cmp	r3, #0
 800604e:	d01b      	beq.n	8006088 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f06f 0204 	mvn.w	r2, #4
 8006058:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2202      	movs	r2, #2
 800605e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	699b      	ldr	r3, [r3, #24]
 8006066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 f972 	bl	8006358 <HAL_TIM_IC_CaptureCallback>
 8006074:	e005      	b.n	8006082 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f965 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 f974 	bl	800636a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2200      	movs	r2, #0
 8006086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b00      	cmp	r3, #0
 8006090:	d020      	beq.n	80060d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01b      	beq.n	80060d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f06f 0208 	mvn.w	r2, #8
 80060a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2204      	movs	r2, #4
 80060aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	69db      	ldr	r3, [r3, #28]
 80060b2:	f003 0303 	and.w	r3, r3, #3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f94c 	bl	8006358 <HAL_TIM_IC_CaptureCallback>
 80060c0:	e005      	b.n	80060ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f93f 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f000 f94e 	bl	800636a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f003 0310 	and.w	r3, r3, #16
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d020      	beq.n	8006120 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f003 0310 	and.w	r3, r3, #16
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d01b      	beq.n	8006120 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f06f 0210 	mvn.w	r2, #16
 80060f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2208      	movs	r2, #8
 80060f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 f926 	bl	8006358 <HAL_TIM_IC_CaptureCallback>
 800610c:	e005      	b.n	800611a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 f919 	bl	8006346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 f928 	bl	800636a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00c      	beq.n	8006144 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d007      	beq.n	8006144 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f06f 0201 	mvn.w	r2, #1
 800613c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f7fa ffac 	bl	800109c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00c      	beq.n	8006168 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006154:	2b00      	cmp	r3, #0
 8006156:	d007      	beq.n	8006168 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fa7f 	bl	8006666 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00c      	beq.n	800618c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006178:	2b00      	cmp	r3, #0
 800617a:	d007      	beq.n	800618c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f8f8 	bl	800637c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	f003 0320 	and.w	r3, r3, #32
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00c      	beq.n	80061b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f003 0320 	and.w	r3, r3, #32
 800619c:	2b00      	cmp	r3, #0
 800619e:	d007      	beq.n	80061b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f06f 0220 	mvn.w	r2, #32
 80061a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fa52 	bl	8006654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061c2:	2300      	movs	r3, #0
 80061c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <HAL_TIM_ConfigClockSource+0x1c>
 80061d0:	2302      	movs	r3, #2
 80061d2:	e0b4      	b.n	800633e <HAL_TIM_ConfigClockSource+0x186>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2201      	movs	r2, #1
 80061d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2202      	movs	r2, #2
 80061e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80061f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68ba      	ldr	r2, [r7, #8]
 8006202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800620c:	d03e      	beq.n	800628c <HAL_TIM_ConfigClockSource+0xd4>
 800620e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006212:	f200 8087 	bhi.w	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800621a:	f000 8086 	beq.w	800632a <HAL_TIM_ConfigClockSource+0x172>
 800621e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006222:	d87f      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006224:	2b70      	cmp	r3, #112	@ 0x70
 8006226:	d01a      	beq.n	800625e <HAL_TIM_ConfigClockSource+0xa6>
 8006228:	2b70      	cmp	r3, #112	@ 0x70
 800622a:	d87b      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800622c:	2b60      	cmp	r3, #96	@ 0x60
 800622e:	d050      	beq.n	80062d2 <HAL_TIM_ConfigClockSource+0x11a>
 8006230:	2b60      	cmp	r3, #96	@ 0x60
 8006232:	d877      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006234:	2b50      	cmp	r3, #80	@ 0x50
 8006236:	d03c      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0xfa>
 8006238:	2b50      	cmp	r3, #80	@ 0x50
 800623a:	d873      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800623c:	2b40      	cmp	r3, #64	@ 0x40
 800623e:	d058      	beq.n	80062f2 <HAL_TIM_ConfigClockSource+0x13a>
 8006240:	2b40      	cmp	r3, #64	@ 0x40
 8006242:	d86f      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006244:	2b30      	cmp	r3, #48	@ 0x30
 8006246:	d064      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006248:	2b30      	cmp	r3, #48	@ 0x30
 800624a:	d86b      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 800624c:	2b20      	cmp	r3, #32
 800624e:	d060      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006250:	2b20      	cmp	r3, #32
 8006252:	d867      	bhi.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
 8006254:	2b00      	cmp	r3, #0
 8006256:	d05c      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 8006258:	2b10      	cmp	r3, #16
 800625a:	d05a      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0x15a>
 800625c:	e062      	b.n	8006324 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800626e:	f000 f974 	bl	800655a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006280:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	609a      	str	r2, [r3, #8]
      break;
 800628a:	e04f      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800629c:	f000 f95d 	bl	800655a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062ae:	609a      	str	r2, [r3, #8]
      break;
 80062b0:	e03c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062be:	461a      	mov	r2, r3
 80062c0:	f000 f8d4 	bl	800646c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2150      	movs	r1, #80	@ 0x50
 80062ca:	4618      	mov	r0, r3
 80062cc:	f000 f92b 	bl	8006526 <TIM_ITRx_SetConfig>
      break;
 80062d0:	e02c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062de:	461a      	mov	r2, r3
 80062e0:	f000 f8f2 	bl	80064c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2160      	movs	r1, #96	@ 0x60
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 f91b 	bl	8006526 <TIM_ITRx_SetConfig>
      break;
 80062f0:	e01c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062fe:	461a      	mov	r2, r3
 8006300:	f000 f8b4 	bl	800646c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2140      	movs	r1, #64	@ 0x40
 800630a:	4618      	mov	r0, r3
 800630c:	f000 f90b 	bl	8006526 <TIM_ITRx_SetConfig>
      break;
 8006310:	e00c      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4619      	mov	r1, r3
 800631c:	4610      	mov	r0, r2
 800631e:	f000 f902 	bl	8006526 <TIM_ITRx_SetConfig>
      break;
 8006322:	e003      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
      break;
 8006328:	e000      	b.n	800632c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800632a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800633c:	7bfb      	ldrb	r3, [r7, #15]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}

08006346 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	bc80      	pop	{r7}
 8006368:	4770      	bx	lr

0800636a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	bc80      	pop	{r7}
 800637a:	4770      	bx	lr

0800637c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800637c:	b480      	push	{r7}
 800637e:	b083      	sub	sp, #12
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	bc80      	pop	{r7}
 800638c:	4770      	bx	lr
	...

08006390 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a2f      	ldr	r2, [pc, #188]	@ (8006460 <TIM_Base_SetConfig+0xd0>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00b      	beq.n	80063c0 <TIM_Base_SetConfig+0x30>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063ae:	d007      	beq.n	80063c0 <TIM_Base_SetConfig+0x30>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006464 <TIM_Base_SetConfig+0xd4>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d003      	beq.n	80063c0 <TIM_Base_SetConfig+0x30>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006468 <TIM_Base_SetConfig+0xd8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d108      	bne.n	80063d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	68fa      	ldr	r2, [r7, #12]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a22      	ldr	r2, [pc, #136]	@ (8006460 <TIM_Base_SetConfig+0xd0>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d00b      	beq.n	80063f2 <TIM_Base_SetConfig+0x62>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e0:	d007      	beq.n	80063f2 <TIM_Base_SetConfig+0x62>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006464 <TIM_Base_SetConfig+0xd4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d003      	beq.n	80063f2 <TIM_Base_SetConfig+0x62>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006468 <TIM_Base_SetConfig+0xd8>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d108      	bne.n	8006404 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a0d      	ldr	r2, [pc, #52]	@ (8006460 <TIM_Base_SetConfig+0xd0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d103      	bne.n	8006438 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	f003 0301 	and.w	r3, r3, #1
 8006446:	2b00      	cmp	r3, #0
 8006448:	d005      	beq.n	8006456 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f023 0201 	bic.w	r2, r3, #1
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	611a      	str	r2, [r3, #16]
  }
}
 8006456:	bf00      	nop
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr
 8006460:	40012c00 	.word	0x40012c00
 8006464:	40000400 	.word	0x40000400
 8006468:	40000800 	.word	0x40000800

0800646c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	f023 0201 	bic.w	r2, r3, #1
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	011b      	lsls	r3, r3, #4
 800649c:	693a      	ldr	r2, [r7, #16]
 800649e:	4313      	orrs	r3, r2
 80064a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f023 030a 	bic.w	r3, r3, #10
 80064a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064aa:	697a      	ldr	r2, [r7, #20]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	621a      	str	r2, [r3, #32]
}
 80064be:	bf00      	nop
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bc80      	pop	{r7}
 80064c6:	4770      	bx	lr

080064c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6a1b      	ldr	r3, [r3, #32]
 80064d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	f023 0210 	bic.w	r2, r3, #16
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	699b      	ldr	r3, [r3, #24]
 80064ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80064f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	031b      	lsls	r3, r3, #12
 80064f8:	693a      	ldr	r2, [r7, #16]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006504:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	697a      	ldr	r2, [r7, #20]
 800650c:	4313      	orrs	r3, r2
 800650e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	621a      	str	r2, [r3, #32]
}
 800651c:	bf00      	nop
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	bc80      	pop	{r7}
 8006524:	4770      	bx	lr

08006526 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006526:	b480      	push	{r7}
 8006528:	b085      	sub	sp, #20
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
 800652e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800653c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	f043 0307 	orr.w	r3, r3, #7
 8006548:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	609a      	str	r2, [r3, #8]
}
 8006550:	bf00      	nop
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr

0800655a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800655a:	b480      	push	{r7}
 800655c:	b087      	sub	sp, #28
 800655e:	af00      	add	r7, sp, #0
 8006560:	60f8      	str	r0, [r7, #12]
 8006562:	60b9      	str	r1, [r7, #8]
 8006564:	607a      	str	r2, [r7, #4]
 8006566:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006574:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	021a      	lsls	r2, r3, #8
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	431a      	orrs	r2, r3
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	4313      	orrs	r3, r2
 8006582:	697a      	ldr	r2, [r7, #20]
 8006584:	4313      	orrs	r3, r2
 8006586:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	697a      	ldr	r2, [r7, #20]
 800658c:	609a      	str	r2, [r3, #8]
}
 800658e:	bf00      	nop
 8006590:	371c      	adds	r7, #28
 8006592:	46bd      	mov	sp, r7
 8006594:	bc80      	pop	{r7}
 8006596:	4770      	bx	lr

08006598 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006598:	b480      	push	{r7}
 800659a:	b085      	sub	sp, #20
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e046      	b.n	800663e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2202      	movs	r2, #2
 80065bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a16      	ldr	r2, [pc, #88]	@ (8006648 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d00e      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065fc:	d009      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a12      	ldr	r2, [pc, #72]	@ (800664c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d004      	beq.n	8006612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a10      	ldr	r2, [pc, #64]	@ (8006650 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d10c      	bne.n	800662c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006618:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	4313      	orrs	r3, r2
 8006622:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3714      	adds	r7, #20
 8006642:	46bd      	mov	sp, r7
 8006644:	bc80      	pop	{r7}
 8006646:	4770      	bx	lr
 8006648:	40012c00 	.word	0x40012c00
 800664c:	40000400 	.word	0x40000400
 8006650:	40000800 	.word	0x40000800

08006654 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	bc80      	pop	{r7}
 8006664:	4770      	bx	lr

08006666 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006666:	b480      	push	{r7}
 8006668:	b083      	sub	sp, #12
 800666a:	af00      	add	r7, sp, #0
 800666c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800666e:	bf00      	nop
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	bc80      	pop	{r7}
 8006676:	4770      	bx	lr

08006678 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e042      	b.n	8006710 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fb fa30 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2224      	movs	r2, #36	@ 0x24
 80066a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80066ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 ffa5 	bl	800760c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	695a      	ldr	r2, [r3, #20]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68da      	ldr	r2, [r3, #12]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2220      	movs	r2, #32
 80066fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2220      	movs	r2, #32
 8006704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3708      	adds	r7, #8
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08a      	sub	sp, #40	@ 0x28
 800671c:	af02      	add	r7, sp, #8
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	603b      	str	r3, [r7, #0]
 8006724:	4613      	mov	r3, r2
 8006726:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b20      	cmp	r3, #32
 8006736:	d175      	bne.n	8006824 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d002      	beq.n	8006744 <HAL_UART_Transmit+0x2c>
 800673e:	88fb      	ldrh	r3, [r7, #6]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d101      	bne.n	8006748 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e06e      	b.n	8006826 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2221      	movs	r2, #33	@ 0x21
 8006752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006756:	f7fb fc91 	bl	800207c <HAL_GetTick>
 800675a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	88fa      	ldrh	r2, [r7, #6]
 8006760:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	88fa      	ldrh	r2, [r7, #6]
 8006766:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006770:	d108      	bne.n	8006784 <HAL_UART_Transmit+0x6c>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d104      	bne.n	8006784 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800677a:	2300      	movs	r3, #0
 800677c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	61bb      	str	r3, [r7, #24]
 8006782:	e003      	b.n	800678c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006788:	2300      	movs	r3, #0
 800678a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800678c:	e02e      	b.n	80067ec <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	9300      	str	r3, [sp, #0]
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	2200      	movs	r2, #0
 8006796:	2180      	movs	r1, #128	@ 0x80
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f000 fc49 	bl	8007030 <UART_WaitOnFlagUntilTimeout>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d005      	beq.n	80067b0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2220      	movs	r2, #32
 80067a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e03a      	b.n	8006826 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d10b      	bne.n	80067ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	461a      	mov	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	3302      	adds	r3, #2
 80067ca:	61bb      	str	r3, [r7, #24]
 80067cc:	e007      	b.n	80067de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	781a      	ldrb	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	3301      	adds	r3, #1
 80067dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	3b01      	subs	r3, #1
 80067e6:	b29a      	uxth	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1cb      	bne.n	800678e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	9300      	str	r3, [sp, #0]
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	2200      	movs	r2, #0
 80067fe:	2140      	movs	r1, #64	@ 0x40
 8006800:	68f8      	ldr	r0, [r7, #12]
 8006802:	f000 fc15 	bl	8007030 <UART_WaitOnFlagUntilTimeout>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d005      	beq.n	8006818 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2220      	movs	r2, #32
 8006810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e006      	b.n	8006826 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2220      	movs	r2, #32
 800681c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006820:	2300      	movs	r3, #0
 8006822:	e000      	b.n	8006826 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006824:	2302      	movs	r3, #2
  }
}
 8006826:	4618      	mov	r0, r3
 8006828:	3720      	adds	r7, #32
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b084      	sub	sp, #16
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	4613      	mov	r3, r2
 800683a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006842:	b2db      	uxtb	r3, r3
 8006844:	2b20      	cmp	r3, #32
 8006846:	d112      	bne.n	800686e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <HAL_UART_Receive_IT+0x26>
 800684e:	88fb      	ldrh	r3, [r7, #6]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	e00b      	b.n	8006870 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	461a      	mov	r2, r3
 8006862:	68b9      	ldr	r1, [r7, #8]
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f000 fc3c 	bl	80070e2 <UART_Start_Receive_IT>
 800686a:	4603      	mov	r3, r0
 800686c:	e000      	b.n	8006870 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800686e:	2302      	movs	r3, #2
  }
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	60f8      	str	r0, [r7, #12]
 8006880:	60b9      	str	r1, [r7, #8]
 8006882:	4613      	mov	r3, r2
 8006884:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b20      	cmp	r3, #32
 8006890:	d112      	bne.n	80068b8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d002      	beq.n	800689e <HAL_UART_Receive_DMA+0x26>
 8006898:	88fb      	ldrh	r3, [r7, #6]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e00b      	b.n	80068ba <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80068a8:	88fb      	ldrh	r3, [r7, #6]
 80068aa:	461a      	mov	r2, r3
 80068ac:	68b9      	ldr	r1, [r7, #8]
 80068ae:	68f8      	ldr	r0, [r7, #12]
 80068b0:	f000 fc50 	bl	8007154 <UART_Start_Receive_DMA>
 80068b4:	4603      	mov	r3, r0
 80068b6:	e000      	b.n	80068ba <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
	...

080068c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b0ba      	sub	sp, #232	@ 0xe8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80068f0:	2300      	movs	r3, #0
 80068f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068fa:	f003 030f 	and.w	r3, r3, #15
 80068fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006902:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10f      	bne.n	800692a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800690a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	2b00      	cmp	r3, #0
 8006914:	d009      	beq.n	800692a <HAL_UART_IRQHandler+0x66>
 8006916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800691a:	f003 0320 	and.w	r3, r3, #32
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 fdb4 	bl	8007490 <UART_Receive_IT>
      return;
 8006928:	e25b      	b.n	8006de2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800692a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800692e:	2b00      	cmp	r3, #0
 8006930:	f000 80de 	beq.w	8006af0 <HAL_UART_IRQHandler+0x22c>
 8006934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b00      	cmp	r3, #0
 800693e:	d106      	bne.n	800694e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006944:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006948:	2b00      	cmp	r3, #0
 800694a:	f000 80d1 	beq.w	8006af0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800694e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00b      	beq.n	8006972 <HAL_UART_IRQHandler+0xae>
 800695a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800695e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006962:	2b00      	cmp	r3, #0
 8006964:	d005      	beq.n	8006972 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800696a:	f043 0201 	orr.w	r2, r3, #1
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006976:	f003 0304 	and.w	r3, r3, #4
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00b      	beq.n	8006996 <HAL_UART_IRQHandler+0xd2>
 800697e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d005      	beq.n	8006996 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800698e:	f043 0202 	orr.w	r2, r3, #2
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d00b      	beq.n	80069ba <HAL_UART_IRQHandler+0xf6>
 80069a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069a6:	f003 0301 	and.w	r3, r3, #1
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d005      	beq.n	80069ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069b2:	f043 0204 	orr.w	r2, r3, #4
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80069ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069be:	f003 0308 	and.w	r3, r3, #8
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d011      	beq.n	80069ea <HAL_UART_IRQHandler+0x126>
 80069c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069ca:	f003 0320 	and.w	r3, r3, #32
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d105      	bne.n	80069de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80069d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d005      	beq.n	80069ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069e2:	f043 0208 	orr.w	r2, r3, #8
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f000 81f2 	beq.w	8006dd8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d008      	beq.n	8006a12 <HAL_UART_IRQHandler+0x14e>
 8006a00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a04:	f003 0320 	and.w	r3, r3, #32
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fd3f 	bl	8007490 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bf14      	ite	ne
 8006a20:	2301      	movne	r3, #1
 8006a22:	2300      	moveq	r3, #0
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2e:	f003 0308 	and.w	r3, r3, #8
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d103      	bne.n	8006a3e <HAL_UART_IRQHandler+0x17a>
 8006a36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d04f      	beq.n	8006ade <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fc49 	bl	80072d6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d041      	beq.n	8006ad6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3314      	adds	r3, #20
 8006a58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	3314      	adds	r3, #20
 8006a7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a8e:	e841 2300 	strex	r3, r2, [r1]
 8006a92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1d9      	bne.n	8006a52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d013      	beq.n	8006ace <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aaa:	4a7e      	ldr	r2, [pc, #504]	@ (8006ca4 <HAL_UART_IRQHandler+0x3e0>)
 8006aac:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fc fb54 	bl	8003160 <HAL_DMA_Abort_IT>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d016      	beq.n	8006aec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ac8:	4610      	mov	r0, r2
 8006aca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006acc:	e00e      	b.n	8006aec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f99c 	bl	8006e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad4:	e00a      	b.n	8006aec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f998 	bl	8006e0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006adc:	e006      	b.n	8006aec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 f994 	bl	8006e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006aea:	e175      	b.n	8006dd8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aec:	bf00      	nop
    return;
 8006aee:	e173      	b.n	8006dd8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	f040 814f 	bne.w	8006d98 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006afe:	f003 0310 	and.w	r3, r3, #16
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 8148 	beq.w	8006d98 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b0c:	f003 0310 	and.w	r3, r3, #16
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 8141 	beq.w	8006d98 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b16:	2300      	movs	r3, #0
 8006b18:	60bb      	str	r3, [r7, #8]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60bb      	str	r3, [r7, #8]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	60bb      	str	r3, [r7, #8]
 8006b2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f000 80b6 	beq.w	8006ca8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 8145 	beq.w	8006ddc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	f080 813e 	bcs.w	8006ddc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	2b20      	cmp	r3, #32
 8006b70:	f000 8088 	beq.w	8006c84 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	330c      	adds	r3, #12
 8006b7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006b8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	330c      	adds	r3, #12
 8006b9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006ba0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ba4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bb0:	e841 2300 	strex	r3, r2, [r1]
 8006bb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1d9      	bne.n	8006b74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3314      	adds	r3, #20
 8006bc6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006bd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bd2:	f023 0301 	bic.w	r3, r3, #1
 8006bd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	3314      	adds	r3, #20
 8006be0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006be4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006be8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006bec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006bf0:	e841 2300 	strex	r3, r2, [r1]
 8006bf4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006bf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e1      	bne.n	8006bc0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3314      	adds	r3, #20
 8006c02:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c06:	e853 3f00 	ldrex	r3, [r3]
 8006c0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3314      	adds	r3, #20
 8006c1c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c20:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c22:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c24:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c26:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c28:	e841 2300 	strex	r3, r2, [r1]
 8006c2c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1e3      	bne.n	8006bfc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	330c      	adds	r3, #12
 8006c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c4c:	e853 3f00 	ldrex	r3, [r3]
 8006c50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c54:	f023 0310 	bic.w	r3, r3, #16
 8006c58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006c66:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c68:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c6e:	e841 2300 	strex	r3, r2, [r1]
 8006c72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1e3      	bne.n	8006c42 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fc fa32 	bl	80030e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	4619      	mov	r1, r3
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f8bf 	bl	8006e1e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ca0:	e09c      	b.n	8006ddc <HAL_UART_IRQHandler+0x518>
 8006ca2:	bf00      	nop
 8006ca4:	0800739b 	.word	0x0800739b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	f000 808e 	beq.w	8006de0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006cc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 8089 	beq.w	8006de0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	330c      	adds	r3, #12
 8006cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ce4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	330c      	adds	r3, #12
 8006cee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006cf2:	647a      	str	r2, [r7, #68]	@ 0x44
 8006cf4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cfa:	e841 2300 	strex	r3, r2, [r1]
 8006cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e3      	bne.n	8006cce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3314      	adds	r3, #20
 8006d0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	623b      	str	r3, [r7, #32]
   return(result);
 8006d16:	6a3b      	ldr	r3, [r7, #32]
 8006d18:	f023 0301 	bic.w	r3, r3, #1
 8006d1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	3314      	adds	r3, #20
 8006d26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e3      	bne.n	8006d06 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	330c      	adds	r3, #12
 8006d52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	e853 3f00 	ldrex	r3, [r3]
 8006d5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	f023 0310 	bic.w	r3, r3, #16
 8006d62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006d70:	61fa      	str	r2, [r7, #28]
 8006d72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	69b9      	ldr	r1, [r7, #24]
 8006d76:	69fa      	ldr	r2, [r7, #28]
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	617b      	str	r3, [r7, #20]
   return(result);
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e3      	bne.n	8006d4c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2202      	movs	r2, #2
 8006d88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 f844 	bl	8006e1e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d96:	e023      	b.n	8006de0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d009      	beq.n	8006db8 <HAL_UART_IRQHandler+0x4f4>
 8006da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d003      	beq.n	8006db8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 fb06 	bl	80073c2 <UART_Transmit_IT>
    return;
 8006db6:	e014      	b.n	8006de2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00e      	beq.n	8006de2 <HAL_UART_IRQHandler+0x51e>
 8006dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d008      	beq.n	8006de2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 fb45 	bl	8007460 <UART_EndTransmit_IT>
    return;
 8006dd6:	e004      	b.n	8006de2 <HAL_UART_IRQHandler+0x51e>
    return;
 8006dd8:	bf00      	nop
 8006dda:	e002      	b.n	8006de2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006ddc:	bf00      	nop
 8006dde:	e000      	b.n	8006de2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006de0:	bf00      	nop
  }
}
 8006de2:	37e8      	adds	r7, #232	@ 0xe8
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006df0:	bf00      	nop
 8006df2:	370c      	adds	r7, #12
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bc80      	pop	{r7}
 8006df8:	4770      	bx	lr

08006dfa <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006dfa:	b480      	push	{r7}
 8006dfc:	b083      	sub	sp, #12
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006e02:	bf00      	nop
 8006e04:	370c      	adds	r7, #12
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bc80      	pop	{r7}
 8006e0a:	4770      	bx	lr

08006e0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr

08006e1e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b083      	sub	sp, #12
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	460b      	mov	r3, r1
 8006e28:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e2a:	bf00      	nop
 8006e2c:	370c      	adds	r7, #12
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bc80      	pop	{r7}
 8006e32:	4770      	bx	lr

08006e34 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b09c      	sub	sp, #112	@ 0x70
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e40:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0320 	and.w	r3, r3, #32
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d172      	bne.n	8006f36 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e52:	2200      	movs	r2, #0
 8006e54:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	330c      	adds	r3, #12
 8006e5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e60:	e853 3f00 	ldrex	r3, [r3]
 8006e64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e6e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	330c      	adds	r3, #12
 8006e74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e76:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e78:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e7e:	e841 2300 	strex	r3, r2, [r1]
 8006e82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1e5      	bne.n	8006e56 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	3314      	adds	r3, #20
 8006e90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e94:	e853 3f00 	ldrex	r3, [r3]
 8006e98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e9c:	f023 0301 	bic.w	r3, r3, #1
 8006ea0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ea2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	3314      	adds	r3, #20
 8006ea8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006eaa:	647a      	str	r2, [r7, #68]	@ 0x44
 8006eac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006eb0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006eb2:	e841 2300 	strex	r3, r2, [r1]
 8006eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1e5      	bne.n	8006e8a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3314      	adds	r3, #20
 8006ec4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	623b      	str	r3, [r7, #32]
   return(result);
 8006ece:	6a3b      	ldr	r3, [r7, #32]
 8006ed0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3314      	adds	r3, #20
 8006edc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ede:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	d119      	bne.n	8006f36 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	330c      	adds	r3, #12
 8006f08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	e853 3f00 	ldrex	r3, [r3]
 8006f10:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f023 0310 	bic.w	r3, r3, #16
 8006f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	330c      	adds	r3, #12
 8006f20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006f22:	61fa      	str	r2, [r7, #28]
 8006f24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f26:	69b9      	ldr	r1, [r7, #24]
 8006f28:	69fa      	ldr	r2, [r7, #28]
 8006f2a:	e841 2300 	strex	r3, r2, [r1]
 8006f2e:	617b      	str	r3, [r7, #20]
   return(result);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1e5      	bne.n	8006f02 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f38:	2200      	movs	r2, #0
 8006f3a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d106      	bne.n	8006f52 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f48:	4619      	mov	r1, r3
 8006f4a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f4c:	f7ff ff67 	bl	8006e1e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f50:	e002      	b.n	8006f58 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f52:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f54:	f7fa f8c2 	bl	80010dc <HAL_UART_RxCpltCallback>
}
 8006f58:	bf00      	nop
 8006f5a:	3770      	adds	r7, #112	@ 0x70
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2201      	movs	r2, #1
 8006f72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d108      	bne.n	8006f8e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f80:	085b      	lsrs	r3, r3, #1
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	4619      	mov	r1, r3
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f7ff ff49 	bl	8006e1e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f8c:	e002      	b.n	8006f94 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f8e:	68f8      	ldr	r0, [r7, #12]
 8006f90:	f7ff ff33 	bl	8006dfa <HAL_UART_RxHalfCpltCallback>
}
 8006f94:	bf00      	nop
 8006f96:	3710      	adds	r7, #16
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	bf14      	ite	ne
 8006fbc:	2301      	movne	r3, #1
 8006fbe:	2300      	moveq	r3, #0
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b21      	cmp	r3, #33	@ 0x21
 8006fce:	d108      	bne.n	8006fe2 <UART_DMAError+0x46>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d005      	beq.n	8006fe2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006fdc:	68b8      	ldr	r0, [r7, #8]
 8006fde:	f000 f953 	bl	8007288 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	bf14      	ite	ne
 8006ff0:	2301      	movne	r3, #1
 8006ff2:	2300      	moveq	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b22      	cmp	r3, #34	@ 0x22
 8007002:	d108      	bne.n	8007016 <UART_DMAError+0x7a>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d005      	beq.n	8007016 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	2200      	movs	r2, #0
 800700e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007010:	68b8      	ldr	r0, [r7, #8]
 8007012:	f000 f960 	bl	80072d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800701a:	f043 0210 	orr.w	r2, r3, #16
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007022:	68b8      	ldr	r0, [r7, #8]
 8007024:	f7ff fef2 	bl	8006e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007028:	bf00      	nop
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	603b      	str	r3, [r7, #0]
 800703c:	4613      	mov	r3, r2
 800703e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007040:	e03b      	b.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007048:	d037      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800704a:	f7fb f817 	bl	800207c <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	6a3a      	ldr	r2, [r7, #32]
 8007056:	429a      	cmp	r2, r3
 8007058:	d302      	bcc.n	8007060 <UART_WaitOnFlagUntilTimeout+0x30>
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e03a      	b.n	80070da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f003 0304 	and.w	r3, r3, #4
 800706e:	2b00      	cmp	r3, #0
 8007070:	d023      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	2b80      	cmp	r3, #128	@ 0x80
 8007076:	d020      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b40      	cmp	r3, #64	@ 0x40
 800707c:	d01d      	beq.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b08      	cmp	r3, #8
 800708a:	d116      	bne.n	80070ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800708c:	2300      	movs	r3, #0
 800708e:	617b      	str	r3, [r7, #20]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	617b      	str	r3, [r7, #20]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f917 	bl	80072d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2208      	movs	r2, #8
 80070ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e00f      	b.n	80070da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	4013      	ands	r3, r2
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	bf0c      	ite	eq
 80070ca:	2301      	moveq	r3, #1
 80070cc:	2300      	movne	r3, #0
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	461a      	mov	r2, r3
 80070d2:	79fb      	ldrb	r3, [r7, #7]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d0b4      	beq.n	8007042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3718      	adds	r7, #24
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b085      	sub	sp, #20
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	60f8      	str	r0, [r7, #12]
 80070ea:	60b9      	str	r1, [r7, #8]
 80070ec:	4613      	mov	r3, r2
 80070ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	88fa      	ldrh	r2, [r7, #6]
 80070fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	88fa      	ldrh	r2, [r7, #6]
 8007100:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2222      	movs	r2, #34	@ 0x22
 800710c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d007      	beq.n	8007128 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007126:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	695a      	ldr	r2, [r3, #20]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0201 	orr.w	r2, r2, #1
 8007136:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68da      	ldr	r2, [r3, #12]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f042 0220 	orr.w	r2, r2, #32
 8007146:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr

08007154 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b098      	sub	sp, #96	@ 0x60
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	4613      	mov	r3, r2
 8007160:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	88fa      	ldrh	r2, [r7, #6]
 800716c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2222      	movs	r2, #34	@ 0x22
 8007178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007180:	4a3e      	ldr	r2, [pc, #248]	@ (800727c <UART_Start_Receive_DMA+0x128>)
 8007182:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007188:	4a3d      	ldr	r2, [pc, #244]	@ (8007280 <UART_Start_Receive_DMA+0x12c>)
 800718a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007190:	4a3c      	ldr	r2, [pc, #240]	@ (8007284 <UART_Start_Receive_DMA+0x130>)
 8007192:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007198:	2200      	movs	r2, #0
 800719a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800719c:	f107 0308 	add.w	r3, r7, #8
 80071a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3304      	adds	r3, #4
 80071ac:	4619      	mov	r1, r3
 80071ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	88fb      	ldrh	r3, [r7, #6]
 80071b4:	f7fb ff38 	bl	8003028 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80071b8:	2300      	movs	r3, #0
 80071ba:	613b      	str	r3, [r7, #16]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	613b      	str	r3, [r7, #16]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	613b      	str	r3, [r7, #16]
 80071cc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d019      	beq.n	800720a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	330c      	adds	r3, #12
 80071dc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	330c      	adds	r3, #12
 80071f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071f6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80071f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80071fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1e5      	bne.n	80071d6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	3314      	adds	r3, #20
 8007210:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007214:	e853 3f00 	ldrex	r3, [r3]
 8007218:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800721a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800721c:	f043 0301 	orr.w	r3, r3, #1
 8007220:	657b      	str	r3, [r7, #84]	@ 0x54
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	3314      	adds	r3, #20
 8007228:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800722a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800722c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007230:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e5      	bne.n	800720a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3314      	adds	r3, #20
 8007244:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	617b      	str	r3, [r7, #20]
   return(result);
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007254:	653b      	str	r3, [r7, #80]	@ 0x50
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	3314      	adds	r3, #20
 800725c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800725e:	627a      	str	r2, [r7, #36]	@ 0x24
 8007260:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007262:	6a39      	ldr	r1, [r7, #32]
 8007264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007266:	e841 2300 	strex	r3, r2, [r1]
 800726a:	61fb      	str	r3, [r7, #28]
   return(result);
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1e5      	bne.n	800723e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3760      	adds	r7, #96	@ 0x60
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	08006e35 	.word	0x08006e35
 8007280:	08006f61 	.word	0x08006f61
 8007284:	08006f9d 	.word	0x08006f9d

08007288 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b089      	sub	sp, #36	@ 0x24
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	330c      	adds	r3, #12
 8007296:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	e853 3f00 	ldrex	r3, [r3]
 800729e:	60bb      	str	r3, [r7, #8]
   return(result);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80072a6:	61fb      	str	r3, [r7, #28]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	330c      	adds	r3, #12
 80072ae:	69fa      	ldr	r2, [r7, #28]
 80072b0:	61ba      	str	r2, [r7, #24]
 80072b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b4:	6979      	ldr	r1, [r7, #20]
 80072b6:	69ba      	ldr	r2, [r7, #24]
 80072b8:	e841 2300 	strex	r3, r2, [r1]
 80072bc:	613b      	str	r3, [r7, #16]
   return(result);
 80072be:	693b      	ldr	r3, [r7, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1e5      	bne.n	8007290 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80072cc:	bf00      	nop
 80072ce:	3724      	adds	r7, #36	@ 0x24
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bc80      	pop	{r7}
 80072d4:	4770      	bx	lr

080072d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b095      	sub	sp, #84	@ 0x54
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	330c      	adds	r3, #12
 80072e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e8:	e853 3f00 	ldrex	r3, [r3]
 80072ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80072ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	330c      	adds	r3, #12
 80072fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80072fe:	643a      	str	r2, [r7, #64]	@ 0x40
 8007300:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007302:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007304:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007306:	e841 2300 	strex	r3, r2, [r1]
 800730a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800730c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1e5      	bne.n	80072de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3314      	adds	r3, #20
 8007318:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	6a3b      	ldr	r3, [r7, #32]
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	61fb      	str	r3, [r7, #28]
   return(result);
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	f023 0301 	bic.w	r3, r3, #1
 8007328:	64bb      	str	r3, [r7, #72]	@ 0x48
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3314      	adds	r3, #20
 8007330:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007332:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007334:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007338:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800733a:	e841 2300 	strex	r3, r2, [r1]
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1e5      	bne.n	8007312 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734a:	2b01      	cmp	r3, #1
 800734c:	d119      	bne.n	8007382 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	330c      	adds	r3, #12
 8007354:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	60bb      	str	r3, [r7, #8]
   return(result);
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	f023 0310 	bic.w	r3, r3, #16
 8007364:	647b      	str	r3, [r7, #68]	@ 0x44
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	330c      	adds	r3, #12
 800736c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800736e:	61ba      	str	r2, [r7, #24]
 8007370:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	6979      	ldr	r1, [r7, #20]
 8007374:	69ba      	ldr	r2, [r7, #24]
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	613b      	str	r3, [r7, #16]
   return(result);
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e5      	bne.n	800734e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007390:	bf00      	nop
 8007392:	3754      	adds	r7, #84	@ 0x54
 8007394:	46bd      	mov	sp, r7
 8007396:	bc80      	pop	{r7}
 8007398:	4770      	bx	lr

0800739a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b084      	sub	sp, #16
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f7ff fd29 	bl	8006e0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073ba:	bf00      	nop
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b085      	sub	sp, #20
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b21      	cmp	r3, #33	@ 0x21
 80073d4:	d13e      	bne.n	8007454 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073de:	d114      	bne.n	800740a <UART_Transmit_IT+0x48>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d110      	bne.n	800740a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6a1b      	ldr	r3, [r3, #32]
 80073ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	881b      	ldrh	r3, [r3, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a1b      	ldr	r3, [r3, #32]
 8007402:	1c9a      	adds	r2, r3, #2
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	621a      	str	r2, [r3, #32]
 8007408:	e008      	b.n	800741c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	1c59      	adds	r1, r3, #1
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	6211      	str	r1, [r2, #32]
 8007414:	781a      	ldrb	r2, [r3, #0]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007420:	b29b      	uxth	r3, r3
 8007422:	3b01      	subs	r3, #1
 8007424:	b29b      	uxth	r3, r3
 8007426:	687a      	ldr	r2, [r7, #4]
 8007428:	4619      	mov	r1, r3
 800742a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800742c:	2b00      	cmp	r3, #0
 800742e:	d10f      	bne.n	8007450 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68da      	ldr	r2, [r3, #12]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800743e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68da      	ldr	r2, [r3, #12]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800744e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007450:	2300      	movs	r3, #0
 8007452:	e000      	b.n	8007456 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007454:	2302      	movs	r3, #2
  }
}
 8007456:	4618      	mov	r0, r3
 8007458:	3714      	adds	r7, #20
 800745a:	46bd      	mov	sp, r7
 800745c:	bc80      	pop	{r7}
 800745e:	4770      	bx	lr

08007460 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68da      	ldr	r2, [r3, #12]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007476:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2220      	movs	r2, #32
 800747c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7ff fcb1 	bl	8006de8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b08c      	sub	sp, #48	@ 0x30
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b22      	cmp	r3, #34	@ 0x22
 80074a2:	f040 80ae 	bne.w	8007602 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074ae:	d117      	bne.n	80074e0 <UART_Receive_IT+0x50>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	691b      	ldr	r3, [r3, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d113      	bne.n	80074e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80074b8:	2300      	movs	r3, #0
 80074ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d8:	1c9a      	adds	r2, r3, #2
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80074de:	e026      	b.n	800752e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80074e6:	2300      	movs	r3, #0
 80074e8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074f2:	d007      	beq.n	8007504 <UART_Receive_IT+0x74>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d10a      	bne.n	8007512 <UART_Receive_IT+0x82>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d106      	bne.n	8007512 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	b2da      	uxtb	r2, r3
 800750c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800750e:	701a      	strb	r2, [r3, #0]
 8007510:	e008      	b.n	8007524 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	b2db      	uxtb	r3, r3
 800751a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800751e:	b2da      	uxtb	r2, r3
 8007520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007522:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007532:	b29b      	uxth	r3, r3
 8007534:	3b01      	subs	r3, #1
 8007536:	b29b      	uxth	r3, r3
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	4619      	mov	r1, r3
 800753c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800753e:	2b00      	cmp	r3, #0
 8007540:	d15d      	bne.n	80075fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68da      	ldr	r2, [r3, #12]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0220 	bic.w	r2, r2, #32
 8007550:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68da      	ldr	r2, [r3, #12]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007560:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	695a      	ldr	r2, [r3, #20]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0201 	bic.w	r2, r2, #1
 8007570:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2220      	movs	r2, #32
 8007576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007584:	2b01      	cmp	r3, #1
 8007586:	d135      	bne.n	80075f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	330c      	adds	r3, #12
 8007594:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	e853 3f00 	ldrex	r3, [r3]
 800759c:	613b      	str	r3, [r7, #16]
   return(result);
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	f023 0310 	bic.w	r3, r3, #16
 80075a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	330c      	adds	r3, #12
 80075ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ae:	623a      	str	r2, [r7, #32]
 80075b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b2:	69f9      	ldr	r1, [r7, #28]
 80075b4:	6a3a      	ldr	r2, [r7, #32]
 80075b6:	e841 2300 	strex	r3, r2, [r1]
 80075ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1e5      	bne.n	800758e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0310 	and.w	r3, r3, #16
 80075cc:	2b10      	cmp	r3, #16
 80075ce:	d10a      	bne.n	80075e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	60fb      	str	r3, [r7, #12]
 80075e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80075ea:	4619      	mov	r1, r3
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7ff fc16 	bl	8006e1e <HAL_UARTEx_RxEventCallback>
 80075f2:	e002      	b.n	80075fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f7f9 fd71 	bl	80010dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	e002      	b.n	8007604 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	e000      	b.n	8007604 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007602:	2302      	movs	r3, #2
  }
}
 8007604:	4618      	mov	r0, r3
 8007606:	3730      	adds	r7, #48	@ 0x30
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}

0800760c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	68da      	ldr	r2, [r3, #12]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	430a      	orrs	r2, r1
 8007628:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	689a      	ldr	r2, [r3, #8]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	431a      	orrs	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	695b      	ldr	r3, [r3, #20]
 8007638:	4313      	orrs	r3, r2
 800763a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007646:	f023 030c 	bic.w	r3, r3, #12
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	6812      	ldr	r2, [r2, #0]
 800764e:	68b9      	ldr	r1, [r7, #8]
 8007650:	430b      	orrs	r3, r1
 8007652:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	699a      	ldr	r2, [r3, #24]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	430a      	orrs	r2, r1
 8007668:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a2c      	ldr	r2, [pc, #176]	@ (8007720 <UART_SetConfig+0x114>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d103      	bne.n	800767c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007674:	f7fe fb64 	bl	8005d40 <HAL_RCC_GetPCLK2Freq>
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	e002      	b.n	8007682 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800767c:	f7fe fb4c 	bl	8005d18 <HAL_RCC_GetPCLK1Freq>
 8007680:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	4613      	mov	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	009a      	lsls	r2, r3, #2
 800768c:	441a      	add	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	fbb2 f3f3 	udiv	r3, r2, r3
 8007698:	4a22      	ldr	r2, [pc, #136]	@ (8007724 <UART_SetConfig+0x118>)
 800769a:	fba2 2303 	umull	r2, r3, r2, r3
 800769e:	095b      	lsrs	r3, r3, #5
 80076a0:	0119      	lsls	r1, r3, #4
 80076a2:	68fa      	ldr	r2, [r7, #12]
 80076a4:	4613      	mov	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	4413      	add	r3, r2
 80076aa:	009a      	lsls	r2, r3, #2
 80076ac:	441a      	add	r2, r3
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	685b      	ldr	r3, [r3, #4]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80076b8:	4b1a      	ldr	r3, [pc, #104]	@ (8007724 <UART_SetConfig+0x118>)
 80076ba:	fba3 0302 	umull	r0, r3, r3, r2
 80076be:	095b      	lsrs	r3, r3, #5
 80076c0:	2064      	movs	r0, #100	@ 0x64
 80076c2:	fb00 f303 	mul.w	r3, r0, r3
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	011b      	lsls	r3, r3, #4
 80076ca:	3332      	adds	r3, #50	@ 0x32
 80076cc:	4a15      	ldr	r2, [pc, #84]	@ (8007724 <UART_SetConfig+0x118>)
 80076ce:	fba2 2303 	umull	r2, r3, r2, r3
 80076d2:	095b      	lsrs	r3, r3, #5
 80076d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80076d8:	4419      	add	r1, r3
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	4613      	mov	r3, r2
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	009a      	lsls	r2, r3, #2
 80076e4:	441a      	add	r2, r3
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80076f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007724 <UART_SetConfig+0x118>)
 80076f2:	fba3 0302 	umull	r0, r3, r3, r2
 80076f6:	095b      	lsrs	r3, r3, #5
 80076f8:	2064      	movs	r0, #100	@ 0x64
 80076fa:	fb00 f303 	mul.w	r3, r0, r3
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	011b      	lsls	r3, r3, #4
 8007702:	3332      	adds	r3, #50	@ 0x32
 8007704:	4a07      	ldr	r2, [pc, #28]	@ (8007724 <UART_SetConfig+0x118>)
 8007706:	fba2 2303 	umull	r2, r3, r2, r3
 800770a:	095b      	lsrs	r3, r3, #5
 800770c:	f003 020f 	and.w	r2, r3, #15
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	440a      	add	r2, r1
 8007716:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007718:	bf00      	nop
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	40013800 	.word	0x40013800
 8007724:	51eb851f 	.word	0x51eb851f

08007728 <_Z6promptPhh>:
void prompt(uint8_t* data, uint8_t len) {
//	uint8_t uartData[8];
//	for (uint8_t i = 0; i < 8; i++) uartData[i] = data[i];
//	HAL_UART_Transmit(&huart2, uartData, 8, 10);

	printf("mEncoder: %d\n", receive_int16(data + 2));
 8007728:	8841      	ldrh	r1, [r0, #2]
 800772a:	4802      	ldr	r0, [pc, #8]	@ (8007734 <_Z6promptPhh+0xc>)
 800772c:	bac9      	revsh	r1, r1
 800772e:	f001 b88d 	b.w	800884c <iprintf>
 8007732:	bf00      	nop
 8007734:	0800a8a5 	.word	0x0800a8a5

08007738 <_Z8CAN_INITtt>:
}

CANHandler handlers[10];
const uint8_t handlers_length = sizeof(handlers) / 16;

void CAN_INIT(uint16_t device_id, uint16_t mask_id) {
 8007738:	b530      	push	{r4, r5, lr}
    filter.FilterIdHigh = device_id << 5;
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
//    filter.FilterIdLow = device_id << 5;
//    filter.FilterMaskIdLow= mask_id << 5;
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800773a:	2300      	movs	r3, #0
 800773c:	2401      	movs	r4, #1
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
    filter.FilterBank = 0;
    filter.FilterActivation = ENABLE;

    HAL_CAN_ConfigFilter(&hcan, &filter);
 800773e:	4d12      	ldr	r5, [pc, #72]	@ (8007788 <_Z8CAN_INITtt+0x50>)
void CAN_INIT(uint16_t device_id, uint16_t mask_id) {
 8007740:	b08b      	sub	sp, #44	@ 0x2c
    filter.FilterIdHigh = device_id << 5;
 8007742:	0140      	lsls	r0, r0, #5
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
 8007744:	0149      	lsls	r1, r1, #5
    filter.FilterIdHigh = device_id << 5;
 8007746:	9000      	str	r0, [sp, #0]
    filter.FilterMaskIdHigh = mask_id << 5;        // 0x7FF -> exact match filter
 8007748:	9102      	str	r1, [sp, #8]
    HAL_CAN_ConfigFilter(&hcan, &filter);
 800774a:	4628      	mov	r0, r5
 800774c:	4669      	mov	r1, sp
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800774e:	e9cd 3406 	strd	r3, r4, [sp, #24]
    filter.FilterBank = 0;
 8007752:	e9cd 3304 	strd	r3, r3, [sp, #16]
    filter.FilterActivation = ENABLE;
 8007756:	9408      	str	r4, [sp, #32]
    HAL_CAN_ConfigFilter(&hcan, &filter);
 8007758:	f7fa fdb9 	bl	80022ce <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan);
 800775c:	4628      	mov	r0, r5
 800775e:	f7fa fe7f 	bl	8002460 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8007762:	2102      	movs	r1, #2
 8007764:	4628      	mov	r0, r5
 8007766:	f7fb f8af 	bl	80028c8 <HAL_CAN_ActivateNotification>

    handlers[0].id = 0x1; handlers[0].handler = motor;
 800776a:	4b08      	ldr	r3, [pc, #32]	@ (800778c <_Z8CAN_INITtt+0x54>)
 800776c:	4a08      	ldr	r2, [pc, #32]	@ (8007790 <_Z8CAN_INITtt+0x58>)
 800776e:	601c      	str	r4, [r3, #0]
 8007770:	605a      	str	r2, [r3, #4]
    handlers[1].id = 0x2; handlers[1].handler = rotator;
 8007772:	2202      	movs	r2, #2
 8007774:	609a      	str	r2, [r3, #8]
 8007776:	4a07      	ldr	r2, [pc, #28]	@ (8007794 <_Z8CAN_INITtt+0x5c>)
 8007778:	60da      	str	r2, [r3, #12]
    handlers[2].id = 0x3; handlers[2].handler = prompt;
 800777a:	2203      	movs	r2, #3
 800777c:	611a      	str	r2, [r3, #16]
 800777e:	4a06      	ldr	r2, [pc, #24]	@ (8007798 <_Z8CAN_INITtt+0x60>)
 8007780:	615a      	str	r2, [r3, #20]
}
 8007782:	b00b      	add	sp, #44	@ 0x2c
 8007784:	bd30      	pop	{r4, r5, pc}
 8007786:	bf00      	nop
 8007788:	20000564 	.word	0x20000564
 800778c:	20000594 	.word	0x20000594
 8007790:	0800789d 	.word	0x0800789d
 8007794:	080077c5 	.word	0x080077c5
 8007798:	08007729 	.word	0x08007729

0800779c <_Z6CAN_TxPhht>:
void CAN_Tx(uint8_t *data, uint8_t len, uint16_t device_id) {
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t TxMailbox;

    TxHeader.StdId = device_id;
    TxHeader.RTR = CAN_RTR_DATA;         // Normal data frame
 800779c:	2300      	movs	r3, #0
void CAN_Tx(uint8_t *data, uint8_t len, uint16_t device_id) {
 800779e:	b500      	push	{lr}
 80077a0:	b089      	sub	sp, #36	@ 0x24
    TxHeader.IDE = CAN_ID_STD;           // Standard ID
 80077a2:	e9cd 3304 	strd	r3, r3, [sp, #16]
    TxHeader.StdId = device_id;
 80077a6:	9202      	str	r2, [sp, #8]
    TxHeader.DLC = len;                  // Data length
 80077a8:	9106      	str	r1, [sp, #24]
    TxHeader.TransmitGlobalTime = DISABLE;

    HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox);
 80077aa:	4602      	mov	r2, r0
    TxHeader.TransmitGlobalTime = DISABLE;
 80077ac:	f88d 301c 	strb.w	r3, [sp, #28]
    HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox);
 80077b0:	a902      	add	r1, sp, #8
 80077b2:	ab01      	add	r3, sp, #4
 80077b4:	4802      	ldr	r0, [pc, #8]	@ (80077c0 <_Z6CAN_TxPhht+0x24>)
 80077b6:	f7fa fe97 	bl	80024e8 <HAL_CAN_AddTxMessage>
}
 80077ba:	b009      	add	sp, #36	@ 0x24
 80077bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80077c0:	20000564 	.word	0x20000564

080077c4 <_Z7rotatorPhh>:
void rotator(uint8_t* data, uint8_t len) {
 80077c4:	b510      	push	{r4, lr}
	cmd = data[0] & 0xF;
 80077c6:	7803      	ldrb	r3, [r0, #0]
 80077c8:	4c1a      	ldr	r4, [pc, #104]	@ (8007834 <_Z7rotatorPhh+0x70>)
 80077ca:	f003 030f 	and.w	r3, r3, #15
 80077ce:	7023      	strb	r3, [r4, #0]
	if (cmd == 0x0) home(0);
 80077d0:	2b04      	cmp	r3, #4
 80077d2:	d82d      	bhi.n	8007830 <_Z7rotatorPhh+0x6c>
 80077d4:	e8df f003 	tbb	[pc, r3]
 80077d8:	0e0a0803 	.word	0x0e0a0803
 80077dc:	1e          	.byte	0x1e
 80077dd:	00          	.byte	0x00
 80077de:	2000      	movs	r0, #0
}
 80077e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x1) home(1);
 80077e4:	f000 b98e 	b.w	8007b04 <_Z4homeh>
 80077e8:	2001      	movs	r0, #1
 80077ea:	e7f9      	b.n	80077e0 <_Z7rotatorPhh+0x1c>
}
 80077ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x2) full_home();
 80077f0:	f000 b9f6 	b.w	8007be0 <_Z9full_homev>
		actual_pos = rotator_move(unpackFloat(data + 1));
 80077f4:	f8d0 0001 	ldr.w	r0, [r0, #1]
 80077f8:	f000 f9fc 	bl	8007bf4 <_Z12rotator_movef>
		send[0] = cmd;
 80077fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007838 <_Z7rotatorPhh+0x74>)
 80077fe:	7822      	ldrb	r2, [r4, #0]
}

void packFloat(float value, uint8_t *buffer) {
    FloatBytes fb;
    fb.f = value;
    memcpy(buffer, fb.bytes, sizeof(float));
 8007800:	f8c3 0001 	str.w	r0, [r3, #1]
		send[0] = cmd;
 8007804:	701a      	strb	r2, [r3, #0]
		CAN_Tx(send, 8, send[7]);
 8007806:	2108      	movs	r1, #8
}
 8007808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		CAN_Tx(send, 8, send[7]);
 800780c:	4618      	mov	r0, r3
 800780e:	79da      	ldrb	r2, [r3, #7]
 8007810:	f7ff bfc4 	b.w	800779c <_Z6CAN_TxPhht>
		speed_default = receive_int16(data + 1);
 8007814:	f8b0 2001 	ldrh.w	r2, [r0, #1]
 8007818:	4908      	ldr	r1, [pc, #32]	@ (800783c <_Z7rotatorPhh+0x78>)
 800781a:	ba52      	rev16	r2, r2
 800781c:	800a      	strh	r2, [r1, #0]
            (int32_t)data[3];
}

int16_t receive_int16(uint8_t* data) {
    return ((int16_t)data[0] << 8) |
            (int16_t)data[1];
 800781e:	7883      	ldrb	r3, [r0, #2]
    return ((int16_t)data[0] << 8) |
 8007820:	7842      	ldrb	r2, [r0, #1]
}
 8007822:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            (int16_t)data[1];
 8007826:	ea43 2002 	orr.w	r0, r3, r2, lsl #8
		Stepper_SetSpeed(receive_int16(data + 1));
 800782a:	b200      	sxth	r0, r0
 800782c:	f000 b94a 	b.w	8007ac4 <_Z16Stepper_SetSpeedm>
}
 8007830:	bd10      	pop	{r4, pc}
 8007832:	bf00      	nop
 8007834:	200005ec 	.word	0x200005ec
 8007838:	200005e4 	.word	0x200005e4
 800783c:	2000000c 	.word	0x2000000c

08007840 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1) {
 8007840:	b530      	push	{r4, r5, lr}
 8007842:	b08b      	sub	sp, #44	@ 0x2c
    if(HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, data) == HAL_OK) {
 8007844:	2100      	movs	r1, #0
 8007846:	ab01      	add	r3, sp, #4
 8007848:	aa03      	add	r2, sp, #12
 800784a:	f7fa ff1c 	bl	8002686 <HAL_CAN_GetRxMessage>
 800784e:	4604      	mov	r4, r0
 8007850:	b980      	cbnz	r0, 8007874 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 8007852:	4d09      	ldr	r5, [pc, #36]	@ (8007878 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
    		if (handlers[h].id == data[0] >> 4) handlers[h].handler(data, RxHeader.DLC);
 8007854:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007858:	682b      	ldr	r3, [r5, #0]
 800785a:	ebb3 1f12 	cmp.w	r3, r2, lsr #4
 800785e:	d104      	bne.n	800786a <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
 8007860:	686b      	ldr	r3, [r5, #4]
 8007862:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8007866:	a801      	add	r0, sp, #4
 8007868:	4798      	blx	r3
    	for (int h = 0; h < handlers_length; h++) {
 800786a:	3401      	adds	r4, #1
 800786c:	2c05      	cmp	r4, #5
 800786e:	f105 0508 	add.w	r5, r5, #8
 8007872:	d1ef      	bne.n	8007854 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
}
 8007874:	b00b      	add	sp, #44	@ 0x2c
 8007876:	bd30      	pop	{r4, r5, pc}
 8007878:	20000594 	.word	0x20000594

0800787c <_Z10send_int32lPh>:
    data[0] = (value >> 24) & 0xFF;  // MSB
 800787c:	0e03      	lsrs	r3, r0, #24
 800787e:	700b      	strb	r3, [r1, #0]
    data[1] = (value >> 16) & 0xFF;
 8007880:	1403      	asrs	r3, r0, #16
 8007882:	704b      	strb	r3, [r1, #1]
    data[2] = (value >> 8) & 0xFF;
 8007884:	1203      	asrs	r3, r0, #8
 8007886:	708b      	strb	r3, [r1, #2]
    data[3] = value & 0xFF;          // LSB
 8007888:	70c8      	strb	r0, [r1, #3]
}
 800788a:	4770      	bx	lr

0800788c <_Z10send_int16sPh>:
    data[0] = (value >> 8) & 0xFF;
 800788c:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8007890:	700b      	strb	r3, [r1, #0]
    data[1] = value & 0xFF;          // LSB
 8007892:	7048      	strb	r0, [r1, #1]
}
 8007894:	4770      	bx	lr

08007896 <_Z13receive_int32Ph>:
    return ((int32_t)data[0] << 24) |
 8007896:	6800      	ldr	r0, [r0, #0]
}
 8007898:	ba00      	rev	r0, r0
 800789a:	4770      	bx	lr

0800789c <_Z5motorPhh>:
void motor(uint8_t* data, uint8_t len) {
 800789c:	b510      	push	{r4, lr}
	cmd = data[0] & 0xF;
 800789e:	7802      	ldrb	r2, [r0, #0]
void motor(uint8_t* data, uint8_t len) {
 80078a0:	4603      	mov	r3, r0
 80078a2:	f002 020f 	and.w	r2, r2, #15
 80078a6:	2a0f      	cmp	r2, #15
 80078a8:	d85c      	bhi.n	8007964 <_Z5motorPhh+0xc8>
 80078aa:	e8df f002 	tbb	[pc, r2]
 80078ae:	1608      	.short	0x1608
 80078b0:	2a231f1a 	.word	0x2a231f1a
 80078b4:	5b5b5b5b 	.word	0x5b5b5b5b
 80078b8:	5b5b5b5b 	.word	0x5b5b5b5b
 80078bc:	4a3d      	.short	0x4a3d
	if (cmd == 0) Stepper_Move(receive_int32(data + 1) * (data[5] ? 1 : -1));
 80078be:	3001      	adds	r0, #1
 80078c0:	f7ff ffe9 	bl	8007896 <_Z13receive_int32Ph>
}
 80078c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (cmd == 0) Stepper_Move(receive_int32(data + 1) * (data[5] ? 1 : -1));
 80078c8:	795b      	ldrb	r3, [r3, #5]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	bf0c      	ite	eq
 80078ce:	f04f 33ff 	moveq.w	r3, #4294967295	@ 0xffffffff
 80078d2:	2301      	movne	r3, #1
 80078d4:	4358      	muls	r0, r3
 80078d6:	f000 b877 	b.w	80079c8 <_Z12Stepper_Movel>
}
 80078da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x1) Stepper_Stop();
 80078de:	f000 b89d 	b.w	8007a1c <_Z12Stepper_Stopv>
	else if (cmd == 0x2) Stepper_Enable(data[1]);
 80078e2:	7840      	ldrb	r0, [r0, #1]
}
 80078e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x2) Stepper_Enable(data[1]);
 80078e8:	f000 b8cc 	b.w	8007a84 <_Z14Stepper_Enableh>
}
 80078ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x3) Stepper_Reset();
 80078f0:	f000 b8d2 	b.w	8007a98 <_Z13Stepper_Resetv>
	else if (cmd == 0x4) Stepper_SetSpeed(receive_int16(data + 1));
 80078f4:	f8b0 0001 	ldrh.w	r0, [r0, #1]
}
 80078f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	else if (cmd == 0x4) Stepper_SetSpeed(receive_int16(data + 1));
 80078fc:	bac0      	revsh	r0, r0
 80078fe:	f000 b8e1 	b.w	8007ac4 <_Z16Stepper_SetSpeedm>
		if (!data[1]) current = data[1];
 8007902:	7841      	ldrb	r1, [r0, #1]
 8007904:	4a18      	ldr	r2, [pc, #96]	@ (8007968 <_Z5motorPhh+0xcc>)
 8007906:	b901      	cbnz	r1, 800790a <_Z5motorPhh+0x6e>
 8007908:	7011      	strb	r1, [r2, #0]
		if (!data[2]) stall_current = data[2];
 800790a:	7899      	ldrb	r1, [r3, #2]
 800790c:	b909      	cbnz	r1, 8007912 <_Z5motorPhh+0x76>
 800790e:	4817      	ldr	r0, [pc, #92]	@ (800796c <_Z5motorPhh+0xd0>)
 8007910:	7001      	strb	r1, [r0, #0]
		if (!data[3]) hold_current = data[3];
 8007912:	78d9      	ldrb	r1, [r3, #3]
 8007914:	4b16      	ldr	r3, [pc, #88]	@ (8007970 <_Z5motorPhh+0xd4>)
 8007916:	b901      	cbnz	r1, 800791a <_Z5motorPhh+0x7e>
 8007918:	7019      	strb	r1, [r3, #0]
		currentSetup(driver_current_, hold_current, current);
 800791a:	7812      	ldrb	r2, [r2, #0]
 800791c:	7819      	ldrb	r1, [r3, #0]
 800791e:	4815      	ldr	r0, [pc, #84]	@ (8007974 <_Z5motorPhh+0xd8>)
}
 8007920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		currentSetup(driver_current_, hold_current, current);
 8007924:	f000 ba06 	b.w	8007d34 <_Z12currentSetupR13DriverCurrenthh>
		send[0] = cmd;
 8007928:	230e      	movs	r3, #14
		CAN_Tx(send, 8, send[7]);
 800792a:	2108      	movs	r1, #8
		send[0] = cmd;
 800792c:	4812      	ldr	r0, [pc, #72]	@ (8007978 <_Z5motorPhh+0xdc>)
 800792e:	7003      	strb	r3, [r0, #0]
		send[1] = stepper.is_running;
 8007930:	4b12      	ldr	r3, [pc, #72]	@ (800797c <_Z5motorPhh+0xe0>)
		CAN_Tx(send, 8, send[7]);
 8007932:	79c2      	ldrb	r2, [r0, #7]
		send[1] = stepper.is_running;
 8007934:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007938:	7043      	strb	r3, [r0, #1]
}
 800793a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		CAN_Tx(send, 8, send[7]);
 800793e:	f7ff bf2d 	b.w	800779c <_Z6CAN_TxPhht>
		send[0] = cmd;
 8007942:	230f      	movs	r3, #15
 8007944:	4c0c      	ldr	r4, [pc, #48]	@ (8007978 <_Z5motorPhh+0xdc>)
 8007946:	7023      	strb	r3, [r4, #0]
		send[1] = stepper.location_steps < 0 ? -1 : 1;
 8007948:	4b0c      	ldr	r3, [pc, #48]	@ (800797c <_Z5motorPhh+0xe0>)
		send_int32(stepper.location_steps, send + 2);
 800794a:	1ca1      	adds	r1, r4, #2
		send[1] = stepper.location_steps < 0 ? -1 : 1;
 800794c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800794e:	2800      	cmp	r0, #0
 8007950:	bfac      	ite	ge
 8007952:	2301      	movge	r3, #1
 8007954:	23ff      	movlt	r3, #255	@ 0xff
 8007956:	7063      	strb	r3, [r4, #1]
		send_int32(stepper.location_steps, send + 2);
 8007958:	f7ff ff90 	bl	800787c <_Z10send_int32lPh>
		CAN_Tx(send, 8, send[7]);
 800795c:	2108      	movs	r1, #8
 800795e:	4620      	mov	r0, r4
 8007960:	79e2      	ldrb	r2, [r4, #7]
 8007962:	e7ea      	b.n	800793a <_Z5motorPhh+0x9e>
}
 8007964:	bd10      	pop	{r4, pc}
 8007966:	bf00      	nop
 8007968:	20000010 	.word	0x20000010
 800796c:	2000000f 	.word	0x2000000f
 8007970:	2000000e 	.word	0x2000000e
 8007974:	20000638 	.word	0x20000638
 8007978:	200005ed 	.word	0x200005ed
 800797c:	200005f8 	.word	0x200005f8

08007980 <_Z12Stepper_InitP17TIM_HandleTypeDef>:
Stepper stepper;
int16_t incremental_speed = -1;
uint16_t target = 0;

void Stepper_Init(TIM_HandleTypeDef *htim) {
	stepper.htim_stepper = htim;
 8007980:	4b0e      	ldr	r3, [pc, #56]	@ (80079bc <_Z12Stepper_InitP17TIM_HandleTypeDef+0x3c>)

    stepper.STEP_PORT = GPIOB;
 8007982:	490f      	ldr	r1, [pc, #60]	@ (80079c0 <_Z12Stepper_InitP17TIM_HandleTypeDef+0x40>)
void Stepper_Init(TIM_HandleTypeDef *htim) {
 8007984:	b410      	push	{r4}
    stepper.STEP_PIN = GPIO_PIN_0;
    stepper.DIR_PORT = GPIOB;
 8007986:	60d9      	str	r1, [r3, #12]
    stepper.STEP_PORT = GPIOB;
 8007988:	6059      	str	r1, [r3, #4]
    stepper.DIR_PIN = GPIO_PIN_1;
 800798a:	2102      	movs	r1, #2
 800798c:	8219      	strh	r1, [r3, #16]
    stepper.ENN_PORT = GPIOA;
 800798e:	490d      	ldr	r1, [pc, #52]	@ (80079c4 <_Z12Stepper_InitP17TIM_HandleTypeDef+0x44>)
    stepper.STEP_PIN = GPIO_PIN_0;
 8007990:	2401      	movs	r4, #1
    stepper.ENN_PORT = GPIOA;
 8007992:	6159      	str	r1, [r3, #20]
    stepper.ENN_PIN = GPIO_PIN_6;
 8007994:	2140      	movs	r1, #64	@ 0x40
 8007996:	8319      	strh	r1, [r3, #24]

    stepper.steps_to_go = 0;
 8007998:	2100      	movs	r1, #0
    stepper.current_steps = 0;
    stepper.location_steps = 0;
    stepper.time = 0;

    stepper.dir = 0;
 800799a:	8599      	strh	r1, [r3, #44]	@ 0x2c
    stepper.current_steps = 0;
 800799c:	e9c3 1107 	strd	r1, r1, [r3, #28]
    stepper.time = 0;
 80079a0:	e9c3 1109 	strd	r1, r1, [r3, #36]	@ 0x24
    stepper.is_running = 0;
    stepper.step_period = 70;  // Initial period
 80079a4:	2146      	movs	r1, #70	@ 0x46
    stepper.STEP_PIN = GPIO_PIN_0;
 80079a6:	811c      	strh	r4, [r3, #8]
    stepper.step_period = 70;  // Initial period
 80079a8:	6319      	str	r1, [r3, #48]	@ 0x30
	stepper.htim_stepper = htim;
 80079aa:	6018      	str	r0, [r3, #0]

    // Timer setup example (modify based on your clock)
    htim -> Init.Period = stepper.step_period - 1;
 80079ac:	2345      	movs	r3, #69	@ 0x45
 80079ae:	60c3      	str	r3, [r0, #12]
    htim -> Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80079b0:	2380      	movs	r3, #128	@ 0x80
    HAL_TIM_Base_Init(htim);
}
 80079b2:	bc10      	pop	{r4}
    htim -> Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80079b4:	6183      	str	r3, [r0, #24]
    HAL_TIM_Base_Init(htim);
 80079b6:	f7fe b9f5 	b.w	8005da4 <HAL_TIM_Base_Init>
 80079ba:	bf00      	nop
 80079bc:	200005f8 	.word	0x200005f8
 80079c0:	40010c00 	.word	0x40010c00
 80079c4:	40010800 	.word	0x40010800

080079c8 <_Z12Stepper_Movel>:

uint8_t Stepper_Move(int32_t steps) {
 80079c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint8_t dir;

	if (!stepper.is_running) {
 80079ca:	4c11      	ldr	r4, [pc, #68]	@ (8007a10 <_Z12Stepper_Movel+0x48>)
uint8_t Stepper_Move(int32_t steps) {
 80079cc:	4605      	mov	r5, r0
	if (!stepper.is_running) {
 80079ce:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 80079d2:	b9de      	cbnz	r6, 8007a0c <_Z12Stepper_Movel+0x44>
		dir = steps < 0 ? 0 : 1;
 80079d4:	43c3      	mvns	r3, r0
 80079d6:	4f0f      	ldr	r7, [pc, #60]	@ (8007a14 <_Z12Stepper_Movel+0x4c>)
 80079d8:	0fdb      	lsrs	r3, r3, #31
 80079da:	703b      	strb	r3, [r7, #0]
		sg_result = 0;
 80079dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007a18 <_Z12Stepper_Movel+0x50>)

		HAL_GPIO_WritePin(stepper.DIR_PORT, stepper.DIR_PIN, dir ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80079de:	0fc2      	lsrs	r2, r0, #31
 80079e0:	8a21      	ldrh	r1, [r4, #16]
 80079e2:	68e0      	ldr	r0, [r4, #12]
		sg_result = 0;
 80079e4:	801e      	strh	r6, [r3, #0]
		HAL_GPIO_WritePin(stepper.DIR_PORT, stepper.DIR_PIN, dir ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80079e6:	f7fb fef7 	bl	80037d8 <HAL_GPIO_WritePin>
		stepper.steps_to_go = abs(steps);
 80079ea:	2d00      	cmp	r5, #0
 80079ec:	bfb8      	it	lt
 80079ee:	426d      	neglt	r5, r5
		stepper.current_steps = 0;
 80079f0:	e9c4 5607 	strd	r5, r6, [r4, #28]
		stepper.dir = dir;
		stepper.is_running = 1;
 80079f4:	2501      	movs	r5, #1
		stepper.dir = dir;
 80079f6:	783b      	ldrb	r3, [r7, #0]
		stepper.time = 0;

		HAL_TIM_Base_Start_IT(stepper.htim_stepper);
 80079f8:	6820      	ldr	r0, [r4, #0]
		stepper.dir = dir;
 80079fa:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
		stepper.is_running = 1;
 80079fe:	f884 502d 	strb.w	r5, [r4, #45]	@ 0x2d
		stepper.time = 0;
 8007a02:	62a6      	str	r6, [r4, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(stepper.htim_stepper);
 8007a04:	f7fe fa68 	bl	8005ed8 <HAL_TIM_Base_Start_IT>

		return 1;
 8007a08:	4628      	mov	r0, r5
	} else {
		return 0;
	}
}
 8007a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 0;
 8007a0c:	2000      	movs	r0, #0
 8007a0e:	e7fc      	b.n	8007a0a <_Z12Stepper_Movel+0x42>
 8007a10:	200005f8 	.word	0x200005f8
 8007a14:	200005f5 	.word	0x200005f5
 8007a18:	20000632 	.word	0x20000632

08007a1c <_Z12Stepper_Stopv>:

void Stepper_Stop() {
	stepper.current_steps = stepper.steps_to_go;
 8007a1c:	4b01      	ldr	r3, [pc, #4]	@ (8007a24 <_Z12Stepper_Stopv+0x8>)
 8007a1e:	69da      	ldr	r2, [r3, #28]
 8007a20:	621a      	str	r2, [r3, #32]
}
 8007a22:	4770      	bx	lr
 8007a24:	200005f8 	.word	0x200005f8

08007a28 <_Z21Stepper_TIM_Interruptv>:

void Stepper_TIM_Interrupt() {
 8007a28:	b510      	push	{r4, lr}
	static uint16_t time_before;

	if (stepper.current_steps < stepper.steps_to_go) {
 8007a2a:	4c15      	ldr	r4, [pc, #84]	@ (8007a80 <_Z21Stepper_TIM_Interruptv+0x58>)
 8007a2c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d21c      	bcs.n	8007a6e <_Z21Stepper_TIM_Interruptv+0x46>
		// Toggle step pin
		HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_SET);
 8007a34:	2201      	movs	r2, #1
 8007a36:	8921      	ldrh	r1, [r4, #8]
 8007a38:	6860      	ldr	r0, [r4, #4]
 8007a3a:	f7fb fecd 	bl	80037d8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(stepper.STEP_PORT, stepper.STEP_PIN, GPIO_PIN_RESET);
 8007a3e:	2200      	movs	r2, #0
 8007a40:	8921      	ldrh	r1, [r4, #8]
 8007a42:	6860      	ldr	r0, [r4, #4]
 8007a44:	f7fb fec8 	bl	80037d8 <HAL_GPIO_WritePin>

		stepper.current_steps++;
 8007a48:	6a23      	ldr	r3, [r4, #32]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	6223      	str	r3, [r4, #32]
		stepper.dir ? stepper.location_steps++ : stepper.location_steps--;
 8007a4e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8007a52:	b14b      	cbz	r3, 8007a68 <_Z21Stepper_TIM_Interruptv+0x40>
 8007a54:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007a56:	3301      	adds	r3, #1
 8007a58:	6263      	str	r3, [r4, #36]	@ 0x24

		stepper.time += __HAL_TIM_GET_AUTORELOAD(stepper.htim_stepper);
 8007a5a:	6823      	ldr	r3, [r4, #0]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a60:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007a62:	4413      	add	r3, r2
 8007a64:	62a3      	str	r3, [r4, #40]	@ 0x28

//	if (incremental_speed >= 0 && stepper.time / 50000 != time_before) {
//		time_before = stepper.time / 50000;
//		__HAL_TIM_SET_AUTORELOAD(stepper.htim_stepper, stepper.step_period + (incremental_speed--) - 1);
//	}
}
 8007a66:	bd10      	pop	{r4, pc}
		stepper.dir ? stepper.location_steps++ : stepper.location_steps--;
 8007a68:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007a6a:	3b01      	subs	r3, #1
 8007a6c:	e7f4      	b.n	8007a58 <_Z21Stepper_TIM_Interruptv+0x30>
		stepper.is_running = 0;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
		HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
 8007a74:	6820      	ldr	r0, [r4, #0]
}
 8007a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_Base_Stop_IT(stepper.htim_stepper);
 8007a7a:	f7fe ba7f 	b.w	8005f7c <HAL_TIM_Base_Stop_IT>
 8007a7e:	bf00      	nop
 8007a80:	200005f8 	.word	0x200005f8

08007a84 <_Z14Stepper_Enableh>:




void Stepper_Enable(uint8_t toggle) {
	HAL_GPIO_WritePin(stepper.ENN_PORT, stepper.ENN_PIN,
 8007a84:	fab0 f280 	clz	r2, r0
 8007a88:	4b02      	ldr	r3, [pc, #8]	@ (8007a94 <_Z14Stepper_Enableh+0x10>)
 8007a8a:	0952      	lsrs	r2, r2, #5
 8007a8c:	8b19      	ldrh	r1, [r3, #24]
 8007a8e:	6958      	ldr	r0, [r3, #20]
 8007a90:	f7fb bea2 	b.w	80037d8 <HAL_GPIO_WritePin>
 8007a94:	200005f8 	.word	0x200005f8

08007a98 <_Z13Stepper_Resetv>:
			toggle ? GPIO_PIN_RESET : GPIO_PIN_SET);
}

void Stepper_Reset() {
 8007a98:	b507      	push	{r0, r1, r2, lr}
	Stepper_Enable(0);
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	f7ff fff2 	bl	8007a84 <_Z14Stepper_Enableh>
	for (volatile uint8_t i = 0; i < 10; i++);
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f88d 3007 	strb.w	r3, [sp, #7]
 8007aa6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007aaa:	2b09      	cmp	r3, #9
 8007aac:	d905      	bls.n	8007aba <_Z13Stepper_Resetv+0x22>
	Stepper_Enable(1);
 8007aae:	2001      	movs	r0, #1
}
 8007ab0:	b003      	add	sp, #12
 8007ab2:	f85d eb04 	ldr.w	lr, [sp], #4
	Stepper_Enable(1);
 8007ab6:	f7ff bfe5 	b.w	8007a84 <_Z14Stepper_Enableh>
	for (volatile uint8_t i = 0; i < 10; i++);
 8007aba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	e7ee      	b.n	8007aa2 <_Z13Stepper_Resetv+0xa>

08007ac4 <_Z16Stepper_SetSpeedm>:

void Stepper_SetSpeed(uint32_t step_interval) {
 8007ac4:	b510      	push	{r4, lr}
    if(step_interval > 0) {
 8007ac6:	b1a8      	cbz	r0, 8007af4 <_Z16Stepper_SetSpeedm+0x30>
    	stepper.step_period = step_interval;

    	if (step_interval < 640 / USTEP_RATE) {
 8007ac8:	2827      	cmp	r0, #39	@ 0x27
    		incremental_speed = (640 / USTEP_RATE) - step_interval;
 8007aca:	bf86      	itte	hi
 8007acc:	f04f 32ff 	movhi.w	r2, #4294967295	@ 0xffffffff
 8007ad0:	2300      	movhi	r3, #0
 8007ad2:	f1c0 0228 	rsbls	r2, r0, #40	@ 0x28
 8007ad6:	4c08      	ldr	r4, [pc, #32]	@ (8007af8 <_Z16Stepper_SetSpeedm+0x34>)
 8007ad8:	bf9c      	itt	ls
 8007ada:	b293      	uxthls	r3, r2
 8007adc:	b212      	sxthls	r2, r2
    	stepper.step_period = step_interval;
 8007ade:	4907      	ldr	r1, [pc, #28]	@ (8007afc <_Z16Stepper_SetSpeedm+0x38>)
    		incremental_speed = (640 / USTEP_RATE) - step_interval;
 8007ae0:	8022      	strh	r2, [r4, #0]
    		target = incremental_speed;
 8007ae2:	4a07      	ldr	r2, [pc, #28]	@ (8007b00 <_Z16Stepper_SetSpeedm+0x3c>)
    	stepper.step_period = step_interval;
 8007ae4:	6308      	str	r0, [r1, #48]	@ 0x30
    		target = incremental_speed;
 8007ae6:	8013      	strh	r3, [r2, #0]
    	} else {
    		incremental_speed = -1;
    		target = 0;
    	} __HAL_TIM_SET_AUTORELOAD(stepper.htim_stepper, stepper.step_period + target - 1);
 8007ae8:	680a      	ldr	r2, [r1, #0]
 8007aea:	3b01      	subs	r3, #1
 8007aec:	6811      	ldr	r1, [r2, #0]
 8007aee:	4418      	add	r0, r3
 8007af0:	62c8      	str	r0, [r1, #44]	@ 0x2c
 8007af2:	60d0      	str	r0, [r2, #12]
    }
}
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	2000000a 	.word	0x2000000a
 8007afc:	200005f8 	.word	0x200005f8
 8007b00:	200005f6 	.word	0x200005f6

08007b04 <_Z4homeh>:
int16_t stepLock;
homing_steps step = HOMING_DONE;
uint16_t speed_default = 300;

void home(uint8_t dir) {
	homing = 1;
 8007b04:	2201      	movs	r2, #1
void home(uint8_t dir) {
 8007b06:	b510      	push	{r4, lr}
 8007b08:	4604      	mov	r4, r0
	homing = 1;
 8007b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8007b34 <_Z4homeh+0x30>)
	currentSetup(driver_current_, hold_current, stall_current);
 8007b0c:	480a      	ldr	r0, [pc, #40]	@ (8007b38 <_Z4homeh+0x34>)
	homing = 1;
 8007b0e:	701a      	strb	r2, [r3, #0]
	currentSetup(driver_current_, hold_current, stall_current);
 8007b10:	4b0a      	ldr	r3, [pc, #40]	@ (8007b3c <_Z4homeh+0x38>)
 8007b12:	781a      	ldrb	r2, [r3, #0]
 8007b14:	4b0a      	ldr	r3, [pc, #40]	@ (8007b40 <_Z4homeh+0x3c>)
 8007b16:	7819      	ldrb	r1, [r3, #0]
 8007b18:	f000 f90c 	bl	8007d34 <_Z12currentSetupR13DriverCurrenthh>
	Stepper_SetSpeed(250);
 8007b1c:	20fa      	movs	r0, #250	@ 0xfa
 8007b1e:	f7ff ffd1 	bl	8007ac4 <_Z16Stepper_SetSpeedm>
	Stepper_Move(INFI * (dir ? 1 : -1));
 8007b22:	4808      	ldr	r0, [pc, #32]	@ (8007b44 <_Z4homeh+0x40>)
 8007b24:	4b08      	ldr	r3, [pc, #32]	@ (8007b48 <_Z4homeh+0x44>)
 8007b26:	2c00      	cmp	r4, #0
 8007b28:	bf18      	it	ne
 8007b2a:	4618      	movne	r0, r3
}
 8007b2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Stepper_Move(INFI * (dir ? 1 : -1));
 8007b30:	f7ff bf4a 	b.w	80079c8 <_Z12Stepper_Movel>
 8007b34:	20000630 	.word	0x20000630
 8007b38:	20000638 	.word	0x20000638
 8007b3c:	2000000f 	.word	0x2000000f
 8007b40:	2000000e 	.word	0x2000000e
 8007b44:	80076140 	.word	0x80076140
 8007b48:	7ff89ec0 	.word	0x7ff89ec0

08007b4c <_Z13rotator_resetv>:

void rotator_reset() {
 8007b4c:	b510      	push	{r4, lr}
	Stepper_Stop();
 8007b4e:	f7ff ff65 	bl	8007a1c <_Z12Stepper_Stopv>
	Stepper_Reset();
 8007b52:	f7ff ffa1 	bl	8007a98 <_Z13Stepper_Resetv>
	currentSetup(driver_current_, hold_current, current);
 8007b56:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc0 <_Z13rotator_resetv+0x74>)
 8007b58:	481a      	ldr	r0, [pc, #104]	@ (8007bc4 <_Z13rotator_resetv+0x78>)
 8007b5a:	781a      	ldrb	r2, [r3, #0]
 8007b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc8 <_Z13rotator_resetv+0x7c>)
 8007b5e:	7819      	ldrb	r1, [r3, #0]
 8007b60:	f000 f8e8 	bl	8007d34 <_Z12currentSetupR13DriverCurrenthh>
	Stepper_SetSpeed(speed_default);
 8007b64:	4b19      	ldr	r3, [pc, #100]	@ (8007bcc <_Z13rotator_resetv+0x80>)
 8007b66:	8818      	ldrh	r0, [r3, #0]
 8007b68:	f7ff ffac 	bl	8007ac4 <_Z16Stepper_SetSpeedm>

	homing = 0;
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	4b18      	ldr	r3, [pc, #96]	@ (8007bd0 <_Z13rotator_resetv+0x84>)
 8007b70:	701a      	strb	r2, [r3, #0]
	if (stepper.dir) stepper.location_steps = 0;
 8007b72:	4b18      	ldr	r3, [pc, #96]	@ (8007bd4 <_Z13rotator_resetv+0x88>)
 8007b74:	f893 102c 	ldrb.w	r1, [r3, #44]	@ 0x2c
 8007b78:	b179      	cbz	r1, 8007b9a <_Z13rotator_resetv+0x4e>
 8007b7a:	625a      	str	r2, [r3, #36]	@ 0x24
	else stepLock = stepper.location_steps;

	if (step == STEP1) {
 8007b7c:	4b16      	ldr	r3, [pc, #88]	@ (8007bd8 <_Z13rotator_resetv+0x8c>)
 8007b7e:	781c      	ldrb	r4, [r3, #0]
 8007b80:	2c01      	cmp	r4, #1
 8007b82:	d10e      	bne.n	8007ba2 <_Z13rotator_resetv+0x56>
		step = STEP2;
 8007b84:	2202      	movs	r2, #2
		HAL_Delay(500);
 8007b86:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
		step = STEP2;
 8007b8a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 8007b8c:	f7fa fa80 	bl	8002090 <HAL_Delay>
		home(1);
 8007b90:	4620      	mov	r0, r4
		HAL_Delay(500);
		home(0);
	} else if (step == STEP3) {
		step = HOMING_DONE;
	}
}
 8007b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		home(0);
 8007b96:	f7ff bfb5 	b.w	8007b04 <_Z4homeh>
	else stepLock = stepper.location_steps;
 8007b9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8007bdc <_Z13rotator_resetv+0x90>)
 8007b9e:	801a      	strh	r2, [r3, #0]
 8007ba0:	e7ec      	b.n	8007b7c <_Z13rotator_resetv+0x30>
	} else if (step == STEP2) {
 8007ba2:	2c02      	cmp	r4, #2
 8007ba4:	d107      	bne.n	8007bb6 <_Z13rotator_resetv+0x6a>
		step = STEP3;
 8007ba6:	2203      	movs	r2, #3
		HAL_Delay(500);
 8007ba8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
		step = STEP3;
 8007bac:	701a      	strb	r2, [r3, #0]
		HAL_Delay(500);
 8007bae:	f7fa fa6f 	bl	8002090 <HAL_Delay>
		home(0);
 8007bb2:	2000      	movs	r0, #0
 8007bb4:	e7ed      	b.n	8007b92 <_Z13rotator_resetv+0x46>
	} else if (step == STEP3) {
 8007bb6:	2c03      	cmp	r4, #3
		step = HOMING_DONE;
 8007bb8:	bf04      	itt	eq
 8007bba:	2200      	moveq	r2, #0
 8007bbc:	701a      	strbeq	r2, [r3, #0]
}
 8007bbe:	bd10      	pop	{r4, pc}
 8007bc0:	20000010 	.word	0x20000010
 8007bc4:	20000638 	.word	0x20000638
 8007bc8:	2000000e 	.word	0x2000000e
 8007bcc:	2000000c 	.word	0x2000000c
 8007bd0:	20000630 	.word	0x20000630
 8007bd4:	200005f8 	.word	0x200005f8
 8007bd8:	2000062c 	.word	0x2000062c
 8007bdc:	2000062e 	.word	0x2000062e

08007be0 <_Z9full_homev>:

void full_home() {
	if (step == HOMING_DONE) {
 8007be0:	4b03      	ldr	r3, [pc, #12]	@ (8007bf0 <_Z9full_homev+0x10>)
 8007be2:	7818      	ldrb	r0, [r3, #0]
 8007be4:	b918      	cbnz	r0, 8007bee <_Z9full_homev+0xe>
		step = STEP1;
 8007be6:	2201      	movs	r2, #1
 8007be8:	701a      	strb	r2, [r3, #0]
		home(0);
 8007bea:	f7ff bf8b 	b.w	8007b04 <_Z4homeh>
	}
}
 8007bee:	4770      	bx	lr
 8007bf0:	2000062c 	.word	0x2000062c

08007bf4 <_Z12rotator_movef>:

float rotator_move(float pos) {
 8007bf4:	b510      	push	{r4, lr}
	if (pos < 0) pos = 0;
 8007bf6:	2100      	movs	r1, #0
float rotator_move(float pos) {
 8007bf8:	4604      	mov	r4, r0
	if (pos < 0) pos = 0;
 8007bfa:	f7f9 f9fb 	bl	8000ff4 <__aeabi_fcmplt>
 8007bfe:	b948      	cbnz	r0, 8007c14 <_Z12rotator_movef+0x20>
	if (pos > 90) pos = 90;
 8007c00:	4620      	mov	r0, r4
 8007c02:	4915      	ldr	r1, [pc, #84]	@ (8007c58 <_Z12rotator_movef+0x64>)
 8007c04:	f7f9 fa14 	bl	8001030 <__aeabi_fcmpgt>
 8007c08:	b948      	cbnz	r0, 8007c1e <_Z12rotator_movef+0x2a>
	uint16_t target = (uint16_t)(((USTEP_RATE * 600) * pos) / 90.0f + 0.5f);

	if (pos == 0) {
 8007c0a:	2100      	movs	r1, #0
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f7f9 f9e7 	bl	8000fe0 <__aeabi_fcmpeq>
 8007c12:	b128      	cbz	r0, 8007c20 <_Z12rotator_movef+0x2c>
		home(0);
 8007c14:	2000      	movs	r0, #0
 8007c16:	f7ff ff75 	bl	8007b04 <_Z4homeh>
		return 0.0f;
 8007c1a:	2000      	movs	r0, #0
	} else {
		Stepper_Move(target - stepper.location_steps);
		return (float)(target * 90) / (float)(USTEP_RATE * 600);
	}
}
 8007c1c:	bd10      	pop	{r4, pc}
	if (pos > 90) pos = 90;
 8007c1e:	4c0e      	ldr	r4, [pc, #56]	@ (8007c58 <_Z12rotator_movef+0x64>)
	uint16_t target = (uint16_t)(((USTEP_RATE * 600) * pos) / 90.0f + 0.5f);
 8007c20:	4620      	mov	r0, r4
 8007c22:	490e      	ldr	r1, [pc, #56]	@ (8007c5c <_Z12rotator_movef+0x68>)
 8007c24:	f7f9 f848 	bl	8000cb8 <__aeabi_fmul>
 8007c28:	490b      	ldr	r1, [pc, #44]	@ (8007c58 <_Z12rotator_movef+0x64>)
 8007c2a:	f7f9 f8f9 	bl	8000e20 <__aeabi_fdiv>
 8007c2e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8007c32:	f7f8 ff39 	bl	8000aa8 <__addsf3>
 8007c36:	f7f9 fa05 	bl	8001044 <__aeabi_f2uiz>
		Stepper_Move(target - stepper.location_steps);
 8007c3a:	4b09      	ldr	r3, [pc, #36]	@ (8007c60 <_Z12rotator_movef+0x6c>)
 8007c3c:	b284      	uxth	r4, r0
 8007c3e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8007c40:	1a20      	subs	r0, r4, r0
 8007c42:	f7ff fec1 	bl	80079c8 <_Z12Stepper_Movel>
		return (float)(target * 90) / (float)(USTEP_RATE * 600);
 8007c46:	205a      	movs	r0, #90	@ 0x5a
 8007c48:	4360      	muls	r0, r4
 8007c4a:	f7f8 ffe1 	bl	8000c10 <__aeabi_i2f>
 8007c4e:	4903      	ldr	r1, [pc, #12]	@ (8007c5c <_Z12rotator_movef+0x68>)
 8007c50:	f7f9 f8e6 	bl	8000e20 <__aeabi_fdiv>
 8007c54:	e7e2      	b.n	8007c1c <_Z12rotator_movef+0x28>
 8007c56:	bf00      	nop
 8007c58:	42b40000 	.word	0x42b40000
 8007c5c:	46160000 	.word	0x46160000
 8007c60:	200005f8 	.word	0x200005f8

08007c64 <_Z11reverseDatam>:
        right_shift = (DATA_SIZE - i - 1) * 8;
        left_shift = i * 8;
        reversed_data |= ((data >> right_shift) & 0xFF) << left_shift;
    }
    return reversed_data;
}
 8007c64:	ba00      	rev	r0, r0
 8007c66:	4770      	bx	lr

08007c68 <_Z5writehm>:
    }
    printf("\n");
}

void write(uint8_t register_address, uint32_t data)
{
 8007c68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	WriteReplyDatagram write_datagram;
    write_datagram.bytes = 0;
 8007c6a:	2500      	movs	r5, #0
    write_datagram.sync = SYNC;
 8007c6c:	2205      	movs	r2, #5
    write_datagram.serial_address = 0x00;
    write_datagram.register_address = register_address;
 8007c6e:	f060 037f 	orn	r3, r0, #127	@ 0x7f
    write_datagram.rw = RW_WRITE;
    write_datagram.data = reverseData(data);
 8007c72:	4608      	mov	r0, r1
 8007c74:	f7ff fff6 	bl	8007c64 <_Z11reverseDatam>
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8007c78:	2100      	movs	r1, #0
    write_datagram.sync = SYNC;
 8007c7a:	f362 0503 	bfi	r5, r2, #0, #4
    write_datagram.register_address = register_address;
 8007c7e:	f363 4517 	bfi	r5, r3, #16, #8
    write_datagram.data = reverseData(data);
 8007c82:	f360 651f 	bfi	r5, r0, #24, #8
 8007c86:	0a00      	lsrs	r0, r0, #8
 8007c88:	4606      	mov	r6, r0
    uint8_t crc = 0;
 8007c8a:	460b      	mov	r3, r1
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8007c8c:	f1c1 0720 	rsb	r7, r1, #32
 8007c90:	f1a1 0420 	sub.w	r4, r1, #32
 8007c94:	fa25 f201 	lsr.w	r2, r5, r1
 8007c98:	fa00 f707 	lsl.w	r7, r0, r7
 8007c9c:	fa20 f404 	lsr.w	r4, r0, r4
 8007ca0:	433a      	orrs	r2, r7
 8007ca2:	4322      	orrs	r2, r4
 8007ca4:	2408      	movs	r4, #8
 8007ca6:	b2d2      	uxtb	r2, r2
            if ((crc >> 7) ^ (byte & 0x01))
 8007ca8:	f002 0701 	and.w	r7, r2, #1
 8007cac:	ebb7 1fd3 	cmp.w	r7, r3, lsr #7
        for (uint8_t j=0; j<8; ++j)
 8007cb0:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8007cb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
                crc = (crc << 1) ^ 0x07;
 8007cb8:	bf18      	it	ne
 8007cba:	f083 0307 	eorne.w	r3, r3, #7
        for (uint8_t j=0; j<8; ++j)
 8007cbe:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
                crc = crc << 1;
 8007cc2:	b2db      	uxtb	r3, r3
            byte = byte >> 1;
 8007cc4:	ea4f 0252 	mov.w	r2, r2, lsr #1
        for (uint8_t j=0; j<8; ++j)
 8007cc8:	d1ee      	bne.n	8007ca8 <_Z5writehm+0x40>
    for (uint8_t i=0; i<(datagram_size - 1); ++i)
 8007cca:	3108      	adds	r1, #8
 8007ccc:	2938      	cmp	r1, #56	@ 0x38
 8007cce:	d1dd      	bne.n	8007c8c <_Z5writehm+0x24>
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007cd0:	4f0e      	ldr	r7, [pc, #56]	@ (8007d0c <_Z5writehm+0xa4>)
    write_datagram.crc = calculateCrc(write_datagram, WRITE_REPLY_DATAGRAM_SIZE);
 8007cd2:	f363 661f 	bfi	r6, r3, #24, #8
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8007cd6:	f1c4 0120 	rsb	r1, r4, #32
 8007cda:	f1a4 0220 	sub.w	r2, r4, #32
 8007cde:	fa25 f304 	lsr.w	r3, r5, r4
 8007ce2:	fa06 f101 	lsl.w	r1, r6, r1
 8007ce6:	430b      	orrs	r3, r1
 8007ce8:	fa26 f202 	lsr.w	r2, r6, r2
 8007cec:	4313      	orrs	r3, r2
 8007cee:	f88d 3007 	strb.w	r3, [sp, #7]
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	2364      	movs	r3, #100	@ 0x64
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	f10d 0107 	add.w	r1, sp, #7
    for (uint8_t i=0; i<datagram_size; ++i)
 8007cfc:	3408      	adds	r4, #8
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007cfe:	f7fe fd0b 	bl	8006718 <HAL_UART_Transmit>
    for (uint8_t i=0; i<datagram_size; ++i)
 8007d02:	2c40      	cmp	r4, #64	@ 0x40
 8007d04:	d1e7      	bne.n	8007cd6 <_Z5writehm+0x6e>

//    print_bin64(write_datagram.bytes);
    sendDatagramUnidirectional(write_datagram, WRITE_REPLY_DATAGRAM_SIZE);
}
 8007d06:	b003      	add	sp, #12
 8007d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000320 	.word	0x20000320

08007d10 <_Z10gconfSetupR12GlobalConfig>:
    gc.bytes                = 0;
 8007d10:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8007d14:	6001      	str	r1, [r0, #0]
    write(ADDRESS_GCONF, gc.bytes);
 8007d16:	2000      	movs	r0, #0
 8007d18:	f7ff bfa6 	b.w	8007c68 <_Z5writehm>

08007d1c <_Z10cconfSetupR13ChopperConfigh>:
	cc.bytes = 0;
 8007d1c:	f248 0343 	movw	r3, #32835	@ 0x8043
	cc.mres		= ustep;
 8007d20:	f001 010f 	and.w	r1, r1, #15
 8007d24:	f041 0110 	orr.w	r1, r1, #16
	cc.bytes = 0;
 8007d28:	6003      	str	r3, [r0, #0]
	cc.mres		= ustep;
 8007d2a:	70c1      	strb	r1, [r0, #3]
	write(ADDRESS_CHOPCONF, cc.bytes);
 8007d2c:	6801      	ldr	r1, [r0, #0]
 8007d2e:	206c      	movs	r0, #108	@ 0x6c
 8007d30:	f7ff bf9a 	b.w	8007c68 <_Z5writehm>

08007d34 <_Z12currentSetupR13DriverCurrenthh>:
	dc.bytes	= 0;
 8007d34:	2300      	movs	r3, #0
	dc.ihold	= hold;
 8007d36:	f002 021f 	and.w	r2, r2, #31
 8007d3a:	f001 011f 	and.w	r1, r1, #31
 8007d3e:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
	dc.bytes	= 0;
 8007d42:	6003      	str	r3, [r0, #0]
	dc.ihold	= hold;
 8007d44:	8001      	strh	r1, [r0, #0]
	write(ADDRESS_IHOLD_IRUN, dc.bytes);
 8007d46:	6801      	ldr	r1, [r0, #0]
 8007d48:	2010      	movs	r0, #16
 8007d4a:	f7ff bf8d 	b.w	8007c68 <_Z5writehm>

08007d4e <_Z9coolSetupR10CoolConfig>:
	cs.bytes = 0;
 8007d4e:	f244 6145 	movw	r1, #17989	@ 0x4645
 8007d52:	8001      	strh	r1, [r0, #0]
	write(ADDRESS_COOLCONF, cs.bytes);
 8007d54:	2042      	movs	r0, #66	@ 0x42
 8007d56:	f7ff bf87 	b.w	8007c68 <_Z5writehm>
	...

08007d5c <_Z4readh>:
{
	ReadDatagram read_datagram;
	read_datagram.bytes = 0;
	read_datagram.sync = SYNC;
	read_datagram.serial_address = 0x00;
	read_datagram.register_address = register_address;
 8007d5c:	2200      	movs	r2, #0
{
 8007d5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
	read_datagram.bytes = 0;
 8007d60:	2505      	movs	r5, #5
    uint8_t crc = 0;
 8007d62:	4613      	mov	r3, r2
	read_datagram.register_address = register_address;
 8007d64:	f360 4516 	bfi	r5, r0, #16, #7
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8007d68:	2408      	movs	r4, #8
 8007d6a:	fa25 f102 	lsr.w	r1, r5, r2
 8007d6e:	b2c9      	uxtb	r1, r1
            if ((crc >> 7) ^ (byte & 0x01))
 8007d70:	f001 0001 	and.w	r0, r1, #1
 8007d74:	ebb0 1fd3 	cmp.w	r0, r3, lsr #7
        for (uint8_t j=0; j<8; ++j)
 8007d78:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 8007d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
                crc = (crc << 1) ^ 0x07;
 8007d80:	bf18      	it	ne
 8007d82:	f083 0307 	eorne.w	r3, r3, #7
        for (uint8_t j=0; j<8; ++j)
 8007d86:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
                crc = crc << 1;
 8007d8a:	b2db      	uxtb	r3, r3
            byte = byte >> 1;
 8007d8c:	ea4f 0151 	mov.w	r1, r1, lsr #1
        for (uint8_t j=0; j<8; ++j)
 8007d90:	d1ee      	bne.n	8007d70 <_Z4readh+0x14>
    for (uint8_t i=0; i<(datagram_size - 1); ++i)
 8007d92:	3208      	adds	r2, #8
 8007d94:	2a18      	cmp	r2, #24
 8007d96:	d1e7      	bne.n	8007d68 <_Z4readh+0xc>
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007d98:	4e0c      	ldr	r6, [pc, #48]	@ (8007dcc <_Z4readh+0x70>)
	read_datagram.rw = RW_READ;
	read_datagram.crc = calculateCrc(read_datagram, READ_DATAGRAM_SIZE);
 8007d9a:	f363 651f 	bfi	r5, r3, #24, #8
        byte = (datagram.bytes >> (i * 8)) & 0xFF;
 8007d9e:	fa25 f304 	lsr.w	r3, r5, r4
 8007da2:	f88d 3007 	strb.w	r3, [sp, #7]
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007da6:	2201      	movs	r2, #1
 8007da8:	2364      	movs	r3, #100	@ 0x64
 8007daa:	4630      	mov	r0, r6
 8007dac:	f10d 0107 	add.w	r1, sp, #7
    for (uint8_t i=0; i<datagram_size; ++i)
 8007db0:	3408      	adds	r4, #8
        HAL_UART_Transmit(&huart3, &byte, 1, 100);
 8007db2:	f7fe fcb1 	bl	8006718 <HAL_UART_Transmit>
    for (uint8_t i=0; i<datagram_size; ++i)
 8007db6:	2c20      	cmp	r4, #32
 8007db8:	d1f1      	bne.n	8007d9e <_Z4readh+0x42>

//	print_bin32(read_datagram.bytes);
    sendDatagramUnidirectional(read_datagram, READ_DATAGRAM_SIZE);
    HAL_UART_Receive_DMA(&huart3, uart_rx_buffer, 8);
 8007dba:	2208      	movs	r2, #8
 8007dbc:	4904      	ldr	r1, [pc, #16]	@ (8007dd0 <_Z4readh+0x74>)
 8007dbe:	4803      	ldr	r0, [pc, #12]	@ (8007dcc <_Z4readh+0x70>)
}
 8007dc0:	b002      	add	sp, #8
 8007dc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Receive_DMA(&huart3, uart_rx_buffer, 8);
 8007dc6:	f7fe bd57 	b.w	8006878 <HAL_UART_Receive_DMA>
 8007dca:	bf00      	nop
 8007dcc:	20000320 	.word	0x20000320
 8007dd0:	200001fd 	.word	0x200001fd

08007dd4 <_Z8receivedv>:
//	if (calculateCrc(reply_buffer, READ_DATAGRAM_SIZE) != reply_buffer.crc) {
//
//		return;
//	}

	if (reply_buffer.register_address == 0x41) {
 8007dd4:	4a0c      	ldr	r2, [pc, #48]	@ (8007e08 <_Z8receivedv+0x34>)
void received() {
 8007dd6:	b508      	push	{r3, lr}
	if (reply_buffer.register_address == 0x41) {
 8007dd8:	7893      	ldrb	r3, [r2, #2]
 8007dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dde:	2b41      	cmp	r3, #65	@ 0x41
 8007de0:	d106      	bne.n	8007df0 <_Z8receivedv+0x1c>
		sg_result = reverseData(reply_buffer.data);
 8007de2:	f8d2 0003 	ldr.w	r0, [r2, #3]
 8007de6:	f7ff ff3d 	bl	8007c64 <_Z11reverseDatam>
 8007dea:	4b08      	ldr	r3, [pc, #32]	@ (8007e0c <_Z8receivedv+0x38>)
 8007dec:	8018      	strh	r0, [r3, #0]
//		printf("sg_result: %d\n", sg_result);
	} else if (reply_buffer.register_address == 0x12) {
		printf("TSTEP: %d\n", reverseData(reply_buffer.data));
	}
}
 8007dee:	bd08      	pop	{r3, pc}
	} else if (reply_buffer.register_address == 0x12) {
 8007df0:	2b12      	cmp	r3, #18
 8007df2:	d1fc      	bne.n	8007dee <_Z8receivedv+0x1a>
		printf("TSTEP: %d\n", reverseData(reply_buffer.data));
 8007df4:	f8d2 0003 	ldr.w	r0, [r2, #3]
 8007df8:	f7ff ff34 	bl	8007c64 <_Z11reverseDatam>
}
 8007dfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("TSTEP: %d\n", reverseData(reply_buffer.data));
 8007e00:	4601      	mov	r1, r0
 8007e02:	4803      	ldr	r0, [pc, #12]	@ (8007e10 <_Z8receivedv+0x3c>)
 8007e04:	f000 bd22 	b.w	800884c <iprintf>
 8007e08:	20000208 	.word	0x20000208
 8007e0c:	20000632 	.word	0x20000632
 8007e10:	0800a8b3 	.word	0x0800a8b3

08007e14 <__cvt>:
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e1a:	461d      	mov	r5, r3
 8007e1c:	bfbb      	ittet	lt
 8007e1e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007e22:	461d      	movlt	r5, r3
 8007e24:	2300      	movge	r3, #0
 8007e26:	232d      	movlt	r3, #45	@ 0x2d
 8007e28:	b088      	sub	sp, #32
 8007e2a:	4614      	mov	r4, r2
 8007e2c:	bfb8      	it	lt
 8007e2e:	4614      	movlt	r4, r2
 8007e30:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e32:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007e34:	7013      	strb	r3, [r2, #0]
 8007e36:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e38:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007e3c:	f023 0820 	bic.w	r8, r3, #32
 8007e40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007e44:	d005      	beq.n	8007e52 <__cvt+0x3e>
 8007e46:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007e4a:	d100      	bne.n	8007e4e <__cvt+0x3a>
 8007e4c:	3601      	adds	r6, #1
 8007e4e:	2302      	movs	r3, #2
 8007e50:	e000      	b.n	8007e54 <__cvt+0x40>
 8007e52:	2303      	movs	r3, #3
 8007e54:	aa07      	add	r2, sp, #28
 8007e56:	9204      	str	r2, [sp, #16]
 8007e58:	aa06      	add	r2, sp, #24
 8007e5a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007e5e:	e9cd 3600 	strd	r3, r6, [sp]
 8007e62:	4622      	mov	r2, r4
 8007e64:	462b      	mov	r3, r5
 8007e66:	f000 fe3b 	bl	8008ae0 <_dtoa_r>
 8007e6a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007e6e:	4607      	mov	r7, r0
 8007e70:	d119      	bne.n	8007ea6 <__cvt+0x92>
 8007e72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e74:	07db      	lsls	r3, r3, #31
 8007e76:	d50e      	bpl.n	8007e96 <__cvt+0x82>
 8007e78:	eb00 0906 	add.w	r9, r0, r6
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2300      	movs	r3, #0
 8007e80:	4620      	mov	r0, r4
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7f8 fd9a 	bl	80009bc <__aeabi_dcmpeq>
 8007e88:	b108      	cbz	r0, 8007e8e <__cvt+0x7a>
 8007e8a:	f8cd 901c 	str.w	r9, [sp, #28]
 8007e8e:	2230      	movs	r2, #48	@ 0x30
 8007e90:	9b07      	ldr	r3, [sp, #28]
 8007e92:	454b      	cmp	r3, r9
 8007e94:	d31e      	bcc.n	8007ed4 <__cvt+0xc0>
 8007e96:	4638      	mov	r0, r7
 8007e98:	9b07      	ldr	r3, [sp, #28]
 8007e9a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007e9c:	1bdb      	subs	r3, r3, r7
 8007e9e:	6013      	str	r3, [r2, #0]
 8007ea0:	b008      	add	sp, #32
 8007ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ea6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007eaa:	eb00 0906 	add.w	r9, r0, r6
 8007eae:	d1e5      	bne.n	8007e7c <__cvt+0x68>
 8007eb0:	7803      	ldrb	r3, [r0, #0]
 8007eb2:	2b30      	cmp	r3, #48	@ 0x30
 8007eb4:	d10a      	bne.n	8007ecc <__cvt+0xb8>
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	2300      	movs	r3, #0
 8007eba:	4620      	mov	r0, r4
 8007ebc:	4629      	mov	r1, r5
 8007ebe:	f7f8 fd7d 	bl	80009bc <__aeabi_dcmpeq>
 8007ec2:	b918      	cbnz	r0, 8007ecc <__cvt+0xb8>
 8007ec4:	f1c6 0601 	rsb	r6, r6, #1
 8007ec8:	f8ca 6000 	str.w	r6, [sl]
 8007ecc:	f8da 3000 	ldr.w	r3, [sl]
 8007ed0:	4499      	add	r9, r3
 8007ed2:	e7d3      	b.n	8007e7c <__cvt+0x68>
 8007ed4:	1c59      	adds	r1, r3, #1
 8007ed6:	9107      	str	r1, [sp, #28]
 8007ed8:	701a      	strb	r2, [r3, #0]
 8007eda:	e7d9      	b.n	8007e90 <__cvt+0x7c>

08007edc <__exponent>:
 8007edc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ede:	2900      	cmp	r1, #0
 8007ee0:	bfb6      	itet	lt
 8007ee2:	232d      	movlt	r3, #45	@ 0x2d
 8007ee4:	232b      	movge	r3, #43	@ 0x2b
 8007ee6:	4249      	neglt	r1, r1
 8007ee8:	2909      	cmp	r1, #9
 8007eea:	7002      	strb	r2, [r0, #0]
 8007eec:	7043      	strb	r3, [r0, #1]
 8007eee:	dd29      	ble.n	8007f44 <__exponent+0x68>
 8007ef0:	f10d 0307 	add.w	r3, sp, #7
 8007ef4:	461d      	mov	r5, r3
 8007ef6:	270a      	movs	r7, #10
 8007ef8:	fbb1 f6f7 	udiv	r6, r1, r7
 8007efc:	461a      	mov	r2, r3
 8007efe:	fb07 1416 	mls	r4, r7, r6, r1
 8007f02:	3430      	adds	r4, #48	@ 0x30
 8007f04:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007f08:	460c      	mov	r4, r1
 8007f0a:	2c63      	cmp	r4, #99	@ 0x63
 8007f0c:	4631      	mov	r1, r6
 8007f0e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007f12:	dcf1      	bgt.n	8007ef8 <__exponent+0x1c>
 8007f14:	3130      	adds	r1, #48	@ 0x30
 8007f16:	1e94      	subs	r4, r2, #2
 8007f18:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f1c:	4623      	mov	r3, r4
 8007f1e:	1c41      	adds	r1, r0, #1
 8007f20:	42ab      	cmp	r3, r5
 8007f22:	d30a      	bcc.n	8007f3a <__exponent+0x5e>
 8007f24:	f10d 0309 	add.w	r3, sp, #9
 8007f28:	1a9b      	subs	r3, r3, r2
 8007f2a:	42ac      	cmp	r4, r5
 8007f2c:	bf88      	it	hi
 8007f2e:	2300      	movhi	r3, #0
 8007f30:	3302      	adds	r3, #2
 8007f32:	4403      	add	r3, r0
 8007f34:	1a18      	subs	r0, r3, r0
 8007f36:	b003      	add	sp, #12
 8007f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f3a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007f3e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007f42:	e7ed      	b.n	8007f20 <__exponent+0x44>
 8007f44:	2330      	movs	r3, #48	@ 0x30
 8007f46:	3130      	adds	r1, #48	@ 0x30
 8007f48:	7083      	strb	r3, [r0, #2]
 8007f4a:	70c1      	strb	r1, [r0, #3]
 8007f4c:	1d03      	adds	r3, r0, #4
 8007f4e:	e7f1      	b.n	8007f34 <__exponent+0x58>

08007f50 <_printf_float>:
 8007f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f54:	b091      	sub	sp, #68	@ 0x44
 8007f56:	460c      	mov	r4, r1
 8007f58:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007f5c:	4616      	mov	r6, r2
 8007f5e:	461f      	mov	r7, r3
 8007f60:	4605      	mov	r5, r0
 8007f62:	f000 fd19 	bl	8008998 <_localeconv_r>
 8007f66:	6803      	ldr	r3, [r0, #0]
 8007f68:	4618      	mov	r0, r3
 8007f6a:	9308      	str	r3, [sp, #32]
 8007f6c:	f7f8 f8fa 	bl	8000164 <strlen>
 8007f70:	2300      	movs	r3, #0
 8007f72:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f74:	f8d8 3000 	ldr.w	r3, [r8]
 8007f78:	9009      	str	r0, [sp, #36]	@ 0x24
 8007f7a:	3307      	adds	r3, #7
 8007f7c:	f023 0307 	bic.w	r3, r3, #7
 8007f80:	f103 0208 	add.w	r2, r3, #8
 8007f84:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007f88:	f8d4 b000 	ldr.w	fp, [r4]
 8007f8c:	f8c8 2000 	str.w	r2, [r8]
 8007f90:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f94:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007f98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f9a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007f9e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fa2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007faa:	4b9c      	ldr	r3, [pc, #624]	@ (800821c <_printf_float+0x2cc>)
 8007fac:	f7f8 fd38 	bl	8000a20 <__aeabi_dcmpun>
 8007fb0:	bb70      	cbnz	r0, 8008010 <_printf_float+0xc0>
 8007fb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fb6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fba:	4b98      	ldr	r3, [pc, #608]	@ (800821c <_printf_float+0x2cc>)
 8007fbc:	f7f8 fd12 	bl	80009e4 <__aeabi_dcmple>
 8007fc0:	bb30      	cbnz	r0, 8008010 <_printf_float+0xc0>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	4649      	mov	r1, r9
 8007fca:	f7f8 fd01 	bl	80009d0 <__aeabi_dcmplt>
 8007fce:	b110      	cbz	r0, 8007fd6 <_printf_float+0x86>
 8007fd0:	232d      	movs	r3, #45	@ 0x2d
 8007fd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fd6:	4a92      	ldr	r2, [pc, #584]	@ (8008220 <_printf_float+0x2d0>)
 8007fd8:	4b92      	ldr	r3, [pc, #584]	@ (8008224 <_printf_float+0x2d4>)
 8007fda:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007fde:	bf8c      	ite	hi
 8007fe0:	4690      	movhi	r8, r2
 8007fe2:	4698      	movls	r8, r3
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	f04f 0900 	mov.w	r9, #0
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	f02b 0304 	bic.w	r3, fp, #4
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	4633      	mov	r3, r6
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	9700      	str	r7, [sp, #0]
 8007ffa:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007ffc:	f000 f9d4 	bl	80083a8 <_printf_common>
 8008000:	3001      	adds	r0, #1
 8008002:	f040 8090 	bne.w	8008126 <_printf_float+0x1d6>
 8008006:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800800a:	b011      	add	sp, #68	@ 0x44
 800800c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008010:	4642      	mov	r2, r8
 8008012:	464b      	mov	r3, r9
 8008014:	4640      	mov	r0, r8
 8008016:	4649      	mov	r1, r9
 8008018:	f7f8 fd02 	bl	8000a20 <__aeabi_dcmpun>
 800801c:	b148      	cbz	r0, 8008032 <_printf_float+0xe2>
 800801e:	464b      	mov	r3, r9
 8008020:	2b00      	cmp	r3, #0
 8008022:	bfb8      	it	lt
 8008024:	232d      	movlt	r3, #45	@ 0x2d
 8008026:	4a80      	ldr	r2, [pc, #512]	@ (8008228 <_printf_float+0x2d8>)
 8008028:	bfb8      	it	lt
 800802a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800802e:	4b7f      	ldr	r3, [pc, #508]	@ (800822c <_printf_float+0x2dc>)
 8008030:	e7d3      	b.n	8007fda <_printf_float+0x8a>
 8008032:	6863      	ldr	r3, [r4, #4]
 8008034:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8008038:	1c5a      	adds	r2, r3, #1
 800803a:	d13f      	bne.n	80080bc <_printf_float+0x16c>
 800803c:	2306      	movs	r3, #6
 800803e:	6063      	str	r3, [r4, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8008046:	6023      	str	r3, [r4, #0]
 8008048:	9206      	str	r2, [sp, #24]
 800804a:	aa0e      	add	r2, sp, #56	@ 0x38
 800804c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008050:	aa0d      	add	r2, sp, #52	@ 0x34
 8008052:	9203      	str	r2, [sp, #12]
 8008054:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8008058:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800805c:	6863      	ldr	r3, [r4, #4]
 800805e:	4642      	mov	r2, r8
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	4628      	mov	r0, r5
 8008064:	464b      	mov	r3, r9
 8008066:	910a      	str	r1, [sp, #40]	@ 0x28
 8008068:	f7ff fed4 	bl	8007e14 <__cvt>
 800806c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800806e:	4680      	mov	r8, r0
 8008070:	2947      	cmp	r1, #71	@ 0x47
 8008072:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008074:	d128      	bne.n	80080c8 <_printf_float+0x178>
 8008076:	1cc8      	adds	r0, r1, #3
 8008078:	db02      	blt.n	8008080 <_printf_float+0x130>
 800807a:	6863      	ldr	r3, [r4, #4]
 800807c:	4299      	cmp	r1, r3
 800807e:	dd40      	ble.n	8008102 <_printf_float+0x1b2>
 8008080:	f1aa 0a02 	sub.w	sl, sl, #2
 8008084:	fa5f fa8a 	uxtb.w	sl, sl
 8008088:	4652      	mov	r2, sl
 800808a:	3901      	subs	r1, #1
 800808c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008090:	910d      	str	r1, [sp, #52]	@ 0x34
 8008092:	f7ff ff23 	bl	8007edc <__exponent>
 8008096:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008098:	4681      	mov	r9, r0
 800809a:	1813      	adds	r3, r2, r0
 800809c:	2a01      	cmp	r2, #1
 800809e:	6123      	str	r3, [r4, #16]
 80080a0:	dc02      	bgt.n	80080a8 <_printf_float+0x158>
 80080a2:	6822      	ldr	r2, [r4, #0]
 80080a4:	07d2      	lsls	r2, r2, #31
 80080a6:	d501      	bpl.n	80080ac <_printf_float+0x15c>
 80080a8:	3301      	adds	r3, #1
 80080aa:	6123      	str	r3, [r4, #16]
 80080ac:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d09e      	beq.n	8007ff2 <_printf_float+0xa2>
 80080b4:	232d      	movs	r3, #45	@ 0x2d
 80080b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080ba:	e79a      	b.n	8007ff2 <_printf_float+0xa2>
 80080bc:	2947      	cmp	r1, #71	@ 0x47
 80080be:	d1bf      	bne.n	8008040 <_printf_float+0xf0>
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d1bd      	bne.n	8008040 <_printf_float+0xf0>
 80080c4:	2301      	movs	r3, #1
 80080c6:	e7ba      	b.n	800803e <_printf_float+0xee>
 80080c8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80080cc:	d9dc      	bls.n	8008088 <_printf_float+0x138>
 80080ce:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80080d2:	d118      	bne.n	8008106 <_printf_float+0x1b6>
 80080d4:	2900      	cmp	r1, #0
 80080d6:	6863      	ldr	r3, [r4, #4]
 80080d8:	dd0b      	ble.n	80080f2 <_printf_float+0x1a2>
 80080da:	6121      	str	r1, [r4, #16]
 80080dc:	b913      	cbnz	r3, 80080e4 <_printf_float+0x194>
 80080de:	6822      	ldr	r2, [r4, #0]
 80080e0:	07d0      	lsls	r0, r2, #31
 80080e2:	d502      	bpl.n	80080ea <_printf_float+0x19a>
 80080e4:	3301      	adds	r3, #1
 80080e6:	440b      	add	r3, r1
 80080e8:	6123      	str	r3, [r4, #16]
 80080ea:	f04f 0900 	mov.w	r9, #0
 80080ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 80080f0:	e7dc      	b.n	80080ac <_printf_float+0x15c>
 80080f2:	b913      	cbnz	r3, 80080fa <_printf_float+0x1aa>
 80080f4:	6822      	ldr	r2, [r4, #0]
 80080f6:	07d2      	lsls	r2, r2, #31
 80080f8:	d501      	bpl.n	80080fe <_printf_float+0x1ae>
 80080fa:	3302      	adds	r3, #2
 80080fc:	e7f4      	b.n	80080e8 <_printf_float+0x198>
 80080fe:	2301      	movs	r3, #1
 8008100:	e7f2      	b.n	80080e8 <_printf_float+0x198>
 8008102:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008108:	4299      	cmp	r1, r3
 800810a:	db05      	blt.n	8008118 <_printf_float+0x1c8>
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	6121      	str	r1, [r4, #16]
 8008110:	07d8      	lsls	r0, r3, #31
 8008112:	d5ea      	bpl.n	80080ea <_printf_float+0x19a>
 8008114:	1c4b      	adds	r3, r1, #1
 8008116:	e7e7      	b.n	80080e8 <_printf_float+0x198>
 8008118:	2900      	cmp	r1, #0
 800811a:	bfcc      	ite	gt
 800811c:	2201      	movgt	r2, #1
 800811e:	f1c1 0202 	rsble	r2, r1, #2
 8008122:	4413      	add	r3, r2
 8008124:	e7e0      	b.n	80080e8 <_printf_float+0x198>
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	055a      	lsls	r2, r3, #21
 800812a:	d407      	bmi.n	800813c <_printf_float+0x1ec>
 800812c:	6923      	ldr	r3, [r4, #16]
 800812e:	4642      	mov	r2, r8
 8008130:	4631      	mov	r1, r6
 8008132:	4628      	mov	r0, r5
 8008134:	47b8      	blx	r7
 8008136:	3001      	adds	r0, #1
 8008138:	d12b      	bne.n	8008192 <_printf_float+0x242>
 800813a:	e764      	b.n	8008006 <_printf_float+0xb6>
 800813c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008140:	f240 80dc 	bls.w	80082fc <_printf_float+0x3ac>
 8008144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008148:	2200      	movs	r2, #0
 800814a:	2300      	movs	r3, #0
 800814c:	f7f8 fc36 	bl	80009bc <__aeabi_dcmpeq>
 8008150:	2800      	cmp	r0, #0
 8008152:	d033      	beq.n	80081bc <_printf_float+0x26c>
 8008154:	2301      	movs	r3, #1
 8008156:	4631      	mov	r1, r6
 8008158:	4628      	mov	r0, r5
 800815a:	4a35      	ldr	r2, [pc, #212]	@ (8008230 <_printf_float+0x2e0>)
 800815c:	47b8      	blx	r7
 800815e:	3001      	adds	r0, #1
 8008160:	f43f af51 	beq.w	8008006 <_printf_float+0xb6>
 8008164:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8008168:	4543      	cmp	r3, r8
 800816a:	db02      	blt.n	8008172 <_printf_float+0x222>
 800816c:	6823      	ldr	r3, [r4, #0]
 800816e:	07d8      	lsls	r0, r3, #31
 8008170:	d50f      	bpl.n	8008192 <_printf_float+0x242>
 8008172:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008176:	4631      	mov	r1, r6
 8008178:	4628      	mov	r0, r5
 800817a:	47b8      	blx	r7
 800817c:	3001      	adds	r0, #1
 800817e:	f43f af42 	beq.w	8008006 <_printf_float+0xb6>
 8008182:	f04f 0900 	mov.w	r9, #0
 8008186:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800818a:	f104 0a1a 	add.w	sl, r4, #26
 800818e:	45c8      	cmp	r8, r9
 8008190:	dc09      	bgt.n	80081a6 <_printf_float+0x256>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	079b      	lsls	r3, r3, #30
 8008196:	f100 8102 	bmi.w	800839e <_printf_float+0x44e>
 800819a:	68e0      	ldr	r0, [r4, #12]
 800819c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800819e:	4298      	cmp	r0, r3
 80081a0:	bfb8      	it	lt
 80081a2:	4618      	movlt	r0, r3
 80081a4:	e731      	b.n	800800a <_printf_float+0xba>
 80081a6:	2301      	movs	r3, #1
 80081a8:	4652      	mov	r2, sl
 80081aa:	4631      	mov	r1, r6
 80081ac:	4628      	mov	r0, r5
 80081ae:	47b8      	blx	r7
 80081b0:	3001      	adds	r0, #1
 80081b2:	f43f af28 	beq.w	8008006 <_printf_float+0xb6>
 80081b6:	f109 0901 	add.w	r9, r9, #1
 80081ba:	e7e8      	b.n	800818e <_printf_float+0x23e>
 80081bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081be:	2b00      	cmp	r3, #0
 80081c0:	dc38      	bgt.n	8008234 <_printf_float+0x2e4>
 80081c2:	2301      	movs	r3, #1
 80081c4:	4631      	mov	r1, r6
 80081c6:	4628      	mov	r0, r5
 80081c8:	4a19      	ldr	r2, [pc, #100]	@ (8008230 <_printf_float+0x2e0>)
 80081ca:	47b8      	blx	r7
 80081cc:	3001      	adds	r0, #1
 80081ce:	f43f af1a 	beq.w	8008006 <_printf_float+0xb6>
 80081d2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80081d6:	ea59 0303 	orrs.w	r3, r9, r3
 80081da:	d102      	bne.n	80081e2 <_printf_float+0x292>
 80081dc:	6823      	ldr	r3, [r4, #0]
 80081de:	07d9      	lsls	r1, r3, #31
 80081e0:	d5d7      	bpl.n	8008192 <_printf_float+0x242>
 80081e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80081e6:	4631      	mov	r1, r6
 80081e8:	4628      	mov	r0, r5
 80081ea:	47b8      	blx	r7
 80081ec:	3001      	adds	r0, #1
 80081ee:	f43f af0a 	beq.w	8008006 <_printf_float+0xb6>
 80081f2:	f04f 0a00 	mov.w	sl, #0
 80081f6:	f104 0b1a 	add.w	fp, r4, #26
 80081fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081fc:	425b      	negs	r3, r3
 80081fe:	4553      	cmp	r3, sl
 8008200:	dc01      	bgt.n	8008206 <_printf_float+0x2b6>
 8008202:	464b      	mov	r3, r9
 8008204:	e793      	b.n	800812e <_printf_float+0x1de>
 8008206:	2301      	movs	r3, #1
 8008208:	465a      	mov	r2, fp
 800820a:	4631      	mov	r1, r6
 800820c:	4628      	mov	r0, r5
 800820e:	47b8      	blx	r7
 8008210:	3001      	adds	r0, #1
 8008212:	f43f aef8 	beq.w	8008006 <_printf_float+0xb6>
 8008216:	f10a 0a01 	add.w	sl, sl, #1
 800821a:	e7ee      	b.n	80081fa <_printf_float+0x2aa>
 800821c:	7fefffff 	.word	0x7fefffff
 8008220:	0800a8c2 	.word	0x0800a8c2
 8008224:	0800a8be 	.word	0x0800a8be
 8008228:	0800a8ca 	.word	0x0800a8ca
 800822c:	0800a8c6 	.word	0x0800a8c6
 8008230:	0800a878 	.word	0x0800a878
 8008234:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008236:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800823a:	4553      	cmp	r3, sl
 800823c:	bfa8      	it	ge
 800823e:	4653      	movge	r3, sl
 8008240:	2b00      	cmp	r3, #0
 8008242:	4699      	mov	r9, r3
 8008244:	dc36      	bgt.n	80082b4 <_printf_float+0x364>
 8008246:	f04f 0b00 	mov.w	fp, #0
 800824a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800824e:	f104 021a 	add.w	r2, r4, #26
 8008252:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008254:	930a      	str	r3, [sp, #40]	@ 0x28
 8008256:	eba3 0309 	sub.w	r3, r3, r9
 800825a:	455b      	cmp	r3, fp
 800825c:	dc31      	bgt.n	80082c2 <_printf_float+0x372>
 800825e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008260:	459a      	cmp	sl, r3
 8008262:	dc3a      	bgt.n	80082da <_printf_float+0x38a>
 8008264:	6823      	ldr	r3, [r4, #0]
 8008266:	07da      	lsls	r2, r3, #31
 8008268:	d437      	bmi.n	80082da <_printf_float+0x38a>
 800826a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800826c:	ebaa 0903 	sub.w	r9, sl, r3
 8008270:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008272:	ebaa 0303 	sub.w	r3, sl, r3
 8008276:	4599      	cmp	r9, r3
 8008278:	bfa8      	it	ge
 800827a:	4699      	movge	r9, r3
 800827c:	f1b9 0f00 	cmp.w	r9, #0
 8008280:	dc33      	bgt.n	80082ea <_printf_float+0x39a>
 8008282:	f04f 0800 	mov.w	r8, #0
 8008286:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800828a:	f104 0b1a 	add.w	fp, r4, #26
 800828e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008290:	ebaa 0303 	sub.w	r3, sl, r3
 8008294:	eba3 0309 	sub.w	r3, r3, r9
 8008298:	4543      	cmp	r3, r8
 800829a:	f77f af7a 	ble.w	8008192 <_printf_float+0x242>
 800829e:	2301      	movs	r3, #1
 80082a0:	465a      	mov	r2, fp
 80082a2:	4631      	mov	r1, r6
 80082a4:	4628      	mov	r0, r5
 80082a6:	47b8      	blx	r7
 80082a8:	3001      	adds	r0, #1
 80082aa:	f43f aeac 	beq.w	8008006 <_printf_float+0xb6>
 80082ae:	f108 0801 	add.w	r8, r8, #1
 80082b2:	e7ec      	b.n	800828e <_printf_float+0x33e>
 80082b4:	4642      	mov	r2, r8
 80082b6:	4631      	mov	r1, r6
 80082b8:	4628      	mov	r0, r5
 80082ba:	47b8      	blx	r7
 80082bc:	3001      	adds	r0, #1
 80082be:	d1c2      	bne.n	8008246 <_printf_float+0x2f6>
 80082c0:	e6a1      	b.n	8008006 <_printf_float+0xb6>
 80082c2:	2301      	movs	r3, #1
 80082c4:	4631      	mov	r1, r6
 80082c6:	4628      	mov	r0, r5
 80082c8:	920a      	str	r2, [sp, #40]	@ 0x28
 80082ca:	47b8      	blx	r7
 80082cc:	3001      	adds	r0, #1
 80082ce:	f43f ae9a 	beq.w	8008006 <_printf_float+0xb6>
 80082d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082d4:	f10b 0b01 	add.w	fp, fp, #1
 80082d8:	e7bb      	b.n	8008252 <_printf_float+0x302>
 80082da:	4631      	mov	r1, r6
 80082dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082e0:	4628      	mov	r0, r5
 80082e2:	47b8      	blx	r7
 80082e4:	3001      	adds	r0, #1
 80082e6:	d1c0      	bne.n	800826a <_printf_float+0x31a>
 80082e8:	e68d      	b.n	8008006 <_printf_float+0xb6>
 80082ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082ec:	464b      	mov	r3, r9
 80082ee:	4631      	mov	r1, r6
 80082f0:	4628      	mov	r0, r5
 80082f2:	4442      	add	r2, r8
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	d1c3      	bne.n	8008282 <_printf_float+0x332>
 80082fa:	e684      	b.n	8008006 <_printf_float+0xb6>
 80082fc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008300:	f1ba 0f01 	cmp.w	sl, #1
 8008304:	dc01      	bgt.n	800830a <_printf_float+0x3ba>
 8008306:	07db      	lsls	r3, r3, #31
 8008308:	d536      	bpl.n	8008378 <_printf_float+0x428>
 800830a:	2301      	movs	r3, #1
 800830c:	4642      	mov	r2, r8
 800830e:	4631      	mov	r1, r6
 8008310:	4628      	mov	r0, r5
 8008312:	47b8      	blx	r7
 8008314:	3001      	adds	r0, #1
 8008316:	f43f ae76 	beq.w	8008006 <_printf_float+0xb6>
 800831a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800831e:	4631      	mov	r1, r6
 8008320:	4628      	mov	r0, r5
 8008322:	47b8      	blx	r7
 8008324:	3001      	adds	r0, #1
 8008326:	f43f ae6e 	beq.w	8008006 <_printf_float+0xb6>
 800832a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800832e:	2200      	movs	r2, #0
 8008330:	2300      	movs	r3, #0
 8008332:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008336:	f7f8 fb41 	bl	80009bc <__aeabi_dcmpeq>
 800833a:	b9c0      	cbnz	r0, 800836e <_printf_float+0x41e>
 800833c:	4653      	mov	r3, sl
 800833e:	f108 0201 	add.w	r2, r8, #1
 8008342:	4631      	mov	r1, r6
 8008344:	4628      	mov	r0, r5
 8008346:	47b8      	blx	r7
 8008348:	3001      	adds	r0, #1
 800834a:	d10c      	bne.n	8008366 <_printf_float+0x416>
 800834c:	e65b      	b.n	8008006 <_printf_float+0xb6>
 800834e:	2301      	movs	r3, #1
 8008350:	465a      	mov	r2, fp
 8008352:	4631      	mov	r1, r6
 8008354:	4628      	mov	r0, r5
 8008356:	47b8      	blx	r7
 8008358:	3001      	adds	r0, #1
 800835a:	f43f ae54 	beq.w	8008006 <_printf_float+0xb6>
 800835e:	f108 0801 	add.w	r8, r8, #1
 8008362:	45d0      	cmp	r8, sl
 8008364:	dbf3      	blt.n	800834e <_printf_float+0x3fe>
 8008366:	464b      	mov	r3, r9
 8008368:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800836c:	e6e0      	b.n	8008130 <_printf_float+0x1e0>
 800836e:	f04f 0800 	mov.w	r8, #0
 8008372:	f104 0b1a 	add.w	fp, r4, #26
 8008376:	e7f4      	b.n	8008362 <_printf_float+0x412>
 8008378:	2301      	movs	r3, #1
 800837a:	4642      	mov	r2, r8
 800837c:	e7e1      	b.n	8008342 <_printf_float+0x3f2>
 800837e:	2301      	movs	r3, #1
 8008380:	464a      	mov	r2, r9
 8008382:	4631      	mov	r1, r6
 8008384:	4628      	mov	r0, r5
 8008386:	47b8      	blx	r7
 8008388:	3001      	adds	r0, #1
 800838a:	f43f ae3c 	beq.w	8008006 <_printf_float+0xb6>
 800838e:	f108 0801 	add.w	r8, r8, #1
 8008392:	68e3      	ldr	r3, [r4, #12]
 8008394:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008396:	1a5b      	subs	r3, r3, r1
 8008398:	4543      	cmp	r3, r8
 800839a:	dcf0      	bgt.n	800837e <_printf_float+0x42e>
 800839c:	e6fd      	b.n	800819a <_printf_float+0x24a>
 800839e:	f04f 0800 	mov.w	r8, #0
 80083a2:	f104 0919 	add.w	r9, r4, #25
 80083a6:	e7f4      	b.n	8008392 <_printf_float+0x442>

080083a8 <_printf_common>:
 80083a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ac:	4616      	mov	r6, r2
 80083ae:	4698      	mov	r8, r3
 80083b0:	688a      	ldr	r2, [r1, #8]
 80083b2:	690b      	ldr	r3, [r1, #16]
 80083b4:	4607      	mov	r7, r0
 80083b6:	4293      	cmp	r3, r2
 80083b8:	bfb8      	it	lt
 80083ba:	4613      	movlt	r3, r2
 80083bc:	6033      	str	r3, [r6, #0]
 80083be:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80083c2:	460c      	mov	r4, r1
 80083c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083c8:	b10a      	cbz	r2, 80083ce <_printf_common+0x26>
 80083ca:	3301      	adds	r3, #1
 80083cc:	6033      	str	r3, [r6, #0]
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	0699      	lsls	r1, r3, #26
 80083d2:	bf42      	ittt	mi
 80083d4:	6833      	ldrmi	r3, [r6, #0]
 80083d6:	3302      	addmi	r3, #2
 80083d8:	6033      	strmi	r3, [r6, #0]
 80083da:	6825      	ldr	r5, [r4, #0]
 80083dc:	f015 0506 	ands.w	r5, r5, #6
 80083e0:	d106      	bne.n	80083f0 <_printf_common+0x48>
 80083e2:	f104 0a19 	add.w	sl, r4, #25
 80083e6:	68e3      	ldr	r3, [r4, #12]
 80083e8:	6832      	ldr	r2, [r6, #0]
 80083ea:	1a9b      	subs	r3, r3, r2
 80083ec:	42ab      	cmp	r3, r5
 80083ee:	dc2b      	bgt.n	8008448 <_printf_common+0xa0>
 80083f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083f4:	6822      	ldr	r2, [r4, #0]
 80083f6:	3b00      	subs	r3, #0
 80083f8:	bf18      	it	ne
 80083fa:	2301      	movne	r3, #1
 80083fc:	0692      	lsls	r2, r2, #26
 80083fe:	d430      	bmi.n	8008462 <_printf_common+0xba>
 8008400:	4641      	mov	r1, r8
 8008402:	4638      	mov	r0, r7
 8008404:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008408:	47c8      	blx	r9
 800840a:	3001      	adds	r0, #1
 800840c:	d023      	beq.n	8008456 <_printf_common+0xae>
 800840e:	6823      	ldr	r3, [r4, #0]
 8008410:	6922      	ldr	r2, [r4, #16]
 8008412:	f003 0306 	and.w	r3, r3, #6
 8008416:	2b04      	cmp	r3, #4
 8008418:	bf14      	ite	ne
 800841a:	2500      	movne	r5, #0
 800841c:	6833      	ldreq	r3, [r6, #0]
 800841e:	f04f 0600 	mov.w	r6, #0
 8008422:	bf08      	it	eq
 8008424:	68e5      	ldreq	r5, [r4, #12]
 8008426:	f104 041a 	add.w	r4, r4, #26
 800842a:	bf08      	it	eq
 800842c:	1aed      	subeq	r5, r5, r3
 800842e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008432:	bf08      	it	eq
 8008434:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008438:	4293      	cmp	r3, r2
 800843a:	bfc4      	itt	gt
 800843c:	1a9b      	subgt	r3, r3, r2
 800843e:	18ed      	addgt	r5, r5, r3
 8008440:	42b5      	cmp	r5, r6
 8008442:	d11a      	bne.n	800847a <_printf_common+0xd2>
 8008444:	2000      	movs	r0, #0
 8008446:	e008      	b.n	800845a <_printf_common+0xb2>
 8008448:	2301      	movs	r3, #1
 800844a:	4652      	mov	r2, sl
 800844c:	4641      	mov	r1, r8
 800844e:	4638      	mov	r0, r7
 8008450:	47c8      	blx	r9
 8008452:	3001      	adds	r0, #1
 8008454:	d103      	bne.n	800845e <_printf_common+0xb6>
 8008456:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	3501      	adds	r5, #1
 8008460:	e7c1      	b.n	80083e6 <_printf_common+0x3e>
 8008462:	2030      	movs	r0, #48	@ 0x30
 8008464:	18e1      	adds	r1, r4, r3
 8008466:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800846a:	1c5a      	adds	r2, r3, #1
 800846c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008470:	4422      	add	r2, r4
 8008472:	3302      	adds	r3, #2
 8008474:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008478:	e7c2      	b.n	8008400 <_printf_common+0x58>
 800847a:	2301      	movs	r3, #1
 800847c:	4622      	mov	r2, r4
 800847e:	4641      	mov	r1, r8
 8008480:	4638      	mov	r0, r7
 8008482:	47c8      	blx	r9
 8008484:	3001      	adds	r0, #1
 8008486:	d0e6      	beq.n	8008456 <_printf_common+0xae>
 8008488:	3601      	adds	r6, #1
 800848a:	e7d9      	b.n	8008440 <_printf_common+0x98>

0800848c <_printf_i>:
 800848c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008490:	7e0f      	ldrb	r7, [r1, #24]
 8008492:	4691      	mov	r9, r2
 8008494:	2f78      	cmp	r7, #120	@ 0x78
 8008496:	4680      	mov	r8, r0
 8008498:	460c      	mov	r4, r1
 800849a:	469a      	mov	sl, r3
 800849c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800849e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084a2:	d807      	bhi.n	80084b4 <_printf_i+0x28>
 80084a4:	2f62      	cmp	r7, #98	@ 0x62
 80084a6:	d80a      	bhi.n	80084be <_printf_i+0x32>
 80084a8:	2f00      	cmp	r7, #0
 80084aa:	f000 80d1 	beq.w	8008650 <_printf_i+0x1c4>
 80084ae:	2f58      	cmp	r7, #88	@ 0x58
 80084b0:	f000 80b8 	beq.w	8008624 <_printf_i+0x198>
 80084b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084bc:	e03a      	b.n	8008534 <_printf_i+0xa8>
 80084be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084c2:	2b15      	cmp	r3, #21
 80084c4:	d8f6      	bhi.n	80084b4 <_printf_i+0x28>
 80084c6:	a101      	add	r1, pc, #4	@ (adr r1, 80084cc <_printf_i+0x40>)
 80084c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084cc:	08008525 	.word	0x08008525
 80084d0:	08008539 	.word	0x08008539
 80084d4:	080084b5 	.word	0x080084b5
 80084d8:	080084b5 	.word	0x080084b5
 80084dc:	080084b5 	.word	0x080084b5
 80084e0:	080084b5 	.word	0x080084b5
 80084e4:	08008539 	.word	0x08008539
 80084e8:	080084b5 	.word	0x080084b5
 80084ec:	080084b5 	.word	0x080084b5
 80084f0:	080084b5 	.word	0x080084b5
 80084f4:	080084b5 	.word	0x080084b5
 80084f8:	08008637 	.word	0x08008637
 80084fc:	08008563 	.word	0x08008563
 8008500:	080085f1 	.word	0x080085f1
 8008504:	080084b5 	.word	0x080084b5
 8008508:	080084b5 	.word	0x080084b5
 800850c:	08008659 	.word	0x08008659
 8008510:	080084b5 	.word	0x080084b5
 8008514:	08008563 	.word	0x08008563
 8008518:	080084b5 	.word	0x080084b5
 800851c:	080084b5 	.word	0x080084b5
 8008520:	080085f9 	.word	0x080085f9
 8008524:	6833      	ldr	r3, [r6, #0]
 8008526:	1d1a      	adds	r2, r3, #4
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6032      	str	r2, [r6, #0]
 800852c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008530:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008534:	2301      	movs	r3, #1
 8008536:	e09c      	b.n	8008672 <_printf_i+0x1e6>
 8008538:	6833      	ldr	r3, [r6, #0]
 800853a:	6820      	ldr	r0, [r4, #0]
 800853c:	1d19      	adds	r1, r3, #4
 800853e:	6031      	str	r1, [r6, #0]
 8008540:	0606      	lsls	r6, r0, #24
 8008542:	d501      	bpl.n	8008548 <_printf_i+0xbc>
 8008544:	681d      	ldr	r5, [r3, #0]
 8008546:	e003      	b.n	8008550 <_printf_i+0xc4>
 8008548:	0645      	lsls	r5, r0, #25
 800854a:	d5fb      	bpl.n	8008544 <_printf_i+0xb8>
 800854c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008550:	2d00      	cmp	r5, #0
 8008552:	da03      	bge.n	800855c <_printf_i+0xd0>
 8008554:	232d      	movs	r3, #45	@ 0x2d
 8008556:	426d      	negs	r5, r5
 8008558:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800855c:	230a      	movs	r3, #10
 800855e:	4858      	ldr	r0, [pc, #352]	@ (80086c0 <_printf_i+0x234>)
 8008560:	e011      	b.n	8008586 <_printf_i+0xfa>
 8008562:	6821      	ldr	r1, [r4, #0]
 8008564:	6833      	ldr	r3, [r6, #0]
 8008566:	0608      	lsls	r0, r1, #24
 8008568:	f853 5b04 	ldr.w	r5, [r3], #4
 800856c:	d402      	bmi.n	8008574 <_printf_i+0xe8>
 800856e:	0649      	lsls	r1, r1, #25
 8008570:	bf48      	it	mi
 8008572:	b2ad      	uxthmi	r5, r5
 8008574:	2f6f      	cmp	r7, #111	@ 0x6f
 8008576:	6033      	str	r3, [r6, #0]
 8008578:	bf14      	ite	ne
 800857a:	230a      	movne	r3, #10
 800857c:	2308      	moveq	r3, #8
 800857e:	4850      	ldr	r0, [pc, #320]	@ (80086c0 <_printf_i+0x234>)
 8008580:	2100      	movs	r1, #0
 8008582:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008586:	6866      	ldr	r6, [r4, #4]
 8008588:	2e00      	cmp	r6, #0
 800858a:	60a6      	str	r6, [r4, #8]
 800858c:	db05      	blt.n	800859a <_printf_i+0x10e>
 800858e:	6821      	ldr	r1, [r4, #0]
 8008590:	432e      	orrs	r6, r5
 8008592:	f021 0104 	bic.w	r1, r1, #4
 8008596:	6021      	str	r1, [r4, #0]
 8008598:	d04b      	beq.n	8008632 <_printf_i+0x1a6>
 800859a:	4616      	mov	r6, r2
 800859c:	fbb5 f1f3 	udiv	r1, r5, r3
 80085a0:	fb03 5711 	mls	r7, r3, r1, r5
 80085a4:	5dc7      	ldrb	r7, [r0, r7]
 80085a6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085aa:	462f      	mov	r7, r5
 80085ac:	42bb      	cmp	r3, r7
 80085ae:	460d      	mov	r5, r1
 80085b0:	d9f4      	bls.n	800859c <_printf_i+0x110>
 80085b2:	2b08      	cmp	r3, #8
 80085b4:	d10b      	bne.n	80085ce <_printf_i+0x142>
 80085b6:	6823      	ldr	r3, [r4, #0]
 80085b8:	07df      	lsls	r7, r3, #31
 80085ba:	d508      	bpl.n	80085ce <_printf_i+0x142>
 80085bc:	6923      	ldr	r3, [r4, #16]
 80085be:	6861      	ldr	r1, [r4, #4]
 80085c0:	4299      	cmp	r1, r3
 80085c2:	bfde      	ittt	le
 80085c4:	2330      	movle	r3, #48	@ 0x30
 80085c6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085ca:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80085ce:	1b92      	subs	r2, r2, r6
 80085d0:	6122      	str	r2, [r4, #16]
 80085d2:	464b      	mov	r3, r9
 80085d4:	4621      	mov	r1, r4
 80085d6:	4640      	mov	r0, r8
 80085d8:	f8cd a000 	str.w	sl, [sp]
 80085dc:	aa03      	add	r2, sp, #12
 80085de:	f7ff fee3 	bl	80083a8 <_printf_common>
 80085e2:	3001      	adds	r0, #1
 80085e4:	d14a      	bne.n	800867c <_printf_i+0x1f0>
 80085e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085ea:	b004      	add	sp, #16
 80085ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085f0:	6823      	ldr	r3, [r4, #0]
 80085f2:	f043 0320 	orr.w	r3, r3, #32
 80085f6:	6023      	str	r3, [r4, #0]
 80085f8:	2778      	movs	r7, #120	@ 0x78
 80085fa:	4832      	ldr	r0, [pc, #200]	@ (80086c4 <_printf_i+0x238>)
 80085fc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008600:	6823      	ldr	r3, [r4, #0]
 8008602:	6831      	ldr	r1, [r6, #0]
 8008604:	061f      	lsls	r7, r3, #24
 8008606:	f851 5b04 	ldr.w	r5, [r1], #4
 800860a:	d402      	bmi.n	8008612 <_printf_i+0x186>
 800860c:	065f      	lsls	r7, r3, #25
 800860e:	bf48      	it	mi
 8008610:	b2ad      	uxthmi	r5, r5
 8008612:	6031      	str	r1, [r6, #0]
 8008614:	07d9      	lsls	r1, r3, #31
 8008616:	bf44      	itt	mi
 8008618:	f043 0320 	orrmi.w	r3, r3, #32
 800861c:	6023      	strmi	r3, [r4, #0]
 800861e:	b11d      	cbz	r5, 8008628 <_printf_i+0x19c>
 8008620:	2310      	movs	r3, #16
 8008622:	e7ad      	b.n	8008580 <_printf_i+0xf4>
 8008624:	4826      	ldr	r0, [pc, #152]	@ (80086c0 <_printf_i+0x234>)
 8008626:	e7e9      	b.n	80085fc <_printf_i+0x170>
 8008628:	6823      	ldr	r3, [r4, #0]
 800862a:	f023 0320 	bic.w	r3, r3, #32
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	e7f6      	b.n	8008620 <_printf_i+0x194>
 8008632:	4616      	mov	r6, r2
 8008634:	e7bd      	b.n	80085b2 <_printf_i+0x126>
 8008636:	6833      	ldr	r3, [r6, #0]
 8008638:	6825      	ldr	r5, [r4, #0]
 800863a:	1d18      	adds	r0, r3, #4
 800863c:	6961      	ldr	r1, [r4, #20]
 800863e:	6030      	str	r0, [r6, #0]
 8008640:	062e      	lsls	r6, r5, #24
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	d501      	bpl.n	800864a <_printf_i+0x1be>
 8008646:	6019      	str	r1, [r3, #0]
 8008648:	e002      	b.n	8008650 <_printf_i+0x1c4>
 800864a:	0668      	lsls	r0, r5, #25
 800864c:	d5fb      	bpl.n	8008646 <_printf_i+0x1ba>
 800864e:	8019      	strh	r1, [r3, #0]
 8008650:	2300      	movs	r3, #0
 8008652:	4616      	mov	r6, r2
 8008654:	6123      	str	r3, [r4, #16]
 8008656:	e7bc      	b.n	80085d2 <_printf_i+0x146>
 8008658:	6833      	ldr	r3, [r6, #0]
 800865a:	2100      	movs	r1, #0
 800865c:	1d1a      	adds	r2, r3, #4
 800865e:	6032      	str	r2, [r6, #0]
 8008660:	681e      	ldr	r6, [r3, #0]
 8008662:	6862      	ldr	r2, [r4, #4]
 8008664:	4630      	mov	r0, r6
 8008666:	f000 f9a3 	bl	80089b0 <memchr>
 800866a:	b108      	cbz	r0, 8008670 <_printf_i+0x1e4>
 800866c:	1b80      	subs	r0, r0, r6
 800866e:	6060      	str	r0, [r4, #4]
 8008670:	6863      	ldr	r3, [r4, #4]
 8008672:	6123      	str	r3, [r4, #16]
 8008674:	2300      	movs	r3, #0
 8008676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800867a:	e7aa      	b.n	80085d2 <_printf_i+0x146>
 800867c:	4632      	mov	r2, r6
 800867e:	4649      	mov	r1, r9
 8008680:	4640      	mov	r0, r8
 8008682:	6923      	ldr	r3, [r4, #16]
 8008684:	47d0      	blx	sl
 8008686:	3001      	adds	r0, #1
 8008688:	d0ad      	beq.n	80085e6 <_printf_i+0x15a>
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	079b      	lsls	r3, r3, #30
 800868e:	d413      	bmi.n	80086b8 <_printf_i+0x22c>
 8008690:	68e0      	ldr	r0, [r4, #12]
 8008692:	9b03      	ldr	r3, [sp, #12]
 8008694:	4298      	cmp	r0, r3
 8008696:	bfb8      	it	lt
 8008698:	4618      	movlt	r0, r3
 800869a:	e7a6      	b.n	80085ea <_printf_i+0x15e>
 800869c:	2301      	movs	r3, #1
 800869e:	4632      	mov	r2, r6
 80086a0:	4649      	mov	r1, r9
 80086a2:	4640      	mov	r0, r8
 80086a4:	47d0      	blx	sl
 80086a6:	3001      	adds	r0, #1
 80086a8:	d09d      	beq.n	80085e6 <_printf_i+0x15a>
 80086aa:	3501      	adds	r5, #1
 80086ac:	68e3      	ldr	r3, [r4, #12]
 80086ae:	9903      	ldr	r1, [sp, #12]
 80086b0:	1a5b      	subs	r3, r3, r1
 80086b2:	42ab      	cmp	r3, r5
 80086b4:	dcf2      	bgt.n	800869c <_printf_i+0x210>
 80086b6:	e7eb      	b.n	8008690 <_printf_i+0x204>
 80086b8:	2500      	movs	r5, #0
 80086ba:	f104 0619 	add.w	r6, r4, #25
 80086be:	e7f5      	b.n	80086ac <_printf_i+0x220>
 80086c0:	0800a8ce 	.word	0x0800a8ce
 80086c4:	0800a8df 	.word	0x0800a8df

080086c8 <std>:
 80086c8:	2300      	movs	r3, #0
 80086ca:	b510      	push	{r4, lr}
 80086cc:	4604      	mov	r4, r0
 80086ce:	e9c0 3300 	strd	r3, r3, [r0]
 80086d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086d6:	6083      	str	r3, [r0, #8]
 80086d8:	8181      	strh	r1, [r0, #12]
 80086da:	6643      	str	r3, [r0, #100]	@ 0x64
 80086dc:	81c2      	strh	r2, [r0, #14]
 80086de:	6183      	str	r3, [r0, #24]
 80086e0:	4619      	mov	r1, r3
 80086e2:	2208      	movs	r2, #8
 80086e4:	305c      	adds	r0, #92	@ 0x5c
 80086e6:	f000 f921 	bl	800892c <memset>
 80086ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008720 <std+0x58>)
 80086ec:	6224      	str	r4, [r4, #32]
 80086ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80086f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008724 <std+0x5c>)
 80086f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008728 <std+0x60>)
 80086f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086f8:	4b0c      	ldr	r3, [pc, #48]	@ (800872c <std+0x64>)
 80086fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80086fc:	4b0c      	ldr	r3, [pc, #48]	@ (8008730 <std+0x68>)
 80086fe:	429c      	cmp	r4, r3
 8008700:	d006      	beq.n	8008710 <std+0x48>
 8008702:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008706:	4294      	cmp	r4, r2
 8008708:	d002      	beq.n	8008710 <std+0x48>
 800870a:	33d0      	adds	r3, #208	@ 0xd0
 800870c:	429c      	cmp	r4, r3
 800870e:	d105      	bne.n	800871c <std+0x54>
 8008710:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008718:	f000 b93a 	b.w	8008990 <__retarget_lock_init_recursive>
 800871c:	bd10      	pop	{r4, pc}
 800871e:	bf00      	nop
 8008720:	0800a2b9 	.word	0x0800a2b9
 8008724:	0800a2db 	.word	0x0800a2db
 8008728:	0800a313 	.word	0x0800a313
 800872c:	0800a337 	.word	0x0800a337
 8008730:	20000644 	.word	0x20000644

08008734 <stdio_exit_handler>:
 8008734:	4a02      	ldr	r2, [pc, #8]	@ (8008740 <stdio_exit_handler+0xc>)
 8008736:	4903      	ldr	r1, [pc, #12]	@ (8008744 <stdio_exit_handler+0x10>)
 8008738:	4803      	ldr	r0, [pc, #12]	@ (8008748 <stdio_exit_handler+0x14>)
 800873a:	f000 b869 	b.w	8008810 <_fwalk_sglue>
 800873e:	bf00      	nop
 8008740:	20000014 	.word	0x20000014
 8008744:	08009b5d 	.word	0x08009b5d
 8008748:	20000024 	.word	0x20000024

0800874c <cleanup_stdio>:
 800874c:	6841      	ldr	r1, [r0, #4]
 800874e:	4b0c      	ldr	r3, [pc, #48]	@ (8008780 <cleanup_stdio+0x34>)
 8008750:	b510      	push	{r4, lr}
 8008752:	4299      	cmp	r1, r3
 8008754:	4604      	mov	r4, r0
 8008756:	d001      	beq.n	800875c <cleanup_stdio+0x10>
 8008758:	f001 fa00 	bl	8009b5c <_fflush_r>
 800875c:	68a1      	ldr	r1, [r4, #8]
 800875e:	4b09      	ldr	r3, [pc, #36]	@ (8008784 <cleanup_stdio+0x38>)
 8008760:	4299      	cmp	r1, r3
 8008762:	d002      	beq.n	800876a <cleanup_stdio+0x1e>
 8008764:	4620      	mov	r0, r4
 8008766:	f001 f9f9 	bl	8009b5c <_fflush_r>
 800876a:	68e1      	ldr	r1, [r4, #12]
 800876c:	4b06      	ldr	r3, [pc, #24]	@ (8008788 <cleanup_stdio+0x3c>)
 800876e:	4299      	cmp	r1, r3
 8008770:	d004      	beq.n	800877c <cleanup_stdio+0x30>
 8008772:	4620      	mov	r0, r4
 8008774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008778:	f001 b9f0 	b.w	8009b5c <_fflush_r>
 800877c:	bd10      	pop	{r4, pc}
 800877e:	bf00      	nop
 8008780:	20000644 	.word	0x20000644
 8008784:	200006ac 	.word	0x200006ac
 8008788:	20000714 	.word	0x20000714

0800878c <global_stdio_init.part.0>:
 800878c:	b510      	push	{r4, lr}
 800878e:	4b0b      	ldr	r3, [pc, #44]	@ (80087bc <global_stdio_init.part.0+0x30>)
 8008790:	4c0b      	ldr	r4, [pc, #44]	@ (80087c0 <global_stdio_init.part.0+0x34>)
 8008792:	4a0c      	ldr	r2, [pc, #48]	@ (80087c4 <global_stdio_init.part.0+0x38>)
 8008794:	4620      	mov	r0, r4
 8008796:	601a      	str	r2, [r3, #0]
 8008798:	2104      	movs	r1, #4
 800879a:	2200      	movs	r2, #0
 800879c:	f7ff ff94 	bl	80086c8 <std>
 80087a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80087a4:	2201      	movs	r2, #1
 80087a6:	2109      	movs	r1, #9
 80087a8:	f7ff ff8e 	bl	80086c8 <std>
 80087ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80087b0:	2202      	movs	r2, #2
 80087b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087b6:	2112      	movs	r1, #18
 80087b8:	f7ff bf86 	b.w	80086c8 <std>
 80087bc:	2000077c 	.word	0x2000077c
 80087c0:	20000644 	.word	0x20000644
 80087c4:	08008735 	.word	0x08008735

080087c8 <__sfp_lock_acquire>:
 80087c8:	4801      	ldr	r0, [pc, #4]	@ (80087d0 <__sfp_lock_acquire+0x8>)
 80087ca:	f000 b8e2 	b.w	8008992 <__retarget_lock_acquire_recursive>
 80087ce:	bf00      	nop
 80087d0:	20000781 	.word	0x20000781

080087d4 <__sfp_lock_release>:
 80087d4:	4801      	ldr	r0, [pc, #4]	@ (80087dc <__sfp_lock_release+0x8>)
 80087d6:	f000 b8dd 	b.w	8008994 <__retarget_lock_release_recursive>
 80087da:	bf00      	nop
 80087dc:	20000781 	.word	0x20000781

080087e0 <__sinit>:
 80087e0:	b510      	push	{r4, lr}
 80087e2:	4604      	mov	r4, r0
 80087e4:	f7ff fff0 	bl	80087c8 <__sfp_lock_acquire>
 80087e8:	6a23      	ldr	r3, [r4, #32]
 80087ea:	b11b      	cbz	r3, 80087f4 <__sinit+0x14>
 80087ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f0:	f7ff bff0 	b.w	80087d4 <__sfp_lock_release>
 80087f4:	4b04      	ldr	r3, [pc, #16]	@ (8008808 <__sinit+0x28>)
 80087f6:	6223      	str	r3, [r4, #32]
 80087f8:	4b04      	ldr	r3, [pc, #16]	@ (800880c <__sinit+0x2c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d1f5      	bne.n	80087ec <__sinit+0xc>
 8008800:	f7ff ffc4 	bl	800878c <global_stdio_init.part.0>
 8008804:	e7f2      	b.n	80087ec <__sinit+0xc>
 8008806:	bf00      	nop
 8008808:	0800874d 	.word	0x0800874d
 800880c:	2000077c 	.word	0x2000077c

08008810 <_fwalk_sglue>:
 8008810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008814:	4607      	mov	r7, r0
 8008816:	4688      	mov	r8, r1
 8008818:	4614      	mov	r4, r2
 800881a:	2600      	movs	r6, #0
 800881c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008820:	f1b9 0901 	subs.w	r9, r9, #1
 8008824:	d505      	bpl.n	8008832 <_fwalk_sglue+0x22>
 8008826:	6824      	ldr	r4, [r4, #0]
 8008828:	2c00      	cmp	r4, #0
 800882a:	d1f7      	bne.n	800881c <_fwalk_sglue+0xc>
 800882c:	4630      	mov	r0, r6
 800882e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008832:	89ab      	ldrh	r3, [r5, #12]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d907      	bls.n	8008848 <_fwalk_sglue+0x38>
 8008838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800883c:	3301      	adds	r3, #1
 800883e:	d003      	beq.n	8008848 <_fwalk_sglue+0x38>
 8008840:	4629      	mov	r1, r5
 8008842:	4638      	mov	r0, r7
 8008844:	47c0      	blx	r8
 8008846:	4306      	orrs	r6, r0
 8008848:	3568      	adds	r5, #104	@ 0x68
 800884a:	e7e9      	b.n	8008820 <_fwalk_sglue+0x10>

0800884c <iprintf>:
 800884c:	b40f      	push	{r0, r1, r2, r3}
 800884e:	b507      	push	{r0, r1, r2, lr}
 8008850:	4906      	ldr	r1, [pc, #24]	@ (800886c <iprintf+0x20>)
 8008852:	ab04      	add	r3, sp, #16
 8008854:	6808      	ldr	r0, [r1, #0]
 8008856:	f853 2b04 	ldr.w	r2, [r3], #4
 800885a:	6881      	ldr	r1, [r0, #8]
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	f000 ff3b 	bl	80096d8 <_vfiprintf_r>
 8008862:	b003      	add	sp, #12
 8008864:	f85d eb04 	ldr.w	lr, [sp], #4
 8008868:	b004      	add	sp, #16
 800886a:	4770      	bx	lr
 800886c:	20000020 	.word	0x20000020

08008870 <_puts_r>:
 8008870:	6a03      	ldr	r3, [r0, #32]
 8008872:	b570      	push	{r4, r5, r6, lr}
 8008874:	4605      	mov	r5, r0
 8008876:	460e      	mov	r6, r1
 8008878:	6884      	ldr	r4, [r0, #8]
 800887a:	b90b      	cbnz	r3, 8008880 <_puts_r+0x10>
 800887c:	f7ff ffb0 	bl	80087e0 <__sinit>
 8008880:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008882:	07db      	lsls	r3, r3, #31
 8008884:	d405      	bmi.n	8008892 <_puts_r+0x22>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	0598      	lsls	r0, r3, #22
 800888a:	d402      	bmi.n	8008892 <_puts_r+0x22>
 800888c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800888e:	f000 f880 	bl	8008992 <__retarget_lock_acquire_recursive>
 8008892:	89a3      	ldrh	r3, [r4, #12]
 8008894:	0719      	lsls	r1, r3, #28
 8008896:	d502      	bpl.n	800889e <_puts_r+0x2e>
 8008898:	6923      	ldr	r3, [r4, #16]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d135      	bne.n	800890a <_puts_r+0x9a>
 800889e:	4621      	mov	r1, r4
 80088a0:	4628      	mov	r0, r5
 80088a2:	f001 fd8b 	bl	800a3bc <__swsetup_r>
 80088a6:	b380      	cbz	r0, 800890a <_puts_r+0x9a>
 80088a8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80088ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088ae:	07da      	lsls	r2, r3, #31
 80088b0:	d405      	bmi.n	80088be <_puts_r+0x4e>
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	059b      	lsls	r3, r3, #22
 80088b6:	d402      	bmi.n	80088be <_puts_r+0x4e>
 80088b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ba:	f000 f86b 	bl	8008994 <__retarget_lock_release_recursive>
 80088be:	4628      	mov	r0, r5
 80088c0:	bd70      	pop	{r4, r5, r6, pc}
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	da04      	bge.n	80088d0 <_puts_r+0x60>
 80088c6:	69a2      	ldr	r2, [r4, #24]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	dc17      	bgt.n	80088fc <_puts_r+0x8c>
 80088cc:	290a      	cmp	r1, #10
 80088ce:	d015      	beq.n	80088fc <_puts_r+0x8c>
 80088d0:	6823      	ldr	r3, [r4, #0]
 80088d2:	1c5a      	adds	r2, r3, #1
 80088d4:	6022      	str	r2, [r4, #0]
 80088d6:	7019      	strb	r1, [r3, #0]
 80088d8:	68a3      	ldr	r3, [r4, #8]
 80088da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80088de:	3b01      	subs	r3, #1
 80088e0:	60a3      	str	r3, [r4, #8]
 80088e2:	2900      	cmp	r1, #0
 80088e4:	d1ed      	bne.n	80088c2 <_puts_r+0x52>
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	da11      	bge.n	800890e <_puts_r+0x9e>
 80088ea:	4622      	mov	r2, r4
 80088ec:	210a      	movs	r1, #10
 80088ee:	4628      	mov	r0, r5
 80088f0:	f001 fd25 	bl	800a33e <__swbuf_r>
 80088f4:	3001      	adds	r0, #1
 80088f6:	d0d7      	beq.n	80088a8 <_puts_r+0x38>
 80088f8:	250a      	movs	r5, #10
 80088fa:	e7d7      	b.n	80088ac <_puts_r+0x3c>
 80088fc:	4622      	mov	r2, r4
 80088fe:	4628      	mov	r0, r5
 8008900:	f001 fd1d 	bl	800a33e <__swbuf_r>
 8008904:	3001      	adds	r0, #1
 8008906:	d1e7      	bne.n	80088d8 <_puts_r+0x68>
 8008908:	e7ce      	b.n	80088a8 <_puts_r+0x38>
 800890a:	3e01      	subs	r6, #1
 800890c:	e7e4      	b.n	80088d8 <_puts_r+0x68>
 800890e:	6823      	ldr	r3, [r4, #0]
 8008910:	1c5a      	adds	r2, r3, #1
 8008912:	6022      	str	r2, [r4, #0]
 8008914:	220a      	movs	r2, #10
 8008916:	701a      	strb	r2, [r3, #0]
 8008918:	e7ee      	b.n	80088f8 <_puts_r+0x88>
	...

0800891c <puts>:
 800891c:	4b02      	ldr	r3, [pc, #8]	@ (8008928 <puts+0xc>)
 800891e:	4601      	mov	r1, r0
 8008920:	6818      	ldr	r0, [r3, #0]
 8008922:	f7ff bfa5 	b.w	8008870 <_puts_r>
 8008926:	bf00      	nop
 8008928:	20000020 	.word	0x20000020

0800892c <memset>:
 800892c:	4603      	mov	r3, r0
 800892e:	4402      	add	r2, r0
 8008930:	4293      	cmp	r3, r2
 8008932:	d100      	bne.n	8008936 <memset+0xa>
 8008934:	4770      	bx	lr
 8008936:	f803 1b01 	strb.w	r1, [r3], #1
 800893a:	e7f9      	b.n	8008930 <memset+0x4>

0800893c <__errno>:
 800893c:	4b01      	ldr	r3, [pc, #4]	@ (8008944 <__errno+0x8>)
 800893e:	6818      	ldr	r0, [r3, #0]
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	20000020 	.word	0x20000020

08008948 <__libc_init_array>:
 8008948:	b570      	push	{r4, r5, r6, lr}
 800894a:	2600      	movs	r6, #0
 800894c:	4d0c      	ldr	r5, [pc, #48]	@ (8008980 <__libc_init_array+0x38>)
 800894e:	4c0d      	ldr	r4, [pc, #52]	@ (8008984 <__libc_init_array+0x3c>)
 8008950:	1b64      	subs	r4, r4, r5
 8008952:	10a4      	asrs	r4, r4, #2
 8008954:	42a6      	cmp	r6, r4
 8008956:	d109      	bne.n	800896c <__libc_init_array+0x24>
 8008958:	f001 ff64 	bl	800a824 <_init>
 800895c:	2600      	movs	r6, #0
 800895e:	4d0a      	ldr	r5, [pc, #40]	@ (8008988 <__libc_init_array+0x40>)
 8008960:	4c0a      	ldr	r4, [pc, #40]	@ (800898c <__libc_init_array+0x44>)
 8008962:	1b64      	subs	r4, r4, r5
 8008964:	10a4      	asrs	r4, r4, #2
 8008966:	42a6      	cmp	r6, r4
 8008968:	d105      	bne.n	8008976 <__libc_init_array+0x2e>
 800896a:	bd70      	pop	{r4, r5, r6, pc}
 800896c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008970:	4798      	blx	r3
 8008972:	3601      	adds	r6, #1
 8008974:	e7ee      	b.n	8008954 <__libc_init_array+0xc>
 8008976:	f855 3b04 	ldr.w	r3, [r5], #4
 800897a:	4798      	blx	r3
 800897c:	3601      	adds	r6, #1
 800897e:	e7f2      	b.n	8008966 <__libc_init_array+0x1e>
 8008980:	0800ac64 	.word	0x0800ac64
 8008984:	0800ac64 	.word	0x0800ac64
 8008988:	0800ac64 	.word	0x0800ac64
 800898c:	0800ac68 	.word	0x0800ac68

08008990 <__retarget_lock_init_recursive>:
 8008990:	4770      	bx	lr

08008992 <__retarget_lock_acquire_recursive>:
 8008992:	4770      	bx	lr

08008994 <__retarget_lock_release_recursive>:
 8008994:	4770      	bx	lr
	...

08008998 <_localeconv_r>:
 8008998:	4800      	ldr	r0, [pc, #0]	@ (800899c <_localeconv_r+0x4>)
 800899a:	4770      	bx	lr
 800899c:	20000160 	.word	0x20000160

080089a0 <strcpy>:
 80089a0:	4603      	mov	r3, r0
 80089a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80089a6:	f803 2b01 	strb.w	r2, [r3], #1
 80089aa:	2a00      	cmp	r2, #0
 80089ac:	d1f9      	bne.n	80089a2 <strcpy+0x2>
 80089ae:	4770      	bx	lr

080089b0 <memchr>:
 80089b0:	4603      	mov	r3, r0
 80089b2:	b510      	push	{r4, lr}
 80089b4:	b2c9      	uxtb	r1, r1
 80089b6:	4402      	add	r2, r0
 80089b8:	4293      	cmp	r3, r2
 80089ba:	4618      	mov	r0, r3
 80089bc:	d101      	bne.n	80089c2 <memchr+0x12>
 80089be:	2000      	movs	r0, #0
 80089c0:	e003      	b.n	80089ca <memchr+0x1a>
 80089c2:	7804      	ldrb	r4, [r0, #0]
 80089c4:	3301      	adds	r3, #1
 80089c6:	428c      	cmp	r4, r1
 80089c8:	d1f6      	bne.n	80089b8 <memchr+0x8>
 80089ca:	bd10      	pop	{r4, pc}

080089cc <quorem>:
 80089cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d0:	6903      	ldr	r3, [r0, #16]
 80089d2:	690c      	ldr	r4, [r1, #16]
 80089d4:	4607      	mov	r7, r0
 80089d6:	42a3      	cmp	r3, r4
 80089d8:	db7e      	blt.n	8008ad8 <quorem+0x10c>
 80089da:	3c01      	subs	r4, #1
 80089dc:	00a3      	lsls	r3, r4, #2
 80089de:	f100 0514 	add.w	r5, r0, #20
 80089e2:	f101 0814 	add.w	r8, r1, #20
 80089e6:	9300      	str	r3, [sp, #0]
 80089e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089ec:	9301      	str	r3, [sp, #4]
 80089ee:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80089f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089f6:	3301      	adds	r3, #1
 80089f8:	429a      	cmp	r2, r3
 80089fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80089fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a02:	d32e      	bcc.n	8008a62 <quorem+0x96>
 8008a04:	f04f 0a00 	mov.w	sl, #0
 8008a08:	46c4      	mov	ip, r8
 8008a0a:	46ae      	mov	lr, r5
 8008a0c:	46d3      	mov	fp, sl
 8008a0e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a12:	b298      	uxth	r0, r3
 8008a14:	fb06 a000 	mla	r0, r6, r0, sl
 8008a18:	0c1b      	lsrs	r3, r3, #16
 8008a1a:	0c02      	lsrs	r2, r0, #16
 8008a1c:	fb06 2303 	mla	r3, r6, r3, r2
 8008a20:	f8de 2000 	ldr.w	r2, [lr]
 8008a24:	b280      	uxth	r0, r0
 8008a26:	b292      	uxth	r2, r2
 8008a28:	1a12      	subs	r2, r2, r0
 8008a2a:	445a      	add	r2, fp
 8008a2c:	f8de 0000 	ldr.w	r0, [lr]
 8008a30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008a3a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008a3e:	b292      	uxth	r2, r2
 8008a40:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008a44:	45e1      	cmp	r9, ip
 8008a46:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008a4a:	f84e 2b04 	str.w	r2, [lr], #4
 8008a4e:	d2de      	bcs.n	8008a0e <quorem+0x42>
 8008a50:	9b00      	ldr	r3, [sp, #0]
 8008a52:	58eb      	ldr	r3, [r5, r3]
 8008a54:	b92b      	cbnz	r3, 8008a62 <quorem+0x96>
 8008a56:	9b01      	ldr	r3, [sp, #4]
 8008a58:	3b04      	subs	r3, #4
 8008a5a:	429d      	cmp	r5, r3
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	d32f      	bcc.n	8008ac0 <quorem+0xf4>
 8008a60:	613c      	str	r4, [r7, #16]
 8008a62:	4638      	mov	r0, r7
 8008a64:	f001 fb20 	bl	800a0a8 <__mcmp>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	db25      	blt.n	8008ab8 <quorem+0xec>
 8008a6c:	4629      	mov	r1, r5
 8008a6e:	2000      	movs	r0, #0
 8008a70:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a74:	f8d1 c000 	ldr.w	ip, [r1]
 8008a78:	fa1f fe82 	uxth.w	lr, r2
 8008a7c:	fa1f f38c 	uxth.w	r3, ip
 8008a80:	eba3 030e 	sub.w	r3, r3, lr
 8008a84:	4403      	add	r3, r0
 8008a86:	0c12      	lsrs	r2, r2, #16
 8008a88:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008a8c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008a90:	b29b      	uxth	r3, r3
 8008a92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a96:	45c1      	cmp	r9, r8
 8008a98:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008a9c:	f841 3b04 	str.w	r3, [r1], #4
 8008aa0:	d2e6      	bcs.n	8008a70 <quorem+0xa4>
 8008aa2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008aa6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008aaa:	b922      	cbnz	r2, 8008ab6 <quorem+0xea>
 8008aac:	3b04      	subs	r3, #4
 8008aae:	429d      	cmp	r5, r3
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	d30b      	bcc.n	8008acc <quorem+0x100>
 8008ab4:	613c      	str	r4, [r7, #16]
 8008ab6:	3601      	adds	r6, #1
 8008ab8:	4630      	mov	r0, r6
 8008aba:	b003      	add	sp, #12
 8008abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac0:	6812      	ldr	r2, [r2, #0]
 8008ac2:	3b04      	subs	r3, #4
 8008ac4:	2a00      	cmp	r2, #0
 8008ac6:	d1cb      	bne.n	8008a60 <quorem+0x94>
 8008ac8:	3c01      	subs	r4, #1
 8008aca:	e7c6      	b.n	8008a5a <quorem+0x8e>
 8008acc:	6812      	ldr	r2, [r2, #0]
 8008ace:	3b04      	subs	r3, #4
 8008ad0:	2a00      	cmp	r2, #0
 8008ad2:	d1ef      	bne.n	8008ab4 <quorem+0xe8>
 8008ad4:	3c01      	subs	r4, #1
 8008ad6:	e7ea      	b.n	8008aae <quorem+0xe2>
 8008ad8:	2000      	movs	r0, #0
 8008ada:	e7ee      	b.n	8008aba <quorem+0xee>
 8008adc:	0000      	movs	r0, r0
	...

08008ae0 <_dtoa_r>:
 8008ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae4:	4614      	mov	r4, r2
 8008ae6:	461d      	mov	r5, r3
 8008ae8:	69c7      	ldr	r7, [r0, #28]
 8008aea:	b097      	sub	sp, #92	@ 0x5c
 8008aec:	4681      	mov	r9, r0
 8008aee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008af2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008af4:	b97f      	cbnz	r7, 8008b16 <_dtoa_r+0x36>
 8008af6:	2010      	movs	r0, #16
 8008af8:	f000 ff06 	bl	8009908 <malloc>
 8008afc:	4602      	mov	r2, r0
 8008afe:	f8c9 001c 	str.w	r0, [r9, #28]
 8008b02:	b920      	cbnz	r0, 8008b0e <_dtoa_r+0x2e>
 8008b04:	21ef      	movs	r1, #239	@ 0xef
 8008b06:	4bac      	ldr	r3, [pc, #688]	@ (8008db8 <_dtoa_r+0x2d8>)
 8008b08:	48ac      	ldr	r0, [pc, #688]	@ (8008dbc <_dtoa_r+0x2dc>)
 8008b0a:	f001 fd95 	bl	800a638 <__assert_func>
 8008b0e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008b12:	6007      	str	r7, [r0, #0]
 8008b14:	60c7      	str	r7, [r0, #12]
 8008b16:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b1a:	6819      	ldr	r1, [r3, #0]
 8008b1c:	b159      	cbz	r1, 8008b36 <_dtoa_r+0x56>
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	2301      	movs	r3, #1
 8008b22:	4093      	lsls	r3, r2
 8008b24:	604a      	str	r2, [r1, #4]
 8008b26:	608b      	str	r3, [r1, #8]
 8008b28:	4648      	mov	r0, r9
 8008b2a:	f001 f88b 	bl	8009c44 <_Bfree>
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b34:	601a      	str	r2, [r3, #0]
 8008b36:	1e2b      	subs	r3, r5, #0
 8008b38:	bfaf      	iteee	ge
 8008b3a:	2300      	movge	r3, #0
 8008b3c:	2201      	movlt	r2, #1
 8008b3e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008b42:	9307      	strlt	r3, [sp, #28]
 8008b44:	bfa8      	it	ge
 8008b46:	6033      	strge	r3, [r6, #0]
 8008b48:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008b4c:	4b9c      	ldr	r3, [pc, #624]	@ (8008dc0 <_dtoa_r+0x2e0>)
 8008b4e:	bfb8      	it	lt
 8008b50:	6032      	strlt	r2, [r6, #0]
 8008b52:	ea33 0308 	bics.w	r3, r3, r8
 8008b56:	d112      	bne.n	8008b7e <_dtoa_r+0x9e>
 8008b58:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008b5c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008b5e:	6013      	str	r3, [r2, #0]
 8008b60:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008b64:	4323      	orrs	r3, r4
 8008b66:	f000 855e 	beq.w	8009626 <_dtoa_r+0xb46>
 8008b6a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008b6c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008dc4 <_dtoa_r+0x2e4>
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f000 8560 	beq.w	8009636 <_dtoa_r+0xb56>
 8008b76:	f10a 0303 	add.w	r3, sl, #3
 8008b7a:	f000 bd5a 	b.w	8009632 <_dtoa_r+0xb52>
 8008b7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b82:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008b86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f7f7 ff15 	bl	80009bc <__aeabi_dcmpeq>
 8008b92:	4607      	mov	r7, r0
 8008b94:	b158      	cbz	r0, 8008bae <_dtoa_r+0xce>
 8008b96:	2301      	movs	r3, #1
 8008b98:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008b9a:	6013      	str	r3, [r2, #0]
 8008b9c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008b9e:	b113      	cbz	r3, 8008ba6 <_dtoa_r+0xc6>
 8008ba0:	4b89      	ldr	r3, [pc, #548]	@ (8008dc8 <_dtoa_r+0x2e8>)
 8008ba2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008ba4:	6013      	str	r3, [r2, #0]
 8008ba6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008dcc <_dtoa_r+0x2ec>
 8008baa:	f000 bd44 	b.w	8009636 <_dtoa_r+0xb56>
 8008bae:	ab14      	add	r3, sp, #80	@ 0x50
 8008bb0:	9301      	str	r3, [sp, #4]
 8008bb2:	ab15      	add	r3, sp, #84	@ 0x54
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	4648      	mov	r0, r9
 8008bb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008bbc:	f001 fb24 	bl	800a208 <__d2b>
 8008bc0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008bc4:	9003      	str	r0, [sp, #12]
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	d078      	beq.n	8008cbc <_dtoa_r+0x1dc>
 8008bca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008bd0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008bd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bd8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008bdc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008be0:	9712      	str	r7, [sp, #72]	@ 0x48
 8008be2:	4619      	mov	r1, r3
 8008be4:	2200      	movs	r2, #0
 8008be6:	4b7a      	ldr	r3, [pc, #488]	@ (8008dd0 <_dtoa_r+0x2f0>)
 8008be8:	f7f7 fac8 	bl	800017c <__aeabi_dsub>
 8008bec:	a36c      	add	r3, pc, #432	@ (adr r3, 8008da0 <_dtoa_r+0x2c0>)
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	f7f7 fc7b 	bl	80004ec <__aeabi_dmul>
 8008bf6:	a36c      	add	r3, pc, #432	@ (adr r3, 8008da8 <_dtoa_r+0x2c8>)
 8008bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfc:	f7f7 fac0 	bl	8000180 <__adddf3>
 8008c00:	4604      	mov	r4, r0
 8008c02:	4630      	mov	r0, r6
 8008c04:	460d      	mov	r5, r1
 8008c06:	f7f7 fc07 	bl	8000418 <__aeabi_i2d>
 8008c0a:	a369      	add	r3, pc, #420	@ (adr r3, 8008db0 <_dtoa_r+0x2d0>)
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	f7f7 fc6c 	bl	80004ec <__aeabi_dmul>
 8008c14:	4602      	mov	r2, r0
 8008c16:	460b      	mov	r3, r1
 8008c18:	4620      	mov	r0, r4
 8008c1a:	4629      	mov	r1, r5
 8008c1c:	f7f7 fab0 	bl	8000180 <__adddf3>
 8008c20:	4604      	mov	r4, r0
 8008c22:	460d      	mov	r5, r1
 8008c24:	f7f7 ff12 	bl	8000a4c <__aeabi_d2iz>
 8008c28:	2200      	movs	r2, #0
 8008c2a:	4607      	mov	r7, r0
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	4620      	mov	r0, r4
 8008c30:	4629      	mov	r1, r5
 8008c32:	f7f7 fecd 	bl	80009d0 <__aeabi_dcmplt>
 8008c36:	b140      	cbz	r0, 8008c4a <_dtoa_r+0x16a>
 8008c38:	4638      	mov	r0, r7
 8008c3a:	f7f7 fbed 	bl	8000418 <__aeabi_i2d>
 8008c3e:	4622      	mov	r2, r4
 8008c40:	462b      	mov	r3, r5
 8008c42:	f7f7 febb 	bl	80009bc <__aeabi_dcmpeq>
 8008c46:	b900      	cbnz	r0, 8008c4a <_dtoa_r+0x16a>
 8008c48:	3f01      	subs	r7, #1
 8008c4a:	2f16      	cmp	r7, #22
 8008c4c:	d854      	bhi.n	8008cf8 <_dtoa_r+0x218>
 8008c4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c52:	4b60      	ldr	r3, [pc, #384]	@ (8008dd4 <_dtoa_r+0x2f4>)
 8008c54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5c:	f7f7 feb8 	bl	80009d0 <__aeabi_dcmplt>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	d04b      	beq.n	8008cfc <_dtoa_r+0x21c>
 8008c64:	2300      	movs	r3, #0
 8008c66:	3f01      	subs	r7, #1
 8008c68:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008c6c:	1b9b      	subs	r3, r3, r6
 8008c6e:	1e5a      	subs	r2, r3, #1
 8008c70:	bf49      	itett	mi
 8008c72:	f1c3 0301 	rsbmi	r3, r3, #1
 8008c76:	2300      	movpl	r3, #0
 8008c78:	9304      	strmi	r3, [sp, #16]
 8008c7a:	2300      	movmi	r3, #0
 8008c7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c7e:	bf54      	ite	pl
 8008c80:	9304      	strpl	r3, [sp, #16]
 8008c82:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008c84:	2f00      	cmp	r7, #0
 8008c86:	db3b      	blt.n	8008d00 <_dtoa_r+0x220>
 8008c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c8a:	970e      	str	r7, [sp, #56]	@ 0x38
 8008c8c:	443b      	add	r3, r7
 8008c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c90:	2300      	movs	r3, #0
 8008c92:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c94:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008c96:	2b09      	cmp	r3, #9
 8008c98:	d865      	bhi.n	8008d66 <_dtoa_r+0x286>
 8008c9a:	2b05      	cmp	r3, #5
 8008c9c:	bfc4      	itt	gt
 8008c9e:	3b04      	subgt	r3, #4
 8008ca0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008ca2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008ca4:	bfc8      	it	gt
 8008ca6:	2400      	movgt	r4, #0
 8008ca8:	f1a3 0302 	sub.w	r3, r3, #2
 8008cac:	bfd8      	it	le
 8008cae:	2401      	movle	r4, #1
 8008cb0:	2b03      	cmp	r3, #3
 8008cb2:	d864      	bhi.n	8008d7e <_dtoa_r+0x29e>
 8008cb4:	e8df f003 	tbb	[pc, r3]
 8008cb8:	2c385553 	.word	0x2c385553
 8008cbc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008cc0:	441e      	add	r6, r3
 8008cc2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008cc6:	2b20      	cmp	r3, #32
 8008cc8:	bfc1      	itttt	gt
 8008cca:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008cce:	fa08 f803 	lslgt.w	r8, r8, r3
 8008cd2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008cd6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008cda:	bfd6      	itet	le
 8008cdc:	f1c3 0320 	rsble	r3, r3, #32
 8008ce0:	ea48 0003 	orrgt.w	r0, r8, r3
 8008ce4:	fa04 f003 	lslle.w	r0, r4, r3
 8008ce8:	f7f7 fb86 	bl	80003f8 <__aeabi_ui2d>
 8008cec:	2201      	movs	r2, #1
 8008cee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008cf2:	3e01      	subs	r6, #1
 8008cf4:	9212      	str	r2, [sp, #72]	@ 0x48
 8008cf6:	e774      	b.n	8008be2 <_dtoa_r+0x102>
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e7b5      	b.n	8008c68 <_dtoa_r+0x188>
 8008cfc:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008cfe:	e7b4      	b.n	8008c6a <_dtoa_r+0x18a>
 8008d00:	9b04      	ldr	r3, [sp, #16]
 8008d02:	1bdb      	subs	r3, r3, r7
 8008d04:	9304      	str	r3, [sp, #16]
 8008d06:	427b      	negs	r3, r7
 8008d08:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d0e:	e7c1      	b.n	8008c94 <_dtoa_r+0x1b4>
 8008d10:	2301      	movs	r3, #1
 8008d12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d16:	eb07 0b03 	add.w	fp, r7, r3
 8008d1a:	f10b 0301 	add.w	r3, fp, #1
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	9308      	str	r3, [sp, #32]
 8008d22:	bfb8      	it	lt
 8008d24:	2301      	movlt	r3, #1
 8008d26:	e006      	b.n	8008d36 <_dtoa_r+0x256>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	dd28      	ble.n	8008d84 <_dtoa_r+0x2a4>
 8008d32:	469b      	mov	fp, r3
 8008d34:	9308      	str	r3, [sp, #32]
 8008d36:	2100      	movs	r1, #0
 8008d38:	2204      	movs	r2, #4
 8008d3a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008d3e:	f102 0514 	add.w	r5, r2, #20
 8008d42:	429d      	cmp	r5, r3
 8008d44:	d926      	bls.n	8008d94 <_dtoa_r+0x2b4>
 8008d46:	6041      	str	r1, [r0, #4]
 8008d48:	4648      	mov	r0, r9
 8008d4a:	f000 ff3b 	bl	8009bc4 <_Balloc>
 8008d4e:	4682      	mov	sl, r0
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d143      	bne.n	8008ddc <_dtoa_r+0x2fc>
 8008d54:	4602      	mov	r2, r0
 8008d56:	f240 11af 	movw	r1, #431	@ 0x1af
 8008d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8008dd8 <_dtoa_r+0x2f8>)
 8008d5c:	e6d4      	b.n	8008b08 <_dtoa_r+0x28>
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e7e3      	b.n	8008d2a <_dtoa_r+0x24a>
 8008d62:	2300      	movs	r3, #0
 8008d64:	e7d5      	b.n	8008d12 <_dtoa_r+0x232>
 8008d66:	2401      	movs	r4, #1
 8008d68:	2300      	movs	r3, #0
 8008d6a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d6c:	9320      	str	r3, [sp, #128]	@ 0x80
 8008d6e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8008d72:	2200      	movs	r2, #0
 8008d74:	2312      	movs	r3, #18
 8008d76:	f8cd b020 	str.w	fp, [sp, #32]
 8008d7a:	9221      	str	r2, [sp, #132]	@ 0x84
 8008d7c:	e7db      	b.n	8008d36 <_dtoa_r+0x256>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d82:	e7f4      	b.n	8008d6e <_dtoa_r+0x28e>
 8008d84:	f04f 0b01 	mov.w	fp, #1
 8008d88:	465b      	mov	r3, fp
 8008d8a:	f8cd b020 	str.w	fp, [sp, #32]
 8008d8e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8008d92:	e7d0      	b.n	8008d36 <_dtoa_r+0x256>
 8008d94:	3101      	adds	r1, #1
 8008d96:	0052      	lsls	r2, r2, #1
 8008d98:	e7d1      	b.n	8008d3e <_dtoa_r+0x25e>
 8008d9a:	bf00      	nop
 8008d9c:	f3af 8000 	nop.w
 8008da0:	636f4361 	.word	0x636f4361
 8008da4:	3fd287a7 	.word	0x3fd287a7
 8008da8:	8b60c8b3 	.word	0x8b60c8b3
 8008dac:	3fc68a28 	.word	0x3fc68a28
 8008db0:	509f79fb 	.word	0x509f79fb
 8008db4:	3fd34413 	.word	0x3fd34413
 8008db8:	0800a8fd 	.word	0x0800a8fd
 8008dbc:	0800a914 	.word	0x0800a914
 8008dc0:	7ff00000 	.word	0x7ff00000
 8008dc4:	0800a8f9 	.word	0x0800a8f9
 8008dc8:	0800a879 	.word	0x0800a879
 8008dcc:	0800a878 	.word	0x0800a878
 8008dd0:	3ff80000 	.word	0x3ff80000
 8008dd4:	0800aa90 	.word	0x0800aa90
 8008dd8:	0800a96c 	.word	0x0800a96c
 8008ddc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008de0:	6018      	str	r0, [r3, #0]
 8008de2:	9b08      	ldr	r3, [sp, #32]
 8008de4:	2b0e      	cmp	r3, #14
 8008de6:	f200 80a1 	bhi.w	8008f2c <_dtoa_r+0x44c>
 8008dea:	2c00      	cmp	r4, #0
 8008dec:	f000 809e 	beq.w	8008f2c <_dtoa_r+0x44c>
 8008df0:	2f00      	cmp	r7, #0
 8008df2:	dd33      	ble.n	8008e5c <_dtoa_r+0x37c>
 8008df4:	4b9c      	ldr	r3, [pc, #624]	@ (8009068 <_dtoa_r+0x588>)
 8008df6:	f007 020f 	and.w	r2, r7, #15
 8008dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dfe:	05f8      	lsls	r0, r7, #23
 8008e00:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e04:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008e08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008e0c:	d516      	bpl.n	8008e3c <_dtoa_r+0x35c>
 8008e0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e12:	4b96      	ldr	r3, [pc, #600]	@ (800906c <_dtoa_r+0x58c>)
 8008e14:	2603      	movs	r6, #3
 8008e16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e1a:	f7f7 fc91 	bl	8000740 <__aeabi_ddiv>
 8008e1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008e22:	f004 040f 	and.w	r4, r4, #15
 8008e26:	4d91      	ldr	r5, [pc, #580]	@ (800906c <_dtoa_r+0x58c>)
 8008e28:	b954      	cbnz	r4, 8008e40 <_dtoa_r+0x360>
 8008e2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008e2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e32:	f7f7 fc85 	bl	8000740 <__aeabi_ddiv>
 8008e36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008e3a:	e028      	b.n	8008e8e <_dtoa_r+0x3ae>
 8008e3c:	2602      	movs	r6, #2
 8008e3e:	e7f2      	b.n	8008e26 <_dtoa_r+0x346>
 8008e40:	07e1      	lsls	r1, r4, #31
 8008e42:	d508      	bpl.n	8008e56 <_dtoa_r+0x376>
 8008e44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008e48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e4c:	f7f7 fb4e 	bl	80004ec <__aeabi_dmul>
 8008e50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008e54:	3601      	adds	r6, #1
 8008e56:	1064      	asrs	r4, r4, #1
 8008e58:	3508      	adds	r5, #8
 8008e5a:	e7e5      	b.n	8008e28 <_dtoa_r+0x348>
 8008e5c:	f000 80af 	beq.w	8008fbe <_dtoa_r+0x4de>
 8008e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e64:	427c      	negs	r4, r7
 8008e66:	4b80      	ldr	r3, [pc, #512]	@ (8009068 <_dtoa_r+0x588>)
 8008e68:	f004 020f 	and.w	r2, r4, #15
 8008e6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	f7f7 fb3a 	bl	80004ec <__aeabi_dmul>
 8008e78:	2602      	movs	r6, #2
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008e80:	4d7a      	ldr	r5, [pc, #488]	@ (800906c <_dtoa_r+0x58c>)
 8008e82:	1124      	asrs	r4, r4, #4
 8008e84:	2c00      	cmp	r4, #0
 8008e86:	f040 808f 	bne.w	8008fa8 <_dtoa_r+0x4c8>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1d3      	bne.n	8008e36 <_dtoa_r+0x356>
 8008e8e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008e92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8094 	beq.w	8008fc2 <_dtoa_r+0x4e2>
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	4629      	mov	r1, r5
 8008ea0:	4b73      	ldr	r3, [pc, #460]	@ (8009070 <_dtoa_r+0x590>)
 8008ea2:	f7f7 fd95 	bl	80009d0 <__aeabi_dcmplt>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	f000 808b 	beq.w	8008fc2 <_dtoa_r+0x4e2>
 8008eac:	9b08      	ldr	r3, [sp, #32]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f000 8087 	beq.w	8008fc2 <_dtoa_r+0x4e2>
 8008eb4:	f1bb 0f00 	cmp.w	fp, #0
 8008eb8:	dd34      	ble.n	8008f24 <_dtoa_r+0x444>
 8008eba:	4620      	mov	r0, r4
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	4629      	mov	r1, r5
 8008ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8009074 <_dtoa_r+0x594>)
 8008ec2:	f7f7 fb13 	bl	80004ec <__aeabi_dmul>
 8008ec6:	465c      	mov	r4, fp
 8008ec8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008ecc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008ed0:	3601      	adds	r6, #1
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7f7 faa0 	bl	8000418 <__aeabi_i2d>
 8008ed8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008edc:	f7f7 fb06 	bl	80004ec <__aeabi_dmul>
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	4b65      	ldr	r3, [pc, #404]	@ (8009078 <_dtoa_r+0x598>)
 8008ee4:	f7f7 f94c 	bl	8000180 <__adddf3>
 8008ee8:	4605      	mov	r5, r0
 8008eea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008eee:	2c00      	cmp	r4, #0
 8008ef0:	d16a      	bne.n	8008fc8 <_dtoa_r+0x4e8>
 8008ef2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	4b60      	ldr	r3, [pc, #384]	@ (800907c <_dtoa_r+0x59c>)
 8008efa:	f7f7 f93f 	bl	800017c <__aeabi_dsub>
 8008efe:	4602      	mov	r2, r0
 8008f00:	460b      	mov	r3, r1
 8008f02:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008f06:	462a      	mov	r2, r5
 8008f08:	4633      	mov	r3, r6
 8008f0a:	f7f7 fd7f 	bl	8000a0c <__aeabi_dcmpgt>
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	f040 8298 	bne.w	8009444 <_dtoa_r+0x964>
 8008f14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f18:	462a      	mov	r2, r5
 8008f1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008f1e:	f7f7 fd57 	bl	80009d0 <__aeabi_dcmplt>
 8008f22:	bb38      	cbnz	r0, 8008f74 <_dtoa_r+0x494>
 8008f24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008f28:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008f2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	f2c0 8157 	blt.w	80091e2 <_dtoa_r+0x702>
 8008f34:	2f0e      	cmp	r7, #14
 8008f36:	f300 8154 	bgt.w	80091e2 <_dtoa_r+0x702>
 8008f3a:	4b4b      	ldr	r3, [pc, #300]	@ (8009068 <_dtoa_r+0x588>)
 8008f3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f40:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f44:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	f280 80e5 	bge.w	800911a <_dtoa_r+0x63a>
 8008f50:	9b08      	ldr	r3, [sp, #32]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	f300 80e1 	bgt.w	800911a <_dtoa_r+0x63a>
 8008f58:	d10c      	bne.n	8008f74 <_dtoa_r+0x494>
 8008f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	4b46      	ldr	r3, [pc, #280]	@ (800907c <_dtoa_r+0x59c>)
 8008f62:	f7f7 fac3 	bl	80004ec <__aeabi_dmul>
 8008f66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f6a:	f7f7 fd45 	bl	80009f8 <__aeabi_dcmpge>
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	f000 8266 	beq.w	8009440 <_dtoa_r+0x960>
 8008f74:	2400      	movs	r4, #0
 8008f76:	4625      	mov	r5, r4
 8008f78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f7a:	4656      	mov	r6, sl
 8008f7c:	ea6f 0803 	mvn.w	r8, r3
 8008f80:	2700      	movs	r7, #0
 8008f82:	4621      	mov	r1, r4
 8008f84:	4648      	mov	r0, r9
 8008f86:	f000 fe5d 	bl	8009c44 <_Bfree>
 8008f8a:	2d00      	cmp	r5, #0
 8008f8c:	f000 80bd 	beq.w	800910a <_dtoa_r+0x62a>
 8008f90:	b12f      	cbz	r7, 8008f9e <_dtoa_r+0x4be>
 8008f92:	42af      	cmp	r7, r5
 8008f94:	d003      	beq.n	8008f9e <_dtoa_r+0x4be>
 8008f96:	4639      	mov	r1, r7
 8008f98:	4648      	mov	r0, r9
 8008f9a:	f000 fe53 	bl	8009c44 <_Bfree>
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	4648      	mov	r0, r9
 8008fa2:	f000 fe4f 	bl	8009c44 <_Bfree>
 8008fa6:	e0b0      	b.n	800910a <_dtoa_r+0x62a>
 8008fa8:	07e2      	lsls	r2, r4, #31
 8008faa:	d505      	bpl.n	8008fb8 <_dtoa_r+0x4d8>
 8008fac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fb0:	f7f7 fa9c 	bl	80004ec <__aeabi_dmul>
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	3601      	adds	r6, #1
 8008fb8:	1064      	asrs	r4, r4, #1
 8008fba:	3508      	adds	r5, #8
 8008fbc:	e762      	b.n	8008e84 <_dtoa_r+0x3a4>
 8008fbe:	2602      	movs	r6, #2
 8008fc0:	e765      	b.n	8008e8e <_dtoa_r+0x3ae>
 8008fc2:	46b8      	mov	r8, r7
 8008fc4:	9c08      	ldr	r4, [sp, #32]
 8008fc6:	e784      	b.n	8008ed2 <_dtoa_r+0x3f2>
 8008fc8:	4b27      	ldr	r3, [pc, #156]	@ (8009068 <_dtoa_r+0x588>)
 8008fca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008fd4:	4454      	add	r4, sl
 8008fd6:	2900      	cmp	r1, #0
 8008fd8:	d054      	beq.n	8009084 <_dtoa_r+0x5a4>
 8008fda:	2000      	movs	r0, #0
 8008fdc:	4928      	ldr	r1, [pc, #160]	@ (8009080 <_dtoa_r+0x5a0>)
 8008fde:	f7f7 fbaf 	bl	8000740 <__aeabi_ddiv>
 8008fe2:	4633      	mov	r3, r6
 8008fe4:	462a      	mov	r2, r5
 8008fe6:	f7f7 f8c9 	bl	800017c <__aeabi_dsub>
 8008fea:	4656      	mov	r6, sl
 8008fec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ff4:	f7f7 fd2a 	bl	8000a4c <__aeabi_d2iz>
 8008ff8:	4605      	mov	r5, r0
 8008ffa:	f7f7 fa0d 	bl	8000418 <__aeabi_i2d>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009006:	f7f7 f8b9 	bl	800017c <__aeabi_dsub>
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	3530      	adds	r5, #48	@ 0x30
 8009010:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009014:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009018:	f806 5b01 	strb.w	r5, [r6], #1
 800901c:	f7f7 fcd8 	bl	80009d0 <__aeabi_dcmplt>
 8009020:	2800      	cmp	r0, #0
 8009022:	d172      	bne.n	800910a <_dtoa_r+0x62a>
 8009024:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009028:	2000      	movs	r0, #0
 800902a:	4911      	ldr	r1, [pc, #68]	@ (8009070 <_dtoa_r+0x590>)
 800902c:	f7f7 f8a6 	bl	800017c <__aeabi_dsub>
 8009030:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009034:	f7f7 fccc 	bl	80009d0 <__aeabi_dcmplt>
 8009038:	2800      	cmp	r0, #0
 800903a:	f040 80b4 	bne.w	80091a6 <_dtoa_r+0x6c6>
 800903e:	42a6      	cmp	r6, r4
 8009040:	f43f af70 	beq.w	8008f24 <_dtoa_r+0x444>
 8009044:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009048:	2200      	movs	r2, #0
 800904a:	4b0a      	ldr	r3, [pc, #40]	@ (8009074 <_dtoa_r+0x594>)
 800904c:	f7f7 fa4e 	bl	80004ec <__aeabi_dmul>
 8009050:	2200      	movs	r2, #0
 8009052:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009056:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800905a:	4b06      	ldr	r3, [pc, #24]	@ (8009074 <_dtoa_r+0x594>)
 800905c:	f7f7 fa46 	bl	80004ec <__aeabi_dmul>
 8009060:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009064:	e7c4      	b.n	8008ff0 <_dtoa_r+0x510>
 8009066:	bf00      	nop
 8009068:	0800aa90 	.word	0x0800aa90
 800906c:	0800aa68 	.word	0x0800aa68
 8009070:	3ff00000 	.word	0x3ff00000
 8009074:	40240000 	.word	0x40240000
 8009078:	401c0000 	.word	0x401c0000
 800907c:	40140000 	.word	0x40140000
 8009080:	3fe00000 	.word	0x3fe00000
 8009084:	4631      	mov	r1, r6
 8009086:	4628      	mov	r0, r5
 8009088:	f7f7 fa30 	bl	80004ec <__aeabi_dmul>
 800908c:	4656      	mov	r6, sl
 800908e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009092:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009098:	f7f7 fcd8 	bl	8000a4c <__aeabi_d2iz>
 800909c:	4605      	mov	r5, r0
 800909e:	f7f7 f9bb 	bl	8000418 <__aeabi_i2d>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090aa:	f7f7 f867 	bl	800017c <__aeabi_dsub>
 80090ae:	4602      	mov	r2, r0
 80090b0:	460b      	mov	r3, r1
 80090b2:	3530      	adds	r5, #48	@ 0x30
 80090b4:	f806 5b01 	strb.w	r5, [r6], #1
 80090b8:	42a6      	cmp	r6, r4
 80090ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80090be:	f04f 0200 	mov.w	r2, #0
 80090c2:	d124      	bne.n	800910e <_dtoa_r+0x62e>
 80090c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80090c8:	4bae      	ldr	r3, [pc, #696]	@ (8009384 <_dtoa_r+0x8a4>)
 80090ca:	f7f7 f859 	bl	8000180 <__adddf3>
 80090ce:	4602      	mov	r2, r0
 80090d0:	460b      	mov	r3, r1
 80090d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090d6:	f7f7 fc99 	bl	8000a0c <__aeabi_dcmpgt>
 80090da:	2800      	cmp	r0, #0
 80090dc:	d163      	bne.n	80091a6 <_dtoa_r+0x6c6>
 80090de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80090e2:	2000      	movs	r0, #0
 80090e4:	49a7      	ldr	r1, [pc, #668]	@ (8009384 <_dtoa_r+0x8a4>)
 80090e6:	f7f7 f849 	bl	800017c <__aeabi_dsub>
 80090ea:	4602      	mov	r2, r0
 80090ec:	460b      	mov	r3, r1
 80090ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090f2:	f7f7 fc6d 	bl	80009d0 <__aeabi_dcmplt>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	f43f af14 	beq.w	8008f24 <_dtoa_r+0x444>
 80090fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80090fe:	1e73      	subs	r3, r6, #1
 8009100:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009102:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009106:	2b30      	cmp	r3, #48	@ 0x30
 8009108:	d0f8      	beq.n	80090fc <_dtoa_r+0x61c>
 800910a:	4647      	mov	r7, r8
 800910c:	e03b      	b.n	8009186 <_dtoa_r+0x6a6>
 800910e:	4b9e      	ldr	r3, [pc, #632]	@ (8009388 <_dtoa_r+0x8a8>)
 8009110:	f7f7 f9ec 	bl	80004ec <__aeabi_dmul>
 8009114:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009118:	e7bc      	b.n	8009094 <_dtoa_r+0x5b4>
 800911a:	4656      	mov	r6, sl
 800911c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009120:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009124:	4620      	mov	r0, r4
 8009126:	4629      	mov	r1, r5
 8009128:	f7f7 fb0a 	bl	8000740 <__aeabi_ddiv>
 800912c:	f7f7 fc8e 	bl	8000a4c <__aeabi_d2iz>
 8009130:	4680      	mov	r8, r0
 8009132:	f7f7 f971 	bl	8000418 <__aeabi_i2d>
 8009136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800913a:	f7f7 f9d7 	bl	80004ec <__aeabi_dmul>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4620      	mov	r0, r4
 8009144:	4629      	mov	r1, r5
 8009146:	f7f7 f819 	bl	800017c <__aeabi_dsub>
 800914a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800914e:	9d08      	ldr	r5, [sp, #32]
 8009150:	f806 4b01 	strb.w	r4, [r6], #1
 8009154:	eba6 040a 	sub.w	r4, r6, sl
 8009158:	42a5      	cmp	r5, r4
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	d133      	bne.n	80091c8 <_dtoa_r+0x6e8>
 8009160:	f7f7 f80e 	bl	8000180 <__adddf3>
 8009164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009168:	4604      	mov	r4, r0
 800916a:	460d      	mov	r5, r1
 800916c:	f7f7 fc4e 	bl	8000a0c <__aeabi_dcmpgt>
 8009170:	b9c0      	cbnz	r0, 80091a4 <_dtoa_r+0x6c4>
 8009172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009176:	4620      	mov	r0, r4
 8009178:	4629      	mov	r1, r5
 800917a:	f7f7 fc1f 	bl	80009bc <__aeabi_dcmpeq>
 800917e:	b110      	cbz	r0, 8009186 <_dtoa_r+0x6a6>
 8009180:	f018 0f01 	tst.w	r8, #1
 8009184:	d10e      	bne.n	80091a4 <_dtoa_r+0x6c4>
 8009186:	4648      	mov	r0, r9
 8009188:	9903      	ldr	r1, [sp, #12]
 800918a:	f000 fd5b 	bl	8009c44 <_Bfree>
 800918e:	2300      	movs	r3, #0
 8009190:	7033      	strb	r3, [r6, #0]
 8009192:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009194:	3701      	adds	r7, #1
 8009196:	601f      	str	r7, [r3, #0]
 8009198:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800919a:	2b00      	cmp	r3, #0
 800919c:	f000 824b 	beq.w	8009636 <_dtoa_r+0xb56>
 80091a0:	601e      	str	r6, [r3, #0]
 80091a2:	e248      	b.n	8009636 <_dtoa_r+0xb56>
 80091a4:	46b8      	mov	r8, r7
 80091a6:	4633      	mov	r3, r6
 80091a8:	461e      	mov	r6, r3
 80091aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091ae:	2a39      	cmp	r2, #57	@ 0x39
 80091b0:	d106      	bne.n	80091c0 <_dtoa_r+0x6e0>
 80091b2:	459a      	cmp	sl, r3
 80091b4:	d1f8      	bne.n	80091a8 <_dtoa_r+0x6c8>
 80091b6:	2230      	movs	r2, #48	@ 0x30
 80091b8:	f108 0801 	add.w	r8, r8, #1
 80091bc:	f88a 2000 	strb.w	r2, [sl]
 80091c0:	781a      	ldrb	r2, [r3, #0]
 80091c2:	3201      	adds	r2, #1
 80091c4:	701a      	strb	r2, [r3, #0]
 80091c6:	e7a0      	b.n	800910a <_dtoa_r+0x62a>
 80091c8:	2200      	movs	r2, #0
 80091ca:	4b6f      	ldr	r3, [pc, #444]	@ (8009388 <_dtoa_r+0x8a8>)
 80091cc:	f7f7 f98e 	bl	80004ec <__aeabi_dmul>
 80091d0:	2200      	movs	r2, #0
 80091d2:	2300      	movs	r3, #0
 80091d4:	4604      	mov	r4, r0
 80091d6:	460d      	mov	r5, r1
 80091d8:	f7f7 fbf0 	bl	80009bc <__aeabi_dcmpeq>
 80091dc:	2800      	cmp	r0, #0
 80091de:	d09f      	beq.n	8009120 <_dtoa_r+0x640>
 80091e0:	e7d1      	b.n	8009186 <_dtoa_r+0x6a6>
 80091e2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80091e4:	2a00      	cmp	r2, #0
 80091e6:	f000 80ea 	beq.w	80093be <_dtoa_r+0x8de>
 80091ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80091ec:	2a01      	cmp	r2, #1
 80091ee:	f300 80cd 	bgt.w	800938c <_dtoa_r+0x8ac>
 80091f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80091f4:	2a00      	cmp	r2, #0
 80091f6:	f000 80c1 	beq.w	800937c <_dtoa_r+0x89c>
 80091fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80091fe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009200:	9e04      	ldr	r6, [sp, #16]
 8009202:	9a04      	ldr	r2, [sp, #16]
 8009204:	2101      	movs	r1, #1
 8009206:	441a      	add	r2, r3
 8009208:	9204      	str	r2, [sp, #16]
 800920a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800920c:	4648      	mov	r0, r9
 800920e:	441a      	add	r2, r3
 8009210:	9209      	str	r2, [sp, #36]	@ 0x24
 8009212:	f000 fdcb 	bl	8009dac <__i2b>
 8009216:	4605      	mov	r5, r0
 8009218:	b166      	cbz	r6, 8009234 <_dtoa_r+0x754>
 800921a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800921c:	2b00      	cmp	r3, #0
 800921e:	dd09      	ble.n	8009234 <_dtoa_r+0x754>
 8009220:	42b3      	cmp	r3, r6
 8009222:	bfa8      	it	ge
 8009224:	4633      	movge	r3, r6
 8009226:	9a04      	ldr	r2, [sp, #16]
 8009228:	1af6      	subs	r6, r6, r3
 800922a:	1ad2      	subs	r2, r2, r3
 800922c:	9204      	str	r2, [sp, #16]
 800922e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009230:	1ad3      	subs	r3, r2, r3
 8009232:	9309      	str	r3, [sp, #36]	@ 0x24
 8009234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009236:	b30b      	cbz	r3, 800927c <_dtoa_r+0x79c>
 8009238:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 80c6 	beq.w	80093cc <_dtoa_r+0x8ec>
 8009240:	2c00      	cmp	r4, #0
 8009242:	f000 80c0 	beq.w	80093c6 <_dtoa_r+0x8e6>
 8009246:	4629      	mov	r1, r5
 8009248:	4622      	mov	r2, r4
 800924a:	4648      	mov	r0, r9
 800924c:	f000 fe66 	bl	8009f1c <__pow5mult>
 8009250:	9a03      	ldr	r2, [sp, #12]
 8009252:	4601      	mov	r1, r0
 8009254:	4605      	mov	r5, r0
 8009256:	4648      	mov	r0, r9
 8009258:	f000 fdbe 	bl	8009dd8 <__multiply>
 800925c:	9903      	ldr	r1, [sp, #12]
 800925e:	4680      	mov	r8, r0
 8009260:	4648      	mov	r0, r9
 8009262:	f000 fcef 	bl	8009c44 <_Bfree>
 8009266:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009268:	1b1b      	subs	r3, r3, r4
 800926a:	930a      	str	r3, [sp, #40]	@ 0x28
 800926c:	f000 80b1 	beq.w	80093d2 <_dtoa_r+0x8f2>
 8009270:	4641      	mov	r1, r8
 8009272:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009274:	4648      	mov	r0, r9
 8009276:	f000 fe51 	bl	8009f1c <__pow5mult>
 800927a:	9003      	str	r0, [sp, #12]
 800927c:	2101      	movs	r1, #1
 800927e:	4648      	mov	r0, r9
 8009280:	f000 fd94 	bl	8009dac <__i2b>
 8009284:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009286:	4604      	mov	r4, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	f000 81d8 	beq.w	800963e <_dtoa_r+0xb5e>
 800928e:	461a      	mov	r2, r3
 8009290:	4601      	mov	r1, r0
 8009292:	4648      	mov	r0, r9
 8009294:	f000 fe42 	bl	8009f1c <__pow5mult>
 8009298:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800929a:	4604      	mov	r4, r0
 800929c:	2b01      	cmp	r3, #1
 800929e:	f300 809f 	bgt.w	80093e0 <_dtoa_r+0x900>
 80092a2:	9b06      	ldr	r3, [sp, #24]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f040 8097 	bne.w	80093d8 <_dtoa_r+0x8f8>
 80092aa:	9b07      	ldr	r3, [sp, #28]
 80092ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f040 8093 	bne.w	80093dc <_dtoa_r+0x8fc>
 80092b6:	9b07      	ldr	r3, [sp, #28]
 80092b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80092bc:	0d1b      	lsrs	r3, r3, #20
 80092be:	051b      	lsls	r3, r3, #20
 80092c0:	b133      	cbz	r3, 80092d0 <_dtoa_r+0x7f0>
 80092c2:	9b04      	ldr	r3, [sp, #16]
 80092c4:	3301      	adds	r3, #1
 80092c6:	9304      	str	r3, [sp, #16]
 80092c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ca:	3301      	adds	r3, #1
 80092cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ce:	2301      	movs	r3, #1
 80092d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80092d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	f000 81b8 	beq.w	800964a <_dtoa_r+0xb6a>
 80092da:	6923      	ldr	r3, [r4, #16]
 80092dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092e0:	6918      	ldr	r0, [r3, #16]
 80092e2:	f000 fd17 	bl	8009d14 <__hi0bits>
 80092e6:	f1c0 0020 	rsb	r0, r0, #32
 80092ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ec:	4418      	add	r0, r3
 80092ee:	f010 001f 	ands.w	r0, r0, #31
 80092f2:	f000 8082 	beq.w	80093fa <_dtoa_r+0x91a>
 80092f6:	f1c0 0320 	rsb	r3, r0, #32
 80092fa:	2b04      	cmp	r3, #4
 80092fc:	dd73      	ble.n	80093e6 <_dtoa_r+0x906>
 80092fe:	9b04      	ldr	r3, [sp, #16]
 8009300:	f1c0 001c 	rsb	r0, r0, #28
 8009304:	4403      	add	r3, r0
 8009306:	9304      	str	r3, [sp, #16]
 8009308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800930a:	4406      	add	r6, r0
 800930c:	4403      	add	r3, r0
 800930e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009310:	9b04      	ldr	r3, [sp, #16]
 8009312:	2b00      	cmp	r3, #0
 8009314:	dd05      	ble.n	8009322 <_dtoa_r+0x842>
 8009316:	461a      	mov	r2, r3
 8009318:	4648      	mov	r0, r9
 800931a:	9903      	ldr	r1, [sp, #12]
 800931c:	f000 fe58 	bl	8009fd0 <__lshift>
 8009320:	9003      	str	r0, [sp, #12]
 8009322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009324:	2b00      	cmp	r3, #0
 8009326:	dd05      	ble.n	8009334 <_dtoa_r+0x854>
 8009328:	4621      	mov	r1, r4
 800932a:	461a      	mov	r2, r3
 800932c:	4648      	mov	r0, r9
 800932e:	f000 fe4f 	bl	8009fd0 <__lshift>
 8009332:	4604      	mov	r4, r0
 8009334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009336:	2b00      	cmp	r3, #0
 8009338:	d061      	beq.n	80093fe <_dtoa_r+0x91e>
 800933a:	4621      	mov	r1, r4
 800933c:	9803      	ldr	r0, [sp, #12]
 800933e:	f000 feb3 	bl	800a0a8 <__mcmp>
 8009342:	2800      	cmp	r0, #0
 8009344:	da5b      	bge.n	80093fe <_dtoa_r+0x91e>
 8009346:	2300      	movs	r3, #0
 8009348:	220a      	movs	r2, #10
 800934a:	4648      	mov	r0, r9
 800934c:	9903      	ldr	r1, [sp, #12]
 800934e:	f000 fc9b 	bl	8009c88 <__multadd>
 8009352:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009354:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8009358:	9003      	str	r0, [sp, #12]
 800935a:	2b00      	cmp	r3, #0
 800935c:	f000 8177 	beq.w	800964e <_dtoa_r+0xb6e>
 8009360:	4629      	mov	r1, r5
 8009362:	2300      	movs	r3, #0
 8009364:	220a      	movs	r2, #10
 8009366:	4648      	mov	r0, r9
 8009368:	f000 fc8e 	bl	8009c88 <__multadd>
 800936c:	f1bb 0f00 	cmp.w	fp, #0
 8009370:	4605      	mov	r5, r0
 8009372:	dc6f      	bgt.n	8009454 <_dtoa_r+0x974>
 8009374:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009376:	2b02      	cmp	r3, #2
 8009378:	dc49      	bgt.n	800940e <_dtoa_r+0x92e>
 800937a:	e06b      	b.n	8009454 <_dtoa_r+0x974>
 800937c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800937e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009382:	e73c      	b.n	80091fe <_dtoa_r+0x71e>
 8009384:	3fe00000 	.word	0x3fe00000
 8009388:	40240000 	.word	0x40240000
 800938c:	9b08      	ldr	r3, [sp, #32]
 800938e:	1e5c      	subs	r4, r3, #1
 8009390:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009392:	42a3      	cmp	r3, r4
 8009394:	db09      	blt.n	80093aa <_dtoa_r+0x8ca>
 8009396:	1b1c      	subs	r4, r3, r4
 8009398:	9b08      	ldr	r3, [sp, #32]
 800939a:	2b00      	cmp	r3, #0
 800939c:	f6bf af30 	bge.w	8009200 <_dtoa_r+0x720>
 80093a0:	9b04      	ldr	r3, [sp, #16]
 80093a2:	9a08      	ldr	r2, [sp, #32]
 80093a4:	1a9e      	subs	r6, r3, r2
 80093a6:	2300      	movs	r3, #0
 80093a8:	e72b      	b.n	8009202 <_dtoa_r+0x722>
 80093aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093ae:	1ae3      	subs	r3, r4, r3
 80093b0:	441a      	add	r2, r3
 80093b2:	940a      	str	r4, [sp, #40]	@ 0x28
 80093b4:	9e04      	ldr	r6, [sp, #16]
 80093b6:	2400      	movs	r4, #0
 80093b8:	9b08      	ldr	r3, [sp, #32]
 80093ba:	920e      	str	r2, [sp, #56]	@ 0x38
 80093bc:	e721      	b.n	8009202 <_dtoa_r+0x722>
 80093be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80093c0:	9e04      	ldr	r6, [sp, #16]
 80093c2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80093c4:	e728      	b.n	8009218 <_dtoa_r+0x738>
 80093c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80093ca:	e751      	b.n	8009270 <_dtoa_r+0x790>
 80093cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093ce:	9903      	ldr	r1, [sp, #12]
 80093d0:	e750      	b.n	8009274 <_dtoa_r+0x794>
 80093d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093d6:	e751      	b.n	800927c <_dtoa_r+0x79c>
 80093d8:	2300      	movs	r3, #0
 80093da:	e779      	b.n	80092d0 <_dtoa_r+0x7f0>
 80093dc:	9b06      	ldr	r3, [sp, #24]
 80093de:	e777      	b.n	80092d0 <_dtoa_r+0x7f0>
 80093e0:	2300      	movs	r3, #0
 80093e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80093e4:	e779      	b.n	80092da <_dtoa_r+0x7fa>
 80093e6:	d093      	beq.n	8009310 <_dtoa_r+0x830>
 80093e8:	9a04      	ldr	r2, [sp, #16]
 80093ea:	331c      	adds	r3, #28
 80093ec:	441a      	add	r2, r3
 80093ee:	9204      	str	r2, [sp, #16]
 80093f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093f2:	441e      	add	r6, r3
 80093f4:	441a      	add	r2, r3
 80093f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80093f8:	e78a      	b.n	8009310 <_dtoa_r+0x830>
 80093fa:	4603      	mov	r3, r0
 80093fc:	e7f4      	b.n	80093e8 <_dtoa_r+0x908>
 80093fe:	9b08      	ldr	r3, [sp, #32]
 8009400:	46b8      	mov	r8, r7
 8009402:	2b00      	cmp	r3, #0
 8009404:	dc20      	bgt.n	8009448 <_dtoa_r+0x968>
 8009406:	469b      	mov	fp, r3
 8009408:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800940a:	2b02      	cmp	r3, #2
 800940c:	dd1e      	ble.n	800944c <_dtoa_r+0x96c>
 800940e:	f1bb 0f00 	cmp.w	fp, #0
 8009412:	f47f adb1 	bne.w	8008f78 <_dtoa_r+0x498>
 8009416:	4621      	mov	r1, r4
 8009418:	465b      	mov	r3, fp
 800941a:	2205      	movs	r2, #5
 800941c:	4648      	mov	r0, r9
 800941e:	f000 fc33 	bl	8009c88 <__multadd>
 8009422:	4601      	mov	r1, r0
 8009424:	4604      	mov	r4, r0
 8009426:	9803      	ldr	r0, [sp, #12]
 8009428:	f000 fe3e 	bl	800a0a8 <__mcmp>
 800942c:	2800      	cmp	r0, #0
 800942e:	f77f ada3 	ble.w	8008f78 <_dtoa_r+0x498>
 8009432:	4656      	mov	r6, sl
 8009434:	2331      	movs	r3, #49	@ 0x31
 8009436:	f108 0801 	add.w	r8, r8, #1
 800943a:	f806 3b01 	strb.w	r3, [r6], #1
 800943e:	e59f      	b.n	8008f80 <_dtoa_r+0x4a0>
 8009440:	46b8      	mov	r8, r7
 8009442:	9c08      	ldr	r4, [sp, #32]
 8009444:	4625      	mov	r5, r4
 8009446:	e7f4      	b.n	8009432 <_dtoa_r+0x952>
 8009448:	f8dd b020 	ldr.w	fp, [sp, #32]
 800944c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800944e:	2b00      	cmp	r3, #0
 8009450:	f000 8101 	beq.w	8009656 <_dtoa_r+0xb76>
 8009454:	2e00      	cmp	r6, #0
 8009456:	dd05      	ble.n	8009464 <_dtoa_r+0x984>
 8009458:	4629      	mov	r1, r5
 800945a:	4632      	mov	r2, r6
 800945c:	4648      	mov	r0, r9
 800945e:	f000 fdb7 	bl	8009fd0 <__lshift>
 8009462:	4605      	mov	r5, r0
 8009464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009466:	2b00      	cmp	r3, #0
 8009468:	d05c      	beq.n	8009524 <_dtoa_r+0xa44>
 800946a:	4648      	mov	r0, r9
 800946c:	6869      	ldr	r1, [r5, #4]
 800946e:	f000 fba9 	bl	8009bc4 <_Balloc>
 8009472:	4606      	mov	r6, r0
 8009474:	b928      	cbnz	r0, 8009482 <_dtoa_r+0x9a2>
 8009476:	4602      	mov	r2, r0
 8009478:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800947c:	4b80      	ldr	r3, [pc, #512]	@ (8009680 <_dtoa_r+0xba0>)
 800947e:	f7ff bb43 	b.w	8008b08 <_dtoa_r+0x28>
 8009482:	692a      	ldr	r2, [r5, #16]
 8009484:	f105 010c 	add.w	r1, r5, #12
 8009488:	3202      	adds	r2, #2
 800948a:	0092      	lsls	r2, r2, #2
 800948c:	300c      	adds	r0, #12
 800948e:	f001 f8c5 	bl	800a61c <memcpy>
 8009492:	2201      	movs	r2, #1
 8009494:	4631      	mov	r1, r6
 8009496:	4648      	mov	r0, r9
 8009498:	f000 fd9a 	bl	8009fd0 <__lshift>
 800949c:	462f      	mov	r7, r5
 800949e:	4605      	mov	r5, r0
 80094a0:	f10a 0301 	add.w	r3, sl, #1
 80094a4:	9304      	str	r3, [sp, #16]
 80094a6:	eb0a 030b 	add.w	r3, sl, fp
 80094aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80094ac:	9b06      	ldr	r3, [sp, #24]
 80094ae:	f003 0301 	and.w	r3, r3, #1
 80094b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80094b4:	9b04      	ldr	r3, [sp, #16]
 80094b6:	4621      	mov	r1, r4
 80094b8:	9803      	ldr	r0, [sp, #12]
 80094ba:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80094be:	f7ff fa85 	bl	80089cc <quorem>
 80094c2:	4603      	mov	r3, r0
 80094c4:	4639      	mov	r1, r7
 80094c6:	3330      	adds	r3, #48	@ 0x30
 80094c8:	9006      	str	r0, [sp, #24]
 80094ca:	9803      	ldr	r0, [sp, #12]
 80094cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80094ce:	f000 fdeb 	bl	800a0a8 <__mcmp>
 80094d2:	462a      	mov	r2, r5
 80094d4:	9008      	str	r0, [sp, #32]
 80094d6:	4621      	mov	r1, r4
 80094d8:	4648      	mov	r0, r9
 80094da:	f000 fe01 	bl	800a0e0 <__mdiff>
 80094de:	68c2      	ldr	r2, [r0, #12]
 80094e0:	4606      	mov	r6, r0
 80094e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094e4:	bb02      	cbnz	r2, 8009528 <_dtoa_r+0xa48>
 80094e6:	4601      	mov	r1, r0
 80094e8:	9803      	ldr	r0, [sp, #12]
 80094ea:	f000 fddd 	bl	800a0a8 <__mcmp>
 80094ee:	4602      	mov	r2, r0
 80094f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094f2:	4631      	mov	r1, r6
 80094f4:	4648      	mov	r0, r9
 80094f6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80094fa:	f000 fba3 	bl	8009c44 <_Bfree>
 80094fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009500:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009502:	9e04      	ldr	r6, [sp, #16]
 8009504:	ea42 0103 	orr.w	r1, r2, r3
 8009508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800950a:	4319      	orrs	r1, r3
 800950c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800950e:	d10d      	bne.n	800952c <_dtoa_r+0xa4c>
 8009510:	2b39      	cmp	r3, #57	@ 0x39
 8009512:	d027      	beq.n	8009564 <_dtoa_r+0xa84>
 8009514:	9a08      	ldr	r2, [sp, #32]
 8009516:	2a00      	cmp	r2, #0
 8009518:	dd01      	ble.n	800951e <_dtoa_r+0xa3e>
 800951a:	9b06      	ldr	r3, [sp, #24]
 800951c:	3331      	adds	r3, #49	@ 0x31
 800951e:	f88b 3000 	strb.w	r3, [fp]
 8009522:	e52e      	b.n	8008f82 <_dtoa_r+0x4a2>
 8009524:	4628      	mov	r0, r5
 8009526:	e7b9      	b.n	800949c <_dtoa_r+0x9bc>
 8009528:	2201      	movs	r2, #1
 800952a:	e7e2      	b.n	80094f2 <_dtoa_r+0xa12>
 800952c:	9908      	ldr	r1, [sp, #32]
 800952e:	2900      	cmp	r1, #0
 8009530:	db04      	blt.n	800953c <_dtoa_r+0xa5c>
 8009532:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8009534:	4301      	orrs	r1, r0
 8009536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009538:	4301      	orrs	r1, r0
 800953a:	d120      	bne.n	800957e <_dtoa_r+0xa9e>
 800953c:	2a00      	cmp	r2, #0
 800953e:	ddee      	ble.n	800951e <_dtoa_r+0xa3e>
 8009540:	2201      	movs	r2, #1
 8009542:	9903      	ldr	r1, [sp, #12]
 8009544:	4648      	mov	r0, r9
 8009546:	9304      	str	r3, [sp, #16]
 8009548:	f000 fd42 	bl	8009fd0 <__lshift>
 800954c:	4621      	mov	r1, r4
 800954e:	9003      	str	r0, [sp, #12]
 8009550:	f000 fdaa 	bl	800a0a8 <__mcmp>
 8009554:	2800      	cmp	r0, #0
 8009556:	9b04      	ldr	r3, [sp, #16]
 8009558:	dc02      	bgt.n	8009560 <_dtoa_r+0xa80>
 800955a:	d1e0      	bne.n	800951e <_dtoa_r+0xa3e>
 800955c:	07da      	lsls	r2, r3, #31
 800955e:	d5de      	bpl.n	800951e <_dtoa_r+0xa3e>
 8009560:	2b39      	cmp	r3, #57	@ 0x39
 8009562:	d1da      	bne.n	800951a <_dtoa_r+0xa3a>
 8009564:	2339      	movs	r3, #57	@ 0x39
 8009566:	f88b 3000 	strb.w	r3, [fp]
 800956a:	4633      	mov	r3, r6
 800956c:	461e      	mov	r6, r3
 800956e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009572:	3b01      	subs	r3, #1
 8009574:	2a39      	cmp	r2, #57	@ 0x39
 8009576:	d04e      	beq.n	8009616 <_dtoa_r+0xb36>
 8009578:	3201      	adds	r2, #1
 800957a:	701a      	strb	r2, [r3, #0]
 800957c:	e501      	b.n	8008f82 <_dtoa_r+0x4a2>
 800957e:	2a00      	cmp	r2, #0
 8009580:	dd03      	ble.n	800958a <_dtoa_r+0xaaa>
 8009582:	2b39      	cmp	r3, #57	@ 0x39
 8009584:	d0ee      	beq.n	8009564 <_dtoa_r+0xa84>
 8009586:	3301      	adds	r3, #1
 8009588:	e7c9      	b.n	800951e <_dtoa_r+0xa3e>
 800958a:	9a04      	ldr	r2, [sp, #16]
 800958c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800958e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009592:	428a      	cmp	r2, r1
 8009594:	d028      	beq.n	80095e8 <_dtoa_r+0xb08>
 8009596:	2300      	movs	r3, #0
 8009598:	220a      	movs	r2, #10
 800959a:	9903      	ldr	r1, [sp, #12]
 800959c:	4648      	mov	r0, r9
 800959e:	f000 fb73 	bl	8009c88 <__multadd>
 80095a2:	42af      	cmp	r7, r5
 80095a4:	9003      	str	r0, [sp, #12]
 80095a6:	f04f 0300 	mov.w	r3, #0
 80095aa:	f04f 020a 	mov.w	r2, #10
 80095ae:	4639      	mov	r1, r7
 80095b0:	4648      	mov	r0, r9
 80095b2:	d107      	bne.n	80095c4 <_dtoa_r+0xae4>
 80095b4:	f000 fb68 	bl	8009c88 <__multadd>
 80095b8:	4607      	mov	r7, r0
 80095ba:	4605      	mov	r5, r0
 80095bc:	9b04      	ldr	r3, [sp, #16]
 80095be:	3301      	adds	r3, #1
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	e777      	b.n	80094b4 <_dtoa_r+0x9d4>
 80095c4:	f000 fb60 	bl	8009c88 <__multadd>
 80095c8:	4629      	mov	r1, r5
 80095ca:	4607      	mov	r7, r0
 80095cc:	2300      	movs	r3, #0
 80095ce:	220a      	movs	r2, #10
 80095d0:	4648      	mov	r0, r9
 80095d2:	f000 fb59 	bl	8009c88 <__multadd>
 80095d6:	4605      	mov	r5, r0
 80095d8:	e7f0      	b.n	80095bc <_dtoa_r+0xadc>
 80095da:	f1bb 0f00 	cmp.w	fp, #0
 80095de:	bfcc      	ite	gt
 80095e0:	465e      	movgt	r6, fp
 80095e2:	2601      	movle	r6, #1
 80095e4:	2700      	movs	r7, #0
 80095e6:	4456      	add	r6, sl
 80095e8:	2201      	movs	r2, #1
 80095ea:	9903      	ldr	r1, [sp, #12]
 80095ec:	4648      	mov	r0, r9
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	f000 fcee 	bl	8009fd0 <__lshift>
 80095f4:	4621      	mov	r1, r4
 80095f6:	9003      	str	r0, [sp, #12]
 80095f8:	f000 fd56 	bl	800a0a8 <__mcmp>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	dcb4      	bgt.n	800956a <_dtoa_r+0xa8a>
 8009600:	d102      	bne.n	8009608 <_dtoa_r+0xb28>
 8009602:	9b04      	ldr	r3, [sp, #16]
 8009604:	07db      	lsls	r3, r3, #31
 8009606:	d4b0      	bmi.n	800956a <_dtoa_r+0xa8a>
 8009608:	4633      	mov	r3, r6
 800960a:	461e      	mov	r6, r3
 800960c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009610:	2a30      	cmp	r2, #48	@ 0x30
 8009612:	d0fa      	beq.n	800960a <_dtoa_r+0xb2a>
 8009614:	e4b5      	b.n	8008f82 <_dtoa_r+0x4a2>
 8009616:	459a      	cmp	sl, r3
 8009618:	d1a8      	bne.n	800956c <_dtoa_r+0xa8c>
 800961a:	2331      	movs	r3, #49	@ 0x31
 800961c:	f108 0801 	add.w	r8, r8, #1
 8009620:	f88a 3000 	strb.w	r3, [sl]
 8009624:	e4ad      	b.n	8008f82 <_dtoa_r+0x4a2>
 8009626:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009628:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009684 <_dtoa_r+0xba4>
 800962c:	b11b      	cbz	r3, 8009636 <_dtoa_r+0xb56>
 800962e:	f10a 0308 	add.w	r3, sl, #8
 8009632:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009634:	6013      	str	r3, [r2, #0]
 8009636:	4650      	mov	r0, sl
 8009638:	b017      	add	sp, #92	@ 0x5c
 800963a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009640:	2b01      	cmp	r3, #1
 8009642:	f77f ae2e 	ble.w	80092a2 <_dtoa_r+0x7c2>
 8009646:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009648:	930a      	str	r3, [sp, #40]	@ 0x28
 800964a:	2001      	movs	r0, #1
 800964c:	e64d      	b.n	80092ea <_dtoa_r+0x80a>
 800964e:	f1bb 0f00 	cmp.w	fp, #0
 8009652:	f77f aed9 	ble.w	8009408 <_dtoa_r+0x928>
 8009656:	4656      	mov	r6, sl
 8009658:	4621      	mov	r1, r4
 800965a:	9803      	ldr	r0, [sp, #12]
 800965c:	f7ff f9b6 	bl	80089cc <quorem>
 8009660:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009664:	f806 3b01 	strb.w	r3, [r6], #1
 8009668:	eba6 020a 	sub.w	r2, r6, sl
 800966c:	4593      	cmp	fp, r2
 800966e:	ddb4      	ble.n	80095da <_dtoa_r+0xafa>
 8009670:	2300      	movs	r3, #0
 8009672:	220a      	movs	r2, #10
 8009674:	4648      	mov	r0, r9
 8009676:	9903      	ldr	r1, [sp, #12]
 8009678:	f000 fb06 	bl	8009c88 <__multadd>
 800967c:	9003      	str	r0, [sp, #12]
 800967e:	e7eb      	b.n	8009658 <_dtoa_r+0xb78>
 8009680:	0800a96c 	.word	0x0800a96c
 8009684:	0800a8f0 	.word	0x0800a8f0

08009688 <__sfputc_r>:
 8009688:	6893      	ldr	r3, [r2, #8]
 800968a:	b410      	push	{r4}
 800968c:	3b01      	subs	r3, #1
 800968e:	2b00      	cmp	r3, #0
 8009690:	6093      	str	r3, [r2, #8]
 8009692:	da07      	bge.n	80096a4 <__sfputc_r+0x1c>
 8009694:	6994      	ldr	r4, [r2, #24]
 8009696:	42a3      	cmp	r3, r4
 8009698:	db01      	blt.n	800969e <__sfputc_r+0x16>
 800969a:	290a      	cmp	r1, #10
 800969c:	d102      	bne.n	80096a4 <__sfputc_r+0x1c>
 800969e:	bc10      	pop	{r4}
 80096a0:	f000 be4d 	b.w	800a33e <__swbuf_r>
 80096a4:	6813      	ldr	r3, [r2, #0]
 80096a6:	1c58      	adds	r0, r3, #1
 80096a8:	6010      	str	r0, [r2, #0]
 80096aa:	7019      	strb	r1, [r3, #0]
 80096ac:	4608      	mov	r0, r1
 80096ae:	bc10      	pop	{r4}
 80096b0:	4770      	bx	lr

080096b2 <__sfputs_r>:
 80096b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b4:	4606      	mov	r6, r0
 80096b6:	460f      	mov	r7, r1
 80096b8:	4614      	mov	r4, r2
 80096ba:	18d5      	adds	r5, r2, r3
 80096bc:	42ac      	cmp	r4, r5
 80096be:	d101      	bne.n	80096c4 <__sfputs_r+0x12>
 80096c0:	2000      	movs	r0, #0
 80096c2:	e007      	b.n	80096d4 <__sfputs_r+0x22>
 80096c4:	463a      	mov	r2, r7
 80096c6:	4630      	mov	r0, r6
 80096c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096cc:	f7ff ffdc 	bl	8009688 <__sfputc_r>
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d1f3      	bne.n	80096bc <__sfputs_r+0xa>
 80096d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096d8 <_vfiprintf_r>:
 80096d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096dc:	460d      	mov	r5, r1
 80096de:	4614      	mov	r4, r2
 80096e0:	4698      	mov	r8, r3
 80096e2:	4606      	mov	r6, r0
 80096e4:	b09d      	sub	sp, #116	@ 0x74
 80096e6:	b118      	cbz	r0, 80096f0 <_vfiprintf_r+0x18>
 80096e8:	6a03      	ldr	r3, [r0, #32]
 80096ea:	b90b      	cbnz	r3, 80096f0 <_vfiprintf_r+0x18>
 80096ec:	f7ff f878 	bl	80087e0 <__sinit>
 80096f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096f2:	07d9      	lsls	r1, r3, #31
 80096f4:	d405      	bmi.n	8009702 <_vfiprintf_r+0x2a>
 80096f6:	89ab      	ldrh	r3, [r5, #12]
 80096f8:	059a      	lsls	r2, r3, #22
 80096fa:	d402      	bmi.n	8009702 <_vfiprintf_r+0x2a>
 80096fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096fe:	f7ff f948 	bl	8008992 <__retarget_lock_acquire_recursive>
 8009702:	89ab      	ldrh	r3, [r5, #12]
 8009704:	071b      	lsls	r3, r3, #28
 8009706:	d501      	bpl.n	800970c <_vfiprintf_r+0x34>
 8009708:	692b      	ldr	r3, [r5, #16]
 800970a:	b99b      	cbnz	r3, 8009734 <_vfiprintf_r+0x5c>
 800970c:	4629      	mov	r1, r5
 800970e:	4630      	mov	r0, r6
 8009710:	f000 fe54 	bl	800a3bc <__swsetup_r>
 8009714:	b170      	cbz	r0, 8009734 <_vfiprintf_r+0x5c>
 8009716:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009718:	07dc      	lsls	r4, r3, #31
 800971a:	d504      	bpl.n	8009726 <_vfiprintf_r+0x4e>
 800971c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009720:	b01d      	add	sp, #116	@ 0x74
 8009722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009726:	89ab      	ldrh	r3, [r5, #12]
 8009728:	0598      	lsls	r0, r3, #22
 800972a:	d4f7      	bmi.n	800971c <_vfiprintf_r+0x44>
 800972c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800972e:	f7ff f931 	bl	8008994 <__retarget_lock_release_recursive>
 8009732:	e7f3      	b.n	800971c <_vfiprintf_r+0x44>
 8009734:	2300      	movs	r3, #0
 8009736:	9309      	str	r3, [sp, #36]	@ 0x24
 8009738:	2320      	movs	r3, #32
 800973a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800973e:	2330      	movs	r3, #48	@ 0x30
 8009740:	f04f 0901 	mov.w	r9, #1
 8009744:	f8cd 800c 	str.w	r8, [sp, #12]
 8009748:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80098f4 <_vfiprintf_r+0x21c>
 800974c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009750:	4623      	mov	r3, r4
 8009752:	469a      	mov	sl, r3
 8009754:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009758:	b10a      	cbz	r2, 800975e <_vfiprintf_r+0x86>
 800975a:	2a25      	cmp	r2, #37	@ 0x25
 800975c:	d1f9      	bne.n	8009752 <_vfiprintf_r+0x7a>
 800975e:	ebba 0b04 	subs.w	fp, sl, r4
 8009762:	d00b      	beq.n	800977c <_vfiprintf_r+0xa4>
 8009764:	465b      	mov	r3, fp
 8009766:	4622      	mov	r2, r4
 8009768:	4629      	mov	r1, r5
 800976a:	4630      	mov	r0, r6
 800976c:	f7ff ffa1 	bl	80096b2 <__sfputs_r>
 8009770:	3001      	adds	r0, #1
 8009772:	f000 80a7 	beq.w	80098c4 <_vfiprintf_r+0x1ec>
 8009776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009778:	445a      	add	r2, fp
 800977a:	9209      	str	r2, [sp, #36]	@ 0x24
 800977c:	f89a 3000 	ldrb.w	r3, [sl]
 8009780:	2b00      	cmp	r3, #0
 8009782:	f000 809f 	beq.w	80098c4 <_vfiprintf_r+0x1ec>
 8009786:	2300      	movs	r3, #0
 8009788:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800978c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009790:	f10a 0a01 	add.w	sl, sl, #1
 8009794:	9304      	str	r3, [sp, #16]
 8009796:	9307      	str	r3, [sp, #28]
 8009798:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800979c:	931a      	str	r3, [sp, #104]	@ 0x68
 800979e:	4654      	mov	r4, sl
 80097a0:	2205      	movs	r2, #5
 80097a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097a6:	4853      	ldr	r0, [pc, #332]	@ (80098f4 <_vfiprintf_r+0x21c>)
 80097a8:	f7ff f902 	bl	80089b0 <memchr>
 80097ac:	9a04      	ldr	r2, [sp, #16]
 80097ae:	b9d8      	cbnz	r0, 80097e8 <_vfiprintf_r+0x110>
 80097b0:	06d1      	lsls	r1, r2, #27
 80097b2:	bf44      	itt	mi
 80097b4:	2320      	movmi	r3, #32
 80097b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097ba:	0713      	lsls	r3, r2, #28
 80097bc:	bf44      	itt	mi
 80097be:	232b      	movmi	r3, #43	@ 0x2b
 80097c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097c4:	f89a 3000 	ldrb.w	r3, [sl]
 80097c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80097ca:	d015      	beq.n	80097f8 <_vfiprintf_r+0x120>
 80097cc:	4654      	mov	r4, sl
 80097ce:	2000      	movs	r0, #0
 80097d0:	f04f 0c0a 	mov.w	ip, #10
 80097d4:	9a07      	ldr	r2, [sp, #28]
 80097d6:	4621      	mov	r1, r4
 80097d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097dc:	3b30      	subs	r3, #48	@ 0x30
 80097de:	2b09      	cmp	r3, #9
 80097e0:	d94b      	bls.n	800987a <_vfiprintf_r+0x1a2>
 80097e2:	b1b0      	cbz	r0, 8009812 <_vfiprintf_r+0x13a>
 80097e4:	9207      	str	r2, [sp, #28]
 80097e6:	e014      	b.n	8009812 <_vfiprintf_r+0x13a>
 80097e8:	eba0 0308 	sub.w	r3, r0, r8
 80097ec:	fa09 f303 	lsl.w	r3, r9, r3
 80097f0:	4313      	orrs	r3, r2
 80097f2:	46a2      	mov	sl, r4
 80097f4:	9304      	str	r3, [sp, #16]
 80097f6:	e7d2      	b.n	800979e <_vfiprintf_r+0xc6>
 80097f8:	9b03      	ldr	r3, [sp, #12]
 80097fa:	1d19      	adds	r1, r3, #4
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	9103      	str	r1, [sp, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	bfbb      	ittet	lt
 8009804:	425b      	neglt	r3, r3
 8009806:	f042 0202 	orrlt.w	r2, r2, #2
 800980a:	9307      	strge	r3, [sp, #28]
 800980c:	9307      	strlt	r3, [sp, #28]
 800980e:	bfb8      	it	lt
 8009810:	9204      	strlt	r2, [sp, #16]
 8009812:	7823      	ldrb	r3, [r4, #0]
 8009814:	2b2e      	cmp	r3, #46	@ 0x2e
 8009816:	d10a      	bne.n	800982e <_vfiprintf_r+0x156>
 8009818:	7863      	ldrb	r3, [r4, #1]
 800981a:	2b2a      	cmp	r3, #42	@ 0x2a
 800981c:	d132      	bne.n	8009884 <_vfiprintf_r+0x1ac>
 800981e:	9b03      	ldr	r3, [sp, #12]
 8009820:	3402      	adds	r4, #2
 8009822:	1d1a      	adds	r2, r3, #4
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	9203      	str	r2, [sp, #12]
 8009828:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800982c:	9305      	str	r3, [sp, #20]
 800982e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80098f8 <_vfiprintf_r+0x220>
 8009832:	2203      	movs	r2, #3
 8009834:	4650      	mov	r0, sl
 8009836:	7821      	ldrb	r1, [r4, #0]
 8009838:	f7ff f8ba 	bl	80089b0 <memchr>
 800983c:	b138      	cbz	r0, 800984e <_vfiprintf_r+0x176>
 800983e:	2240      	movs	r2, #64	@ 0x40
 8009840:	9b04      	ldr	r3, [sp, #16]
 8009842:	eba0 000a 	sub.w	r0, r0, sl
 8009846:	4082      	lsls	r2, r0
 8009848:	4313      	orrs	r3, r2
 800984a:	3401      	adds	r4, #1
 800984c:	9304      	str	r3, [sp, #16]
 800984e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009852:	2206      	movs	r2, #6
 8009854:	4829      	ldr	r0, [pc, #164]	@ (80098fc <_vfiprintf_r+0x224>)
 8009856:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800985a:	f7ff f8a9 	bl	80089b0 <memchr>
 800985e:	2800      	cmp	r0, #0
 8009860:	d03f      	beq.n	80098e2 <_vfiprintf_r+0x20a>
 8009862:	4b27      	ldr	r3, [pc, #156]	@ (8009900 <_vfiprintf_r+0x228>)
 8009864:	bb1b      	cbnz	r3, 80098ae <_vfiprintf_r+0x1d6>
 8009866:	9b03      	ldr	r3, [sp, #12]
 8009868:	3307      	adds	r3, #7
 800986a:	f023 0307 	bic.w	r3, r3, #7
 800986e:	3308      	adds	r3, #8
 8009870:	9303      	str	r3, [sp, #12]
 8009872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009874:	443b      	add	r3, r7
 8009876:	9309      	str	r3, [sp, #36]	@ 0x24
 8009878:	e76a      	b.n	8009750 <_vfiprintf_r+0x78>
 800987a:	460c      	mov	r4, r1
 800987c:	2001      	movs	r0, #1
 800987e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009882:	e7a8      	b.n	80097d6 <_vfiprintf_r+0xfe>
 8009884:	2300      	movs	r3, #0
 8009886:	f04f 0c0a 	mov.w	ip, #10
 800988a:	4619      	mov	r1, r3
 800988c:	3401      	adds	r4, #1
 800988e:	9305      	str	r3, [sp, #20]
 8009890:	4620      	mov	r0, r4
 8009892:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009896:	3a30      	subs	r2, #48	@ 0x30
 8009898:	2a09      	cmp	r2, #9
 800989a:	d903      	bls.n	80098a4 <_vfiprintf_r+0x1cc>
 800989c:	2b00      	cmp	r3, #0
 800989e:	d0c6      	beq.n	800982e <_vfiprintf_r+0x156>
 80098a0:	9105      	str	r1, [sp, #20]
 80098a2:	e7c4      	b.n	800982e <_vfiprintf_r+0x156>
 80098a4:	4604      	mov	r4, r0
 80098a6:	2301      	movs	r3, #1
 80098a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80098ac:	e7f0      	b.n	8009890 <_vfiprintf_r+0x1b8>
 80098ae:	ab03      	add	r3, sp, #12
 80098b0:	9300      	str	r3, [sp, #0]
 80098b2:	462a      	mov	r2, r5
 80098b4:	4630      	mov	r0, r6
 80098b6:	4b13      	ldr	r3, [pc, #76]	@ (8009904 <_vfiprintf_r+0x22c>)
 80098b8:	a904      	add	r1, sp, #16
 80098ba:	f7fe fb49 	bl	8007f50 <_printf_float>
 80098be:	4607      	mov	r7, r0
 80098c0:	1c78      	adds	r0, r7, #1
 80098c2:	d1d6      	bne.n	8009872 <_vfiprintf_r+0x19a>
 80098c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098c6:	07d9      	lsls	r1, r3, #31
 80098c8:	d405      	bmi.n	80098d6 <_vfiprintf_r+0x1fe>
 80098ca:	89ab      	ldrh	r3, [r5, #12]
 80098cc:	059a      	lsls	r2, r3, #22
 80098ce:	d402      	bmi.n	80098d6 <_vfiprintf_r+0x1fe>
 80098d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098d2:	f7ff f85f 	bl	8008994 <__retarget_lock_release_recursive>
 80098d6:	89ab      	ldrh	r3, [r5, #12]
 80098d8:	065b      	lsls	r3, r3, #25
 80098da:	f53f af1f 	bmi.w	800971c <_vfiprintf_r+0x44>
 80098de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098e0:	e71e      	b.n	8009720 <_vfiprintf_r+0x48>
 80098e2:	ab03      	add	r3, sp, #12
 80098e4:	9300      	str	r3, [sp, #0]
 80098e6:	462a      	mov	r2, r5
 80098e8:	4630      	mov	r0, r6
 80098ea:	4b06      	ldr	r3, [pc, #24]	@ (8009904 <_vfiprintf_r+0x22c>)
 80098ec:	a904      	add	r1, sp, #16
 80098ee:	f7fe fdcd 	bl	800848c <_printf_i>
 80098f2:	e7e4      	b.n	80098be <_vfiprintf_r+0x1e6>
 80098f4:	0800a97d 	.word	0x0800a97d
 80098f8:	0800a983 	.word	0x0800a983
 80098fc:	0800a987 	.word	0x0800a987
 8009900:	08007f51 	.word	0x08007f51
 8009904:	080096b3 	.word	0x080096b3

08009908 <malloc>:
 8009908:	4b02      	ldr	r3, [pc, #8]	@ (8009914 <malloc+0xc>)
 800990a:	4601      	mov	r1, r0
 800990c:	6818      	ldr	r0, [r3, #0]
 800990e:	f000 b825 	b.w	800995c <_malloc_r>
 8009912:	bf00      	nop
 8009914:	20000020 	.word	0x20000020

08009918 <sbrk_aligned>:
 8009918:	b570      	push	{r4, r5, r6, lr}
 800991a:	4e0f      	ldr	r6, [pc, #60]	@ (8009958 <sbrk_aligned+0x40>)
 800991c:	460c      	mov	r4, r1
 800991e:	6831      	ldr	r1, [r6, #0]
 8009920:	4605      	mov	r5, r0
 8009922:	b911      	cbnz	r1, 800992a <sbrk_aligned+0x12>
 8009924:	f000 fe36 	bl	800a594 <_sbrk_r>
 8009928:	6030      	str	r0, [r6, #0]
 800992a:	4621      	mov	r1, r4
 800992c:	4628      	mov	r0, r5
 800992e:	f000 fe31 	bl	800a594 <_sbrk_r>
 8009932:	1c43      	adds	r3, r0, #1
 8009934:	d103      	bne.n	800993e <sbrk_aligned+0x26>
 8009936:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800993a:	4620      	mov	r0, r4
 800993c:	bd70      	pop	{r4, r5, r6, pc}
 800993e:	1cc4      	adds	r4, r0, #3
 8009940:	f024 0403 	bic.w	r4, r4, #3
 8009944:	42a0      	cmp	r0, r4
 8009946:	d0f8      	beq.n	800993a <sbrk_aligned+0x22>
 8009948:	1a21      	subs	r1, r4, r0
 800994a:	4628      	mov	r0, r5
 800994c:	f000 fe22 	bl	800a594 <_sbrk_r>
 8009950:	3001      	adds	r0, #1
 8009952:	d1f2      	bne.n	800993a <sbrk_aligned+0x22>
 8009954:	e7ef      	b.n	8009936 <sbrk_aligned+0x1e>
 8009956:	bf00      	nop
 8009958:	20000784 	.word	0x20000784

0800995c <_malloc_r>:
 800995c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009960:	1ccd      	adds	r5, r1, #3
 8009962:	f025 0503 	bic.w	r5, r5, #3
 8009966:	3508      	adds	r5, #8
 8009968:	2d0c      	cmp	r5, #12
 800996a:	bf38      	it	cc
 800996c:	250c      	movcc	r5, #12
 800996e:	2d00      	cmp	r5, #0
 8009970:	4606      	mov	r6, r0
 8009972:	db01      	blt.n	8009978 <_malloc_r+0x1c>
 8009974:	42a9      	cmp	r1, r5
 8009976:	d904      	bls.n	8009982 <_malloc_r+0x26>
 8009978:	230c      	movs	r3, #12
 800997a:	6033      	str	r3, [r6, #0]
 800997c:	2000      	movs	r0, #0
 800997e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009982:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a58 <_malloc_r+0xfc>
 8009986:	f000 f911 	bl	8009bac <__malloc_lock>
 800998a:	f8d8 3000 	ldr.w	r3, [r8]
 800998e:	461c      	mov	r4, r3
 8009990:	bb44      	cbnz	r4, 80099e4 <_malloc_r+0x88>
 8009992:	4629      	mov	r1, r5
 8009994:	4630      	mov	r0, r6
 8009996:	f7ff ffbf 	bl	8009918 <sbrk_aligned>
 800999a:	1c43      	adds	r3, r0, #1
 800999c:	4604      	mov	r4, r0
 800999e:	d158      	bne.n	8009a52 <_malloc_r+0xf6>
 80099a0:	f8d8 4000 	ldr.w	r4, [r8]
 80099a4:	4627      	mov	r7, r4
 80099a6:	2f00      	cmp	r7, #0
 80099a8:	d143      	bne.n	8009a32 <_malloc_r+0xd6>
 80099aa:	2c00      	cmp	r4, #0
 80099ac:	d04b      	beq.n	8009a46 <_malloc_r+0xea>
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	4639      	mov	r1, r7
 80099b2:	4630      	mov	r0, r6
 80099b4:	eb04 0903 	add.w	r9, r4, r3
 80099b8:	f000 fdec 	bl	800a594 <_sbrk_r>
 80099bc:	4581      	cmp	r9, r0
 80099be:	d142      	bne.n	8009a46 <_malloc_r+0xea>
 80099c0:	6821      	ldr	r1, [r4, #0]
 80099c2:	4630      	mov	r0, r6
 80099c4:	1a6d      	subs	r5, r5, r1
 80099c6:	4629      	mov	r1, r5
 80099c8:	f7ff ffa6 	bl	8009918 <sbrk_aligned>
 80099cc:	3001      	adds	r0, #1
 80099ce:	d03a      	beq.n	8009a46 <_malloc_r+0xea>
 80099d0:	6823      	ldr	r3, [r4, #0]
 80099d2:	442b      	add	r3, r5
 80099d4:	6023      	str	r3, [r4, #0]
 80099d6:	f8d8 3000 	ldr.w	r3, [r8]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	bb62      	cbnz	r2, 8009a38 <_malloc_r+0xdc>
 80099de:	f8c8 7000 	str.w	r7, [r8]
 80099e2:	e00f      	b.n	8009a04 <_malloc_r+0xa8>
 80099e4:	6822      	ldr	r2, [r4, #0]
 80099e6:	1b52      	subs	r2, r2, r5
 80099e8:	d420      	bmi.n	8009a2c <_malloc_r+0xd0>
 80099ea:	2a0b      	cmp	r2, #11
 80099ec:	d917      	bls.n	8009a1e <_malloc_r+0xc2>
 80099ee:	1961      	adds	r1, r4, r5
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	6025      	str	r5, [r4, #0]
 80099f4:	bf18      	it	ne
 80099f6:	6059      	strne	r1, [r3, #4]
 80099f8:	6863      	ldr	r3, [r4, #4]
 80099fa:	bf08      	it	eq
 80099fc:	f8c8 1000 	streq.w	r1, [r8]
 8009a00:	5162      	str	r2, [r4, r5]
 8009a02:	604b      	str	r3, [r1, #4]
 8009a04:	4630      	mov	r0, r6
 8009a06:	f000 f8d7 	bl	8009bb8 <__malloc_unlock>
 8009a0a:	f104 000b 	add.w	r0, r4, #11
 8009a0e:	1d23      	adds	r3, r4, #4
 8009a10:	f020 0007 	bic.w	r0, r0, #7
 8009a14:	1ac2      	subs	r2, r0, r3
 8009a16:	bf1c      	itt	ne
 8009a18:	1a1b      	subne	r3, r3, r0
 8009a1a:	50a3      	strne	r3, [r4, r2]
 8009a1c:	e7af      	b.n	800997e <_malloc_r+0x22>
 8009a1e:	6862      	ldr	r2, [r4, #4]
 8009a20:	42a3      	cmp	r3, r4
 8009a22:	bf0c      	ite	eq
 8009a24:	f8c8 2000 	streq.w	r2, [r8]
 8009a28:	605a      	strne	r2, [r3, #4]
 8009a2a:	e7eb      	b.n	8009a04 <_malloc_r+0xa8>
 8009a2c:	4623      	mov	r3, r4
 8009a2e:	6864      	ldr	r4, [r4, #4]
 8009a30:	e7ae      	b.n	8009990 <_malloc_r+0x34>
 8009a32:	463c      	mov	r4, r7
 8009a34:	687f      	ldr	r7, [r7, #4]
 8009a36:	e7b6      	b.n	80099a6 <_malloc_r+0x4a>
 8009a38:	461a      	mov	r2, r3
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	42a3      	cmp	r3, r4
 8009a3e:	d1fb      	bne.n	8009a38 <_malloc_r+0xdc>
 8009a40:	2300      	movs	r3, #0
 8009a42:	6053      	str	r3, [r2, #4]
 8009a44:	e7de      	b.n	8009a04 <_malloc_r+0xa8>
 8009a46:	230c      	movs	r3, #12
 8009a48:	4630      	mov	r0, r6
 8009a4a:	6033      	str	r3, [r6, #0]
 8009a4c:	f000 f8b4 	bl	8009bb8 <__malloc_unlock>
 8009a50:	e794      	b.n	800997c <_malloc_r+0x20>
 8009a52:	6005      	str	r5, [r0, #0]
 8009a54:	e7d6      	b.n	8009a04 <_malloc_r+0xa8>
 8009a56:	bf00      	nop
 8009a58:	20000788 	.word	0x20000788

08009a5c <__sflush_r>:
 8009a5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a62:	0716      	lsls	r6, r2, #28
 8009a64:	4605      	mov	r5, r0
 8009a66:	460c      	mov	r4, r1
 8009a68:	d454      	bmi.n	8009b14 <__sflush_r+0xb8>
 8009a6a:	684b      	ldr	r3, [r1, #4]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	dc02      	bgt.n	8009a76 <__sflush_r+0x1a>
 8009a70:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	dd48      	ble.n	8009b08 <__sflush_r+0xac>
 8009a76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a78:	2e00      	cmp	r6, #0
 8009a7a:	d045      	beq.n	8009b08 <__sflush_r+0xac>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a82:	682f      	ldr	r7, [r5, #0]
 8009a84:	6a21      	ldr	r1, [r4, #32]
 8009a86:	602b      	str	r3, [r5, #0]
 8009a88:	d030      	beq.n	8009aec <__sflush_r+0x90>
 8009a8a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a8c:	89a3      	ldrh	r3, [r4, #12]
 8009a8e:	0759      	lsls	r1, r3, #29
 8009a90:	d505      	bpl.n	8009a9e <__sflush_r+0x42>
 8009a92:	6863      	ldr	r3, [r4, #4]
 8009a94:	1ad2      	subs	r2, r2, r3
 8009a96:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a98:	b10b      	cbz	r3, 8009a9e <__sflush_r+0x42>
 8009a9a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a9c:	1ad2      	subs	r2, r2, r3
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009aa4:	6a21      	ldr	r1, [r4, #32]
 8009aa6:	47b0      	blx	r6
 8009aa8:	1c43      	adds	r3, r0, #1
 8009aaa:	89a3      	ldrh	r3, [r4, #12]
 8009aac:	d106      	bne.n	8009abc <__sflush_r+0x60>
 8009aae:	6829      	ldr	r1, [r5, #0]
 8009ab0:	291d      	cmp	r1, #29
 8009ab2:	d82b      	bhi.n	8009b0c <__sflush_r+0xb0>
 8009ab4:	4a28      	ldr	r2, [pc, #160]	@ (8009b58 <__sflush_r+0xfc>)
 8009ab6:	40ca      	lsrs	r2, r1
 8009ab8:	07d6      	lsls	r6, r2, #31
 8009aba:	d527      	bpl.n	8009b0c <__sflush_r+0xb0>
 8009abc:	2200      	movs	r2, #0
 8009abe:	6062      	str	r2, [r4, #4]
 8009ac0:	6922      	ldr	r2, [r4, #16]
 8009ac2:	04d9      	lsls	r1, r3, #19
 8009ac4:	6022      	str	r2, [r4, #0]
 8009ac6:	d504      	bpl.n	8009ad2 <__sflush_r+0x76>
 8009ac8:	1c42      	adds	r2, r0, #1
 8009aca:	d101      	bne.n	8009ad0 <__sflush_r+0x74>
 8009acc:	682b      	ldr	r3, [r5, #0]
 8009ace:	b903      	cbnz	r3, 8009ad2 <__sflush_r+0x76>
 8009ad0:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ad2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ad4:	602f      	str	r7, [r5, #0]
 8009ad6:	b1b9      	cbz	r1, 8009b08 <__sflush_r+0xac>
 8009ad8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009adc:	4299      	cmp	r1, r3
 8009ade:	d002      	beq.n	8009ae6 <__sflush_r+0x8a>
 8009ae0:	4628      	mov	r0, r5
 8009ae2:	f000 fddb 	bl	800a69c <_free_r>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009aea:	e00d      	b.n	8009b08 <__sflush_r+0xac>
 8009aec:	2301      	movs	r3, #1
 8009aee:	4628      	mov	r0, r5
 8009af0:	47b0      	blx	r6
 8009af2:	4602      	mov	r2, r0
 8009af4:	1c50      	adds	r0, r2, #1
 8009af6:	d1c9      	bne.n	8009a8c <__sflush_r+0x30>
 8009af8:	682b      	ldr	r3, [r5, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d0c6      	beq.n	8009a8c <__sflush_r+0x30>
 8009afe:	2b1d      	cmp	r3, #29
 8009b00:	d001      	beq.n	8009b06 <__sflush_r+0xaa>
 8009b02:	2b16      	cmp	r3, #22
 8009b04:	d11d      	bne.n	8009b42 <__sflush_r+0xe6>
 8009b06:	602f      	str	r7, [r5, #0]
 8009b08:	2000      	movs	r0, #0
 8009b0a:	e021      	b.n	8009b50 <__sflush_r+0xf4>
 8009b0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b10:	b21b      	sxth	r3, r3
 8009b12:	e01a      	b.n	8009b4a <__sflush_r+0xee>
 8009b14:	690f      	ldr	r7, [r1, #16]
 8009b16:	2f00      	cmp	r7, #0
 8009b18:	d0f6      	beq.n	8009b08 <__sflush_r+0xac>
 8009b1a:	0793      	lsls	r3, r2, #30
 8009b1c:	bf18      	it	ne
 8009b1e:	2300      	movne	r3, #0
 8009b20:	680e      	ldr	r6, [r1, #0]
 8009b22:	bf08      	it	eq
 8009b24:	694b      	ldreq	r3, [r1, #20]
 8009b26:	1bf6      	subs	r6, r6, r7
 8009b28:	600f      	str	r7, [r1, #0]
 8009b2a:	608b      	str	r3, [r1, #8]
 8009b2c:	2e00      	cmp	r6, #0
 8009b2e:	ddeb      	ble.n	8009b08 <__sflush_r+0xac>
 8009b30:	4633      	mov	r3, r6
 8009b32:	463a      	mov	r2, r7
 8009b34:	4628      	mov	r0, r5
 8009b36:	6a21      	ldr	r1, [r4, #32]
 8009b38:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009b3c:	47e0      	blx	ip
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	dc07      	bgt.n	8009b52 <__sflush_r+0xf6>
 8009b42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b4e:	81a3      	strh	r3, [r4, #12]
 8009b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b52:	4407      	add	r7, r0
 8009b54:	1a36      	subs	r6, r6, r0
 8009b56:	e7e9      	b.n	8009b2c <__sflush_r+0xd0>
 8009b58:	20400001 	.word	0x20400001

08009b5c <_fflush_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	690b      	ldr	r3, [r1, #16]
 8009b60:	4605      	mov	r5, r0
 8009b62:	460c      	mov	r4, r1
 8009b64:	b913      	cbnz	r3, 8009b6c <_fflush_r+0x10>
 8009b66:	2500      	movs	r5, #0
 8009b68:	4628      	mov	r0, r5
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	b118      	cbz	r0, 8009b76 <_fflush_r+0x1a>
 8009b6e:	6a03      	ldr	r3, [r0, #32]
 8009b70:	b90b      	cbnz	r3, 8009b76 <_fflush_r+0x1a>
 8009b72:	f7fe fe35 	bl	80087e0 <__sinit>
 8009b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d0f3      	beq.n	8009b66 <_fflush_r+0xa>
 8009b7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b80:	07d0      	lsls	r0, r2, #31
 8009b82:	d404      	bmi.n	8009b8e <_fflush_r+0x32>
 8009b84:	0599      	lsls	r1, r3, #22
 8009b86:	d402      	bmi.n	8009b8e <_fflush_r+0x32>
 8009b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b8a:	f7fe ff02 	bl	8008992 <__retarget_lock_acquire_recursive>
 8009b8e:	4628      	mov	r0, r5
 8009b90:	4621      	mov	r1, r4
 8009b92:	f7ff ff63 	bl	8009a5c <__sflush_r>
 8009b96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b98:	4605      	mov	r5, r0
 8009b9a:	07da      	lsls	r2, r3, #31
 8009b9c:	d4e4      	bmi.n	8009b68 <_fflush_r+0xc>
 8009b9e:	89a3      	ldrh	r3, [r4, #12]
 8009ba0:	059b      	lsls	r3, r3, #22
 8009ba2:	d4e1      	bmi.n	8009b68 <_fflush_r+0xc>
 8009ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ba6:	f7fe fef5 	bl	8008994 <__retarget_lock_release_recursive>
 8009baa:	e7dd      	b.n	8009b68 <_fflush_r+0xc>

08009bac <__malloc_lock>:
 8009bac:	4801      	ldr	r0, [pc, #4]	@ (8009bb4 <__malloc_lock+0x8>)
 8009bae:	f7fe bef0 	b.w	8008992 <__retarget_lock_acquire_recursive>
 8009bb2:	bf00      	nop
 8009bb4:	20000780 	.word	0x20000780

08009bb8 <__malloc_unlock>:
 8009bb8:	4801      	ldr	r0, [pc, #4]	@ (8009bc0 <__malloc_unlock+0x8>)
 8009bba:	f7fe beeb 	b.w	8008994 <__retarget_lock_release_recursive>
 8009bbe:	bf00      	nop
 8009bc0:	20000780 	.word	0x20000780

08009bc4 <_Balloc>:
 8009bc4:	b570      	push	{r4, r5, r6, lr}
 8009bc6:	69c6      	ldr	r6, [r0, #28]
 8009bc8:	4604      	mov	r4, r0
 8009bca:	460d      	mov	r5, r1
 8009bcc:	b976      	cbnz	r6, 8009bec <_Balloc+0x28>
 8009bce:	2010      	movs	r0, #16
 8009bd0:	f7ff fe9a 	bl	8009908 <malloc>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	61e0      	str	r0, [r4, #28]
 8009bd8:	b920      	cbnz	r0, 8009be4 <_Balloc+0x20>
 8009bda:	216b      	movs	r1, #107	@ 0x6b
 8009bdc:	4b17      	ldr	r3, [pc, #92]	@ (8009c3c <_Balloc+0x78>)
 8009bde:	4818      	ldr	r0, [pc, #96]	@ (8009c40 <_Balloc+0x7c>)
 8009be0:	f000 fd2a 	bl	800a638 <__assert_func>
 8009be4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009be8:	6006      	str	r6, [r0, #0]
 8009bea:	60c6      	str	r6, [r0, #12]
 8009bec:	69e6      	ldr	r6, [r4, #28]
 8009bee:	68f3      	ldr	r3, [r6, #12]
 8009bf0:	b183      	cbz	r3, 8009c14 <_Balloc+0x50>
 8009bf2:	69e3      	ldr	r3, [r4, #28]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bfa:	b9b8      	cbnz	r0, 8009c2c <_Balloc+0x68>
 8009bfc:	2101      	movs	r1, #1
 8009bfe:	fa01 f605 	lsl.w	r6, r1, r5
 8009c02:	1d72      	adds	r2, r6, #5
 8009c04:	4620      	mov	r0, r4
 8009c06:	0092      	lsls	r2, r2, #2
 8009c08:	f000 fd34 	bl	800a674 <_calloc_r>
 8009c0c:	b160      	cbz	r0, 8009c28 <_Balloc+0x64>
 8009c0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c12:	e00e      	b.n	8009c32 <_Balloc+0x6e>
 8009c14:	2221      	movs	r2, #33	@ 0x21
 8009c16:	2104      	movs	r1, #4
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f000 fd2b 	bl	800a674 <_calloc_r>
 8009c1e:	69e3      	ldr	r3, [r4, #28]
 8009c20:	60f0      	str	r0, [r6, #12]
 8009c22:	68db      	ldr	r3, [r3, #12]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1e4      	bne.n	8009bf2 <_Balloc+0x2e>
 8009c28:	2000      	movs	r0, #0
 8009c2a:	bd70      	pop	{r4, r5, r6, pc}
 8009c2c:	6802      	ldr	r2, [r0, #0]
 8009c2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c32:	2300      	movs	r3, #0
 8009c34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c38:	e7f7      	b.n	8009c2a <_Balloc+0x66>
 8009c3a:	bf00      	nop
 8009c3c:	0800a8fd 	.word	0x0800a8fd
 8009c40:	0800a98e 	.word	0x0800a98e

08009c44 <_Bfree>:
 8009c44:	b570      	push	{r4, r5, r6, lr}
 8009c46:	69c6      	ldr	r6, [r0, #28]
 8009c48:	4605      	mov	r5, r0
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	b976      	cbnz	r6, 8009c6c <_Bfree+0x28>
 8009c4e:	2010      	movs	r0, #16
 8009c50:	f7ff fe5a 	bl	8009908 <malloc>
 8009c54:	4602      	mov	r2, r0
 8009c56:	61e8      	str	r0, [r5, #28]
 8009c58:	b920      	cbnz	r0, 8009c64 <_Bfree+0x20>
 8009c5a:	218f      	movs	r1, #143	@ 0x8f
 8009c5c:	4b08      	ldr	r3, [pc, #32]	@ (8009c80 <_Bfree+0x3c>)
 8009c5e:	4809      	ldr	r0, [pc, #36]	@ (8009c84 <_Bfree+0x40>)
 8009c60:	f000 fcea 	bl	800a638 <__assert_func>
 8009c64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c68:	6006      	str	r6, [r0, #0]
 8009c6a:	60c6      	str	r6, [r0, #12]
 8009c6c:	b13c      	cbz	r4, 8009c7e <_Bfree+0x3a>
 8009c6e:	69eb      	ldr	r3, [r5, #28]
 8009c70:	6862      	ldr	r2, [r4, #4]
 8009c72:	68db      	ldr	r3, [r3, #12]
 8009c74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c78:	6021      	str	r1, [r4, #0]
 8009c7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}
 8009c80:	0800a8fd 	.word	0x0800a8fd
 8009c84:	0800a98e 	.word	0x0800a98e

08009c88 <__multadd>:
 8009c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c8c:	4607      	mov	r7, r0
 8009c8e:	460c      	mov	r4, r1
 8009c90:	461e      	mov	r6, r3
 8009c92:	2000      	movs	r0, #0
 8009c94:	690d      	ldr	r5, [r1, #16]
 8009c96:	f101 0c14 	add.w	ip, r1, #20
 8009c9a:	f8dc 3000 	ldr.w	r3, [ip]
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	b299      	uxth	r1, r3
 8009ca2:	fb02 6101 	mla	r1, r2, r1, r6
 8009ca6:	0c1e      	lsrs	r6, r3, #16
 8009ca8:	0c0b      	lsrs	r3, r1, #16
 8009caa:	fb02 3306 	mla	r3, r2, r6, r3
 8009cae:	b289      	uxth	r1, r1
 8009cb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009cb4:	4285      	cmp	r5, r0
 8009cb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009cba:	f84c 1b04 	str.w	r1, [ip], #4
 8009cbe:	dcec      	bgt.n	8009c9a <__multadd+0x12>
 8009cc0:	b30e      	cbz	r6, 8009d06 <__multadd+0x7e>
 8009cc2:	68a3      	ldr	r3, [r4, #8]
 8009cc4:	42ab      	cmp	r3, r5
 8009cc6:	dc19      	bgt.n	8009cfc <__multadd+0x74>
 8009cc8:	6861      	ldr	r1, [r4, #4]
 8009cca:	4638      	mov	r0, r7
 8009ccc:	3101      	adds	r1, #1
 8009cce:	f7ff ff79 	bl	8009bc4 <_Balloc>
 8009cd2:	4680      	mov	r8, r0
 8009cd4:	b928      	cbnz	r0, 8009ce2 <__multadd+0x5a>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	21ba      	movs	r1, #186	@ 0xba
 8009cda:	4b0c      	ldr	r3, [pc, #48]	@ (8009d0c <__multadd+0x84>)
 8009cdc:	480c      	ldr	r0, [pc, #48]	@ (8009d10 <__multadd+0x88>)
 8009cde:	f000 fcab 	bl	800a638 <__assert_func>
 8009ce2:	6922      	ldr	r2, [r4, #16]
 8009ce4:	f104 010c 	add.w	r1, r4, #12
 8009ce8:	3202      	adds	r2, #2
 8009cea:	0092      	lsls	r2, r2, #2
 8009cec:	300c      	adds	r0, #12
 8009cee:	f000 fc95 	bl	800a61c <memcpy>
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	f7ff ffa5 	bl	8009c44 <_Bfree>
 8009cfa:	4644      	mov	r4, r8
 8009cfc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d00:	3501      	adds	r5, #1
 8009d02:	615e      	str	r6, [r3, #20]
 8009d04:	6125      	str	r5, [r4, #16]
 8009d06:	4620      	mov	r0, r4
 8009d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d0c:	0800a96c 	.word	0x0800a96c
 8009d10:	0800a98e 	.word	0x0800a98e

08009d14 <__hi0bits>:
 8009d14:	4603      	mov	r3, r0
 8009d16:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d1a:	bf3a      	itte	cc
 8009d1c:	0403      	lslcc	r3, r0, #16
 8009d1e:	2010      	movcc	r0, #16
 8009d20:	2000      	movcs	r0, #0
 8009d22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d26:	bf3c      	itt	cc
 8009d28:	021b      	lslcc	r3, r3, #8
 8009d2a:	3008      	addcc	r0, #8
 8009d2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d30:	bf3c      	itt	cc
 8009d32:	011b      	lslcc	r3, r3, #4
 8009d34:	3004      	addcc	r0, #4
 8009d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d3a:	bf3c      	itt	cc
 8009d3c:	009b      	lslcc	r3, r3, #2
 8009d3e:	3002      	addcc	r0, #2
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	db05      	blt.n	8009d50 <__hi0bits+0x3c>
 8009d44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009d48:	f100 0001 	add.w	r0, r0, #1
 8009d4c:	bf08      	it	eq
 8009d4e:	2020      	moveq	r0, #32
 8009d50:	4770      	bx	lr

08009d52 <__lo0bits>:
 8009d52:	6803      	ldr	r3, [r0, #0]
 8009d54:	4602      	mov	r2, r0
 8009d56:	f013 0007 	ands.w	r0, r3, #7
 8009d5a:	d00b      	beq.n	8009d74 <__lo0bits+0x22>
 8009d5c:	07d9      	lsls	r1, r3, #31
 8009d5e:	d421      	bmi.n	8009da4 <__lo0bits+0x52>
 8009d60:	0798      	lsls	r0, r3, #30
 8009d62:	bf49      	itett	mi
 8009d64:	085b      	lsrmi	r3, r3, #1
 8009d66:	089b      	lsrpl	r3, r3, #2
 8009d68:	2001      	movmi	r0, #1
 8009d6a:	6013      	strmi	r3, [r2, #0]
 8009d6c:	bf5c      	itt	pl
 8009d6e:	2002      	movpl	r0, #2
 8009d70:	6013      	strpl	r3, [r2, #0]
 8009d72:	4770      	bx	lr
 8009d74:	b299      	uxth	r1, r3
 8009d76:	b909      	cbnz	r1, 8009d7c <__lo0bits+0x2a>
 8009d78:	2010      	movs	r0, #16
 8009d7a:	0c1b      	lsrs	r3, r3, #16
 8009d7c:	b2d9      	uxtb	r1, r3
 8009d7e:	b909      	cbnz	r1, 8009d84 <__lo0bits+0x32>
 8009d80:	3008      	adds	r0, #8
 8009d82:	0a1b      	lsrs	r3, r3, #8
 8009d84:	0719      	lsls	r1, r3, #28
 8009d86:	bf04      	itt	eq
 8009d88:	091b      	lsreq	r3, r3, #4
 8009d8a:	3004      	addeq	r0, #4
 8009d8c:	0799      	lsls	r1, r3, #30
 8009d8e:	bf04      	itt	eq
 8009d90:	089b      	lsreq	r3, r3, #2
 8009d92:	3002      	addeq	r0, #2
 8009d94:	07d9      	lsls	r1, r3, #31
 8009d96:	d403      	bmi.n	8009da0 <__lo0bits+0x4e>
 8009d98:	085b      	lsrs	r3, r3, #1
 8009d9a:	f100 0001 	add.w	r0, r0, #1
 8009d9e:	d003      	beq.n	8009da8 <__lo0bits+0x56>
 8009da0:	6013      	str	r3, [r2, #0]
 8009da2:	4770      	bx	lr
 8009da4:	2000      	movs	r0, #0
 8009da6:	4770      	bx	lr
 8009da8:	2020      	movs	r0, #32
 8009daa:	4770      	bx	lr

08009dac <__i2b>:
 8009dac:	b510      	push	{r4, lr}
 8009dae:	460c      	mov	r4, r1
 8009db0:	2101      	movs	r1, #1
 8009db2:	f7ff ff07 	bl	8009bc4 <_Balloc>
 8009db6:	4602      	mov	r2, r0
 8009db8:	b928      	cbnz	r0, 8009dc6 <__i2b+0x1a>
 8009dba:	f240 1145 	movw	r1, #325	@ 0x145
 8009dbe:	4b04      	ldr	r3, [pc, #16]	@ (8009dd0 <__i2b+0x24>)
 8009dc0:	4804      	ldr	r0, [pc, #16]	@ (8009dd4 <__i2b+0x28>)
 8009dc2:	f000 fc39 	bl	800a638 <__assert_func>
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	6144      	str	r4, [r0, #20]
 8009dca:	6103      	str	r3, [r0, #16]
 8009dcc:	bd10      	pop	{r4, pc}
 8009dce:	bf00      	nop
 8009dd0:	0800a96c 	.word	0x0800a96c
 8009dd4:	0800a98e 	.word	0x0800a98e

08009dd8 <__multiply>:
 8009dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ddc:	4617      	mov	r7, r2
 8009dde:	690a      	ldr	r2, [r1, #16]
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	4689      	mov	r9, r1
 8009de4:	429a      	cmp	r2, r3
 8009de6:	bfa2      	ittt	ge
 8009de8:	463b      	movge	r3, r7
 8009dea:	460f      	movge	r7, r1
 8009dec:	4699      	movge	r9, r3
 8009dee:	693d      	ldr	r5, [r7, #16]
 8009df0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	6879      	ldr	r1, [r7, #4]
 8009df8:	eb05 060a 	add.w	r6, r5, sl
 8009dfc:	42b3      	cmp	r3, r6
 8009dfe:	b085      	sub	sp, #20
 8009e00:	bfb8      	it	lt
 8009e02:	3101      	addlt	r1, #1
 8009e04:	f7ff fede 	bl	8009bc4 <_Balloc>
 8009e08:	b930      	cbnz	r0, 8009e18 <__multiply+0x40>
 8009e0a:	4602      	mov	r2, r0
 8009e0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e10:	4b40      	ldr	r3, [pc, #256]	@ (8009f14 <__multiply+0x13c>)
 8009e12:	4841      	ldr	r0, [pc, #260]	@ (8009f18 <__multiply+0x140>)
 8009e14:	f000 fc10 	bl	800a638 <__assert_func>
 8009e18:	f100 0414 	add.w	r4, r0, #20
 8009e1c:	4623      	mov	r3, r4
 8009e1e:	2200      	movs	r2, #0
 8009e20:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009e24:	4573      	cmp	r3, lr
 8009e26:	d320      	bcc.n	8009e6a <__multiply+0x92>
 8009e28:	f107 0814 	add.w	r8, r7, #20
 8009e2c:	f109 0114 	add.w	r1, r9, #20
 8009e30:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009e34:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009e38:	9302      	str	r3, [sp, #8]
 8009e3a:	1beb      	subs	r3, r5, r7
 8009e3c:	3b15      	subs	r3, #21
 8009e3e:	f023 0303 	bic.w	r3, r3, #3
 8009e42:	3304      	adds	r3, #4
 8009e44:	3715      	adds	r7, #21
 8009e46:	42bd      	cmp	r5, r7
 8009e48:	bf38      	it	cc
 8009e4a:	2304      	movcc	r3, #4
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	9b02      	ldr	r3, [sp, #8]
 8009e50:	9103      	str	r1, [sp, #12]
 8009e52:	428b      	cmp	r3, r1
 8009e54:	d80c      	bhi.n	8009e70 <__multiply+0x98>
 8009e56:	2e00      	cmp	r6, #0
 8009e58:	dd03      	ble.n	8009e62 <__multiply+0x8a>
 8009e5a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d055      	beq.n	8009f0e <__multiply+0x136>
 8009e62:	6106      	str	r6, [r0, #16]
 8009e64:	b005      	add	sp, #20
 8009e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6a:	f843 2b04 	str.w	r2, [r3], #4
 8009e6e:	e7d9      	b.n	8009e24 <__multiply+0x4c>
 8009e70:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e74:	f1ba 0f00 	cmp.w	sl, #0
 8009e78:	d01f      	beq.n	8009eba <__multiply+0xe2>
 8009e7a:	46c4      	mov	ip, r8
 8009e7c:	46a1      	mov	r9, r4
 8009e7e:	2700      	movs	r7, #0
 8009e80:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e84:	f8d9 3000 	ldr.w	r3, [r9]
 8009e88:	fa1f fb82 	uxth.w	fp, r2
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e92:	443b      	add	r3, r7
 8009e94:	f8d9 7000 	ldr.w	r7, [r9]
 8009e98:	0c12      	lsrs	r2, r2, #16
 8009e9a:	0c3f      	lsrs	r7, r7, #16
 8009e9c:	fb0a 7202 	mla	r2, sl, r2, r7
 8009ea0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009eaa:	4565      	cmp	r5, ip
 8009eac:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009eb0:	f849 3b04 	str.w	r3, [r9], #4
 8009eb4:	d8e4      	bhi.n	8009e80 <__multiply+0xa8>
 8009eb6:	9b01      	ldr	r3, [sp, #4]
 8009eb8:	50e7      	str	r7, [r4, r3]
 8009eba:	9b03      	ldr	r3, [sp, #12]
 8009ebc:	3104      	adds	r1, #4
 8009ebe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ec2:	f1b9 0f00 	cmp.w	r9, #0
 8009ec6:	d020      	beq.n	8009f0a <__multiply+0x132>
 8009ec8:	4647      	mov	r7, r8
 8009eca:	46a4      	mov	ip, r4
 8009ecc:	f04f 0a00 	mov.w	sl, #0
 8009ed0:	6823      	ldr	r3, [r4, #0]
 8009ed2:	f8b7 b000 	ldrh.w	fp, [r7]
 8009ed6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	fb09 220b 	mla	r2, r9, fp, r2
 8009ee0:	4452      	add	r2, sl
 8009ee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ee6:	f84c 3b04 	str.w	r3, [ip], #4
 8009eea:	f857 3b04 	ldr.w	r3, [r7], #4
 8009eee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ef2:	f8bc 3000 	ldrh.w	r3, [ip]
 8009ef6:	42bd      	cmp	r5, r7
 8009ef8:	fb09 330a 	mla	r3, r9, sl, r3
 8009efc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009f00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f04:	d8e5      	bhi.n	8009ed2 <__multiply+0xfa>
 8009f06:	9a01      	ldr	r2, [sp, #4]
 8009f08:	50a3      	str	r3, [r4, r2]
 8009f0a:	3404      	adds	r4, #4
 8009f0c:	e79f      	b.n	8009e4e <__multiply+0x76>
 8009f0e:	3e01      	subs	r6, #1
 8009f10:	e7a1      	b.n	8009e56 <__multiply+0x7e>
 8009f12:	bf00      	nop
 8009f14:	0800a96c 	.word	0x0800a96c
 8009f18:	0800a98e 	.word	0x0800a98e

08009f1c <__pow5mult>:
 8009f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f20:	4615      	mov	r5, r2
 8009f22:	f012 0203 	ands.w	r2, r2, #3
 8009f26:	4607      	mov	r7, r0
 8009f28:	460e      	mov	r6, r1
 8009f2a:	d007      	beq.n	8009f3c <__pow5mult+0x20>
 8009f2c:	4c25      	ldr	r4, [pc, #148]	@ (8009fc4 <__pow5mult+0xa8>)
 8009f2e:	3a01      	subs	r2, #1
 8009f30:	2300      	movs	r3, #0
 8009f32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f36:	f7ff fea7 	bl	8009c88 <__multadd>
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	10ad      	asrs	r5, r5, #2
 8009f3e:	d03d      	beq.n	8009fbc <__pow5mult+0xa0>
 8009f40:	69fc      	ldr	r4, [r7, #28]
 8009f42:	b97c      	cbnz	r4, 8009f64 <__pow5mult+0x48>
 8009f44:	2010      	movs	r0, #16
 8009f46:	f7ff fcdf 	bl	8009908 <malloc>
 8009f4a:	4602      	mov	r2, r0
 8009f4c:	61f8      	str	r0, [r7, #28]
 8009f4e:	b928      	cbnz	r0, 8009f5c <__pow5mult+0x40>
 8009f50:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f54:	4b1c      	ldr	r3, [pc, #112]	@ (8009fc8 <__pow5mult+0xac>)
 8009f56:	481d      	ldr	r0, [pc, #116]	@ (8009fcc <__pow5mult+0xb0>)
 8009f58:	f000 fb6e 	bl	800a638 <__assert_func>
 8009f5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f60:	6004      	str	r4, [r0, #0]
 8009f62:	60c4      	str	r4, [r0, #12]
 8009f64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f6c:	b94c      	cbnz	r4, 8009f82 <__pow5mult+0x66>
 8009f6e:	f240 2171 	movw	r1, #625	@ 0x271
 8009f72:	4638      	mov	r0, r7
 8009f74:	f7ff ff1a 	bl	8009dac <__i2b>
 8009f78:	2300      	movs	r3, #0
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f80:	6003      	str	r3, [r0, #0]
 8009f82:	f04f 0900 	mov.w	r9, #0
 8009f86:	07eb      	lsls	r3, r5, #31
 8009f88:	d50a      	bpl.n	8009fa0 <__pow5mult+0x84>
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	4622      	mov	r2, r4
 8009f8e:	4638      	mov	r0, r7
 8009f90:	f7ff ff22 	bl	8009dd8 <__multiply>
 8009f94:	4680      	mov	r8, r0
 8009f96:	4631      	mov	r1, r6
 8009f98:	4638      	mov	r0, r7
 8009f9a:	f7ff fe53 	bl	8009c44 <_Bfree>
 8009f9e:	4646      	mov	r6, r8
 8009fa0:	106d      	asrs	r5, r5, #1
 8009fa2:	d00b      	beq.n	8009fbc <__pow5mult+0xa0>
 8009fa4:	6820      	ldr	r0, [r4, #0]
 8009fa6:	b938      	cbnz	r0, 8009fb8 <__pow5mult+0x9c>
 8009fa8:	4622      	mov	r2, r4
 8009faa:	4621      	mov	r1, r4
 8009fac:	4638      	mov	r0, r7
 8009fae:	f7ff ff13 	bl	8009dd8 <__multiply>
 8009fb2:	6020      	str	r0, [r4, #0]
 8009fb4:	f8c0 9000 	str.w	r9, [r0]
 8009fb8:	4604      	mov	r4, r0
 8009fba:	e7e4      	b.n	8009f86 <__pow5mult+0x6a>
 8009fbc:	4630      	mov	r0, r6
 8009fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fc2:	bf00      	nop
 8009fc4:	0800aa5c 	.word	0x0800aa5c
 8009fc8:	0800a8fd 	.word	0x0800a8fd
 8009fcc:	0800a98e 	.word	0x0800a98e

08009fd0 <__lshift>:
 8009fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd4:	460c      	mov	r4, r1
 8009fd6:	4607      	mov	r7, r0
 8009fd8:	4691      	mov	r9, r2
 8009fda:	6923      	ldr	r3, [r4, #16]
 8009fdc:	6849      	ldr	r1, [r1, #4]
 8009fde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009fe2:	68a3      	ldr	r3, [r4, #8]
 8009fe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fe8:	f108 0601 	add.w	r6, r8, #1
 8009fec:	42b3      	cmp	r3, r6
 8009fee:	db0b      	blt.n	800a008 <__lshift+0x38>
 8009ff0:	4638      	mov	r0, r7
 8009ff2:	f7ff fde7 	bl	8009bc4 <_Balloc>
 8009ff6:	4605      	mov	r5, r0
 8009ff8:	b948      	cbnz	r0, 800a00e <__lshift+0x3e>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a000:	4b27      	ldr	r3, [pc, #156]	@ (800a0a0 <__lshift+0xd0>)
 800a002:	4828      	ldr	r0, [pc, #160]	@ (800a0a4 <__lshift+0xd4>)
 800a004:	f000 fb18 	bl	800a638 <__assert_func>
 800a008:	3101      	adds	r1, #1
 800a00a:	005b      	lsls	r3, r3, #1
 800a00c:	e7ee      	b.n	8009fec <__lshift+0x1c>
 800a00e:	2300      	movs	r3, #0
 800a010:	f100 0114 	add.w	r1, r0, #20
 800a014:	f100 0210 	add.w	r2, r0, #16
 800a018:	4618      	mov	r0, r3
 800a01a:	4553      	cmp	r3, sl
 800a01c:	db33      	blt.n	800a086 <__lshift+0xb6>
 800a01e:	6920      	ldr	r0, [r4, #16]
 800a020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a024:	f104 0314 	add.w	r3, r4, #20
 800a028:	f019 091f 	ands.w	r9, r9, #31
 800a02c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a030:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a034:	d02b      	beq.n	800a08e <__lshift+0xbe>
 800a036:	468a      	mov	sl, r1
 800a038:	2200      	movs	r2, #0
 800a03a:	f1c9 0e20 	rsb	lr, r9, #32
 800a03e:	6818      	ldr	r0, [r3, #0]
 800a040:	fa00 f009 	lsl.w	r0, r0, r9
 800a044:	4310      	orrs	r0, r2
 800a046:	f84a 0b04 	str.w	r0, [sl], #4
 800a04a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a04e:	459c      	cmp	ip, r3
 800a050:	fa22 f20e 	lsr.w	r2, r2, lr
 800a054:	d8f3      	bhi.n	800a03e <__lshift+0x6e>
 800a056:	ebac 0304 	sub.w	r3, ip, r4
 800a05a:	3b15      	subs	r3, #21
 800a05c:	f023 0303 	bic.w	r3, r3, #3
 800a060:	3304      	adds	r3, #4
 800a062:	f104 0015 	add.w	r0, r4, #21
 800a066:	4560      	cmp	r0, ip
 800a068:	bf88      	it	hi
 800a06a:	2304      	movhi	r3, #4
 800a06c:	50ca      	str	r2, [r1, r3]
 800a06e:	b10a      	cbz	r2, 800a074 <__lshift+0xa4>
 800a070:	f108 0602 	add.w	r6, r8, #2
 800a074:	3e01      	subs	r6, #1
 800a076:	4638      	mov	r0, r7
 800a078:	4621      	mov	r1, r4
 800a07a:	612e      	str	r6, [r5, #16]
 800a07c:	f7ff fde2 	bl	8009c44 <_Bfree>
 800a080:	4628      	mov	r0, r5
 800a082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a086:	f842 0f04 	str.w	r0, [r2, #4]!
 800a08a:	3301      	adds	r3, #1
 800a08c:	e7c5      	b.n	800a01a <__lshift+0x4a>
 800a08e:	3904      	subs	r1, #4
 800a090:	f853 2b04 	ldr.w	r2, [r3], #4
 800a094:	459c      	cmp	ip, r3
 800a096:	f841 2f04 	str.w	r2, [r1, #4]!
 800a09a:	d8f9      	bhi.n	800a090 <__lshift+0xc0>
 800a09c:	e7ea      	b.n	800a074 <__lshift+0xa4>
 800a09e:	bf00      	nop
 800a0a0:	0800a96c 	.word	0x0800a96c
 800a0a4:	0800a98e 	.word	0x0800a98e

0800a0a8 <__mcmp>:
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	690a      	ldr	r2, [r1, #16]
 800a0ac:	6900      	ldr	r0, [r0, #16]
 800a0ae:	b530      	push	{r4, r5, lr}
 800a0b0:	1a80      	subs	r0, r0, r2
 800a0b2:	d10e      	bne.n	800a0d2 <__mcmp+0x2a>
 800a0b4:	3314      	adds	r3, #20
 800a0b6:	3114      	adds	r1, #20
 800a0b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0c8:	4295      	cmp	r5, r2
 800a0ca:	d003      	beq.n	800a0d4 <__mcmp+0x2c>
 800a0cc:	d205      	bcs.n	800a0da <__mcmp+0x32>
 800a0ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0d2:	bd30      	pop	{r4, r5, pc}
 800a0d4:	42a3      	cmp	r3, r4
 800a0d6:	d3f3      	bcc.n	800a0c0 <__mcmp+0x18>
 800a0d8:	e7fb      	b.n	800a0d2 <__mcmp+0x2a>
 800a0da:	2001      	movs	r0, #1
 800a0dc:	e7f9      	b.n	800a0d2 <__mcmp+0x2a>
	...

0800a0e0 <__mdiff>:
 800a0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	4689      	mov	r9, r1
 800a0e6:	4606      	mov	r6, r0
 800a0e8:	4611      	mov	r1, r2
 800a0ea:	4648      	mov	r0, r9
 800a0ec:	4614      	mov	r4, r2
 800a0ee:	f7ff ffdb 	bl	800a0a8 <__mcmp>
 800a0f2:	1e05      	subs	r5, r0, #0
 800a0f4:	d112      	bne.n	800a11c <__mdiff+0x3c>
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	f7ff fd63 	bl	8009bc4 <_Balloc>
 800a0fe:	4602      	mov	r2, r0
 800a100:	b928      	cbnz	r0, 800a10e <__mdiff+0x2e>
 800a102:	f240 2137 	movw	r1, #567	@ 0x237
 800a106:	4b3e      	ldr	r3, [pc, #248]	@ (800a200 <__mdiff+0x120>)
 800a108:	483e      	ldr	r0, [pc, #248]	@ (800a204 <__mdiff+0x124>)
 800a10a:	f000 fa95 	bl	800a638 <__assert_func>
 800a10e:	2301      	movs	r3, #1
 800a110:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a114:	4610      	mov	r0, r2
 800a116:	b003      	add	sp, #12
 800a118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11c:	bfbc      	itt	lt
 800a11e:	464b      	movlt	r3, r9
 800a120:	46a1      	movlt	r9, r4
 800a122:	4630      	mov	r0, r6
 800a124:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a128:	bfba      	itte	lt
 800a12a:	461c      	movlt	r4, r3
 800a12c:	2501      	movlt	r5, #1
 800a12e:	2500      	movge	r5, #0
 800a130:	f7ff fd48 	bl	8009bc4 <_Balloc>
 800a134:	4602      	mov	r2, r0
 800a136:	b918      	cbnz	r0, 800a140 <__mdiff+0x60>
 800a138:	f240 2145 	movw	r1, #581	@ 0x245
 800a13c:	4b30      	ldr	r3, [pc, #192]	@ (800a200 <__mdiff+0x120>)
 800a13e:	e7e3      	b.n	800a108 <__mdiff+0x28>
 800a140:	f100 0b14 	add.w	fp, r0, #20
 800a144:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a148:	f109 0310 	add.w	r3, r9, #16
 800a14c:	60c5      	str	r5, [r0, #12]
 800a14e:	f04f 0c00 	mov.w	ip, #0
 800a152:	f109 0514 	add.w	r5, r9, #20
 800a156:	46d9      	mov	r9, fp
 800a158:	6926      	ldr	r6, [r4, #16]
 800a15a:	f104 0e14 	add.w	lr, r4, #20
 800a15e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a162:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a166:	9301      	str	r3, [sp, #4]
 800a168:	9b01      	ldr	r3, [sp, #4]
 800a16a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a16e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a172:	b281      	uxth	r1, r0
 800a174:	9301      	str	r3, [sp, #4]
 800a176:	fa1f f38a 	uxth.w	r3, sl
 800a17a:	1a5b      	subs	r3, r3, r1
 800a17c:	0c00      	lsrs	r0, r0, #16
 800a17e:	4463      	add	r3, ip
 800a180:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a184:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a188:	b29b      	uxth	r3, r3
 800a18a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a18e:	4576      	cmp	r6, lr
 800a190:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a194:	f849 3b04 	str.w	r3, [r9], #4
 800a198:	d8e6      	bhi.n	800a168 <__mdiff+0x88>
 800a19a:	1b33      	subs	r3, r6, r4
 800a19c:	3b15      	subs	r3, #21
 800a19e:	f023 0303 	bic.w	r3, r3, #3
 800a1a2:	3415      	adds	r4, #21
 800a1a4:	3304      	adds	r3, #4
 800a1a6:	42a6      	cmp	r6, r4
 800a1a8:	bf38      	it	cc
 800a1aa:	2304      	movcc	r3, #4
 800a1ac:	441d      	add	r5, r3
 800a1ae:	445b      	add	r3, fp
 800a1b0:	461e      	mov	r6, r3
 800a1b2:	462c      	mov	r4, r5
 800a1b4:	4544      	cmp	r4, r8
 800a1b6:	d30e      	bcc.n	800a1d6 <__mdiff+0xf6>
 800a1b8:	f108 0103 	add.w	r1, r8, #3
 800a1bc:	1b49      	subs	r1, r1, r5
 800a1be:	f021 0103 	bic.w	r1, r1, #3
 800a1c2:	3d03      	subs	r5, #3
 800a1c4:	45a8      	cmp	r8, r5
 800a1c6:	bf38      	it	cc
 800a1c8:	2100      	movcc	r1, #0
 800a1ca:	440b      	add	r3, r1
 800a1cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1d0:	b199      	cbz	r1, 800a1fa <__mdiff+0x11a>
 800a1d2:	6117      	str	r7, [r2, #16]
 800a1d4:	e79e      	b.n	800a114 <__mdiff+0x34>
 800a1d6:	46e6      	mov	lr, ip
 800a1d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800a1dc:	fa1f fc81 	uxth.w	ip, r1
 800a1e0:	44f4      	add	ip, lr
 800a1e2:	0c08      	lsrs	r0, r1, #16
 800a1e4:	4471      	add	r1, lr
 800a1e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a1ea:	b289      	uxth	r1, r1
 800a1ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1f4:	f846 1b04 	str.w	r1, [r6], #4
 800a1f8:	e7dc      	b.n	800a1b4 <__mdiff+0xd4>
 800a1fa:	3f01      	subs	r7, #1
 800a1fc:	e7e6      	b.n	800a1cc <__mdiff+0xec>
 800a1fe:	bf00      	nop
 800a200:	0800a96c 	.word	0x0800a96c
 800a204:	0800a98e 	.word	0x0800a98e

0800a208 <__d2b>:
 800a208:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a20c:	2101      	movs	r1, #1
 800a20e:	4690      	mov	r8, r2
 800a210:	4699      	mov	r9, r3
 800a212:	9e08      	ldr	r6, [sp, #32]
 800a214:	f7ff fcd6 	bl	8009bc4 <_Balloc>
 800a218:	4604      	mov	r4, r0
 800a21a:	b930      	cbnz	r0, 800a22a <__d2b+0x22>
 800a21c:	4602      	mov	r2, r0
 800a21e:	f240 310f 	movw	r1, #783	@ 0x30f
 800a222:	4b23      	ldr	r3, [pc, #140]	@ (800a2b0 <__d2b+0xa8>)
 800a224:	4823      	ldr	r0, [pc, #140]	@ (800a2b4 <__d2b+0xac>)
 800a226:	f000 fa07 	bl	800a638 <__assert_func>
 800a22a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a22e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a232:	b10d      	cbz	r5, 800a238 <__d2b+0x30>
 800a234:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	f1b8 0300 	subs.w	r3, r8, #0
 800a23e:	d024      	beq.n	800a28a <__d2b+0x82>
 800a240:	4668      	mov	r0, sp
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	f7ff fd85 	bl	8009d52 <__lo0bits>
 800a248:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a24c:	b1d8      	cbz	r0, 800a286 <__d2b+0x7e>
 800a24e:	f1c0 0320 	rsb	r3, r0, #32
 800a252:	fa02 f303 	lsl.w	r3, r2, r3
 800a256:	430b      	orrs	r3, r1
 800a258:	40c2      	lsrs	r2, r0
 800a25a:	6163      	str	r3, [r4, #20]
 800a25c:	9201      	str	r2, [sp, #4]
 800a25e:	9b01      	ldr	r3, [sp, #4]
 800a260:	2b00      	cmp	r3, #0
 800a262:	bf0c      	ite	eq
 800a264:	2201      	moveq	r2, #1
 800a266:	2202      	movne	r2, #2
 800a268:	61a3      	str	r3, [r4, #24]
 800a26a:	6122      	str	r2, [r4, #16]
 800a26c:	b1ad      	cbz	r5, 800a29a <__d2b+0x92>
 800a26e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a272:	4405      	add	r5, r0
 800a274:	6035      	str	r5, [r6, #0]
 800a276:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a27c:	6018      	str	r0, [r3, #0]
 800a27e:	4620      	mov	r0, r4
 800a280:	b002      	add	sp, #8
 800a282:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a286:	6161      	str	r1, [r4, #20]
 800a288:	e7e9      	b.n	800a25e <__d2b+0x56>
 800a28a:	a801      	add	r0, sp, #4
 800a28c:	f7ff fd61 	bl	8009d52 <__lo0bits>
 800a290:	9b01      	ldr	r3, [sp, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	6163      	str	r3, [r4, #20]
 800a296:	3020      	adds	r0, #32
 800a298:	e7e7      	b.n	800a26a <__d2b+0x62>
 800a29a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a29e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a2a2:	6030      	str	r0, [r6, #0]
 800a2a4:	6918      	ldr	r0, [r3, #16]
 800a2a6:	f7ff fd35 	bl	8009d14 <__hi0bits>
 800a2aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a2ae:	e7e4      	b.n	800a27a <__d2b+0x72>
 800a2b0:	0800a96c 	.word	0x0800a96c
 800a2b4:	0800a98e 	.word	0x0800a98e

0800a2b8 <__sread>:
 800a2b8:	b510      	push	{r4, lr}
 800a2ba:	460c      	mov	r4, r1
 800a2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c0:	f000 f956 	bl	800a570 <_read_r>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	bfab      	itete	ge
 800a2c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a2ca:	89a3      	ldrhlt	r3, [r4, #12]
 800a2cc:	181b      	addge	r3, r3, r0
 800a2ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a2d2:	bfac      	ite	ge
 800a2d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a2d6:	81a3      	strhlt	r3, [r4, #12]
 800a2d8:	bd10      	pop	{r4, pc}

0800a2da <__swrite>:
 800a2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2de:	461f      	mov	r7, r3
 800a2e0:	898b      	ldrh	r3, [r1, #12]
 800a2e2:	4605      	mov	r5, r0
 800a2e4:	05db      	lsls	r3, r3, #23
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	4616      	mov	r6, r2
 800a2ea:	d505      	bpl.n	800a2f8 <__swrite+0x1e>
 800a2ec:	2302      	movs	r3, #2
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2f4:	f000 f92a 	bl	800a54c <_lseek_r>
 800a2f8:	89a3      	ldrh	r3, [r4, #12]
 800a2fa:	4632      	mov	r2, r6
 800a2fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a300:	81a3      	strh	r3, [r4, #12]
 800a302:	4628      	mov	r0, r5
 800a304:	463b      	mov	r3, r7
 800a306:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a30a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a30e:	f000 b951 	b.w	800a5b4 <_write_r>

0800a312 <__sseek>:
 800a312:	b510      	push	{r4, lr}
 800a314:	460c      	mov	r4, r1
 800a316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a31a:	f000 f917 	bl	800a54c <_lseek_r>
 800a31e:	1c43      	adds	r3, r0, #1
 800a320:	89a3      	ldrh	r3, [r4, #12]
 800a322:	bf15      	itete	ne
 800a324:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a326:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a32a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a32e:	81a3      	strheq	r3, [r4, #12]
 800a330:	bf18      	it	ne
 800a332:	81a3      	strhne	r3, [r4, #12]
 800a334:	bd10      	pop	{r4, pc}

0800a336 <__sclose>:
 800a336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a33a:	f000 b94d 	b.w	800a5d8 <_close_r>

0800a33e <__swbuf_r>:
 800a33e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a340:	460e      	mov	r6, r1
 800a342:	4614      	mov	r4, r2
 800a344:	4605      	mov	r5, r0
 800a346:	b118      	cbz	r0, 800a350 <__swbuf_r+0x12>
 800a348:	6a03      	ldr	r3, [r0, #32]
 800a34a:	b90b      	cbnz	r3, 800a350 <__swbuf_r+0x12>
 800a34c:	f7fe fa48 	bl	80087e0 <__sinit>
 800a350:	69a3      	ldr	r3, [r4, #24]
 800a352:	60a3      	str	r3, [r4, #8]
 800a354:	89a3      	ldrh	r3, [r4, #12]
 800a356:	071a      	lsls	r2, r3, #28
 800a358:	d501      	bpl.n	800a35e <__swbuf_r+0x20>
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	b943      	cbnz	r3, 800a370 <__swbuf_r+0x32>
 800a35e:	4621      	mov	r1, r4
 800a360:	4628      	mov	r0, r5
 800a362:	f000 f82b 	bl	800a3bc <__swsetup_r>
 800a366:	b118      	cbz	r0, 800a370 <__swbuf_r+0x32>
 800a368:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a36c:	4638      	mov	r0, r7
 800a36e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a370:	6823      	ldr	r3, [r4, #0]
 800a372:	6922      	ldr	r2, [r4, #16]
 800a374:	b2f6      	uxtb	r6, r6
 800a376:	1a98      	subs	r0, r3, r2
 800a378:	6963      	ldr	r3, [r4, #20]
 800a37a:	4637      	mov	r7, r6
 800a37c:	4283      	cmp	r3, r0
 800a37e:	dc05      	bgt.n	800a38c <__swbuf_r+0x4e>
 800a380:	4621      	mov	r1, r4
 800a382:	4628      	mov	r0, r5
 800a384:	f7ff fbea 	bl	8009b5c <_fflush_r>
 800a388:	2800      	cmp	r0, #0
 800a38a:	d1ed      	bne.n	800a368 <__swbuf_r+0x2a>
 800a38c:	68a3      	ldr	r3, [r4, #8]
 800a38e:	3b01      	subs	r3, #1
 800a390:	60a3      	str	r3, [r4, #8]
 800a392:	6823      	ldr	r3, [r4, #0]
 800a394:	1c5a      	adds	r2, r3, #1
 800a396:	6022      	str	r2, [r4, #0]
 800a398:	701e      	strb	r6, [r3, #0]
 800a39a:	6962      	ldr	r2, [r4, #20]
 800a39c:	1c43      	adds	r3, r0, #1
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d004      	beq.n	800a3ac <__swbuf_r+0x6e>
 800a3a2:	89a3      	ldrh	r3, [r4, #12]
 800a3a4:	07db      	lsls	r3, r3, #31
 800a3a6:	d5e1      	bpl.n	800a36c <__swbuf_r+0x2e>
 800a3a8:	2e0a      	cmp	r6, #10
 800a3aa:	d1df      	bne.n	800a36c <__swbuf_r+0x2e>
 800a3ac:	4621      	mov	r1, r4
 800a3ae:	4628      	mov	r0, r5
 800a3b0:	f7ff fbd4 	bl	8009b5c <_fflush_r>
 800a3b4:	2800      	cmp	r0, #0
 800a3b6:	d0d9      	beq.n	800a36c <__swbuf_r+0x2e>
 800a3b8:	e7d6      	b.n	800a368 <__swbuf_r+0x2a>
	...

0800a3bc <__swsetup_r>:
 800a3bc:	b538      	push	{r3, r4, r5, lr}
 800a3be:	4b29      	ldr	r3, [pc, #164]	@ (800a464 <__swsetup_r+0xa8>)
 800a3c0:	4605      	mov	r5, r0
 800a3c2:	6818      	ldr	r0, [r3, #0]
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	b118      	cbz	r0, 800a3d0 <__swsetup_r+0x14>
 800a3c8:	6a03      	ldr	r3, [r0, #32]
 800a3ca:	b90b      	cbnz	r3, 800a3d0 <__swsetup_r+0x14>
 800a3cc:	f7fe fa08 	bl	80087e0 <__sinit>
 800a3d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3d4:	0719      	lsls	r1, r3, #28
 800a3d6:	d422      	bmi.n	800a41e <__swsetup_r+0x62>
 800a3d8:	06da      	lsls	r2, r3, #27
 800a3da:	d407      	bmi.n	800a3ec <__swsetup_r+0x30>
 800a3dc:	2209      	movs	r2, #9
 800a3de:	602a      	str	r2, [r5, #0]
 800a3e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3e8:	81a3      	strh	r3, [r4, #12]
 800a3ea:	e033      	b.n	800a454 <__swsetup_r+0x98>
 800a3ec:	0758      	lsls	r0, r3, #29
 800a3ee:	d512      	bpl.n	800a416 <__swsetup_r+0x5a>
 800a3f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3f2:	b141      	cbz	r1, 800a406 <__swsetup_r+0x4a>
 800a3f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a3f8:	4299      	cmp	r1, r3
 800a3fa:	d002      	beq.n	800a402 <__swsetup_r+0x46>
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	f000 f94d 	bl	800a69c <_free_r>
 800a402:	2300      	movs	r3, #0
 800a404:	6363      	str	r3, [r4, #52]	@ 0x34
 800a406:	89a3      	ldrh	r3, [r4, #12]
 800a408:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a40c:	81a3      	strh	r3, [r4, #12]
 800a40e:	2300      	movs	r3, #0
 800a410:	6063      	str	r3, [r4, #4]
 800a412:	6923      	ldr	r3, [r4, #16]
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	89a3      	ldrh	r3, [r4, #12]
 800a418:	f043 0308 	orr.w	r3, r3, #8
 800a41c:	81a3      	strh	r3, [r4, #12]
 800a41e:	6923      	ldr	r3, [r4, #16]
 800a420:	b94b      	cbnz	r3, 800a436 <__swsetup_r+0x7a>
 800a422:	89a3      	ldrh	r3, [r4, #12]
 800a424:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a42c:	d003      	beq.n	800a436 <__swsetup_r+0x7a>
 800a42e:	4621      	mov	r1, r4
 800a430:	4628      	mov	r0, r5
 800a432:	f000 f83e 	bl	800a4b2 <__smakebuf_r>
 800a436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a43a:	f013 0201 	ands.w	r2, r3, #1
 800a43e:	d00a      	beq.n	800a456 <__swsetup_r+0x9a>
 800a440:	2200      	movs	r2, #0
 800a442:	60a2      	str	r2, [r4, #8]
 800a444:	6962      	ldr	r2, [r4, #20]
 800a446:	4252      	negs	r2, r2
 800a448:	61a2      	str	r2, [r4, #24]
 800a44a:	6922      	ldr	r2, [r4, #16]
 800a44c:	b942      	cbnz	r2, 800a460 <__swsetup_r+0xa4>
 800a44e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a452:	d1c5      	bne.n	800a3e0 <__swsetup_r+0x24>
 800a454:	bd38      	pop	{r3, r4, r5, pc}
 800a456:	0799      	lsls	r1, r3, #30
 800a458:	bf58      	it	pl
 800a45a:	6962      	ldrpl	r2, [r4, #20]
 800a45c:	60a2      	str	r2, [r4, #8]
 800a45e:	e7f4      	b.n	800a44a <__swsetup_r+0x8e>
 800a460:	2000      	movs	r0, #0
 800a462:	e7f7      	b.n	800a454 <__swsetup_r+0x98>
 800a464:	20000020 	.word	0x20000020

0800a468 <__swhatbuf_r>:
 800a468:	b570      	push	{r4, r5, r6, lr}
 800a46a:	460c      	mov	r4, r1
 800a46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a470:	4615      	mov	r5, r2
 800a472:	2900      	cmp	r1, #0
 800a474:	461e      	mov	r6, r3
 800a476:	b096      	sub	sp, #88	@ 0x58
 800a478:	da0c      	bge.n	800a494 <__swhatbuf_r+0x2c>
 800a47a:	89a3      	ldrh	r3, [r4, #12]
 800a47c:	2100      	movs	r1, #0
 800a47e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a482:	bf14      	ite	ne
 800a484:	2340      	movne	r3, #64	@ 0x40
 800a486:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a48a:	2000      	movs	r0, #0
 800a48c:	6031      	str	r1, [r6, #0]
 800a48e:	602b      	str	r3, [r5, #0]
 800a490:	b016      	add	sp, #88	@ 0x58
 800a492:	bd70      	pop	{r4, r5, r6, pc}
 800a494:	466a      	mov	r2, sp
 800a496:	f000 f8af 	bl	800a5f8 <_fstat_r>
 800a49a:	2800      	cmp	r0, #0
 800a49c:	dbed      	blt.n	800a47a <__swhatbuf_r+0x12>
 800a49e:	9901      	ldr	r1, [sp, #4]
 800a4a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a4a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a4a8:	4259      	negs	r1, r3
 800a4aa:	4159      	adcs	r1, r3
 800a4ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4b0:	e7eb      	b.n	800a48a <__swhatbuf_r+0x22>

0800a4b2 <__smakebuf_r>:
 800a4b2:	898b      	ldrh	r3, [r1, #12]
 800a4b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4b6:	079d      	lsls	r5, r3, #30
 800a4b8:	4606      	mov	r6, r0
 800a4ba:	460c      	mov	r4, r1
 800a4bc:	d507      	bpl.n	800a4ce <__smakebuf_r+0x1c>
 800a4be:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4c2:	6023      	str	r3, [r4, #0]
 800a4c4:	6123      	str	r3, [r4, #16]
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	6163      	str	r3, [r4, #20]
 800a4ca:	b003      	add	sp, #12
 800a4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4ce:	466a      	mov	r2, sp
 800a4d0:	ab01      	add	r3, sp, #4
 800a4d2:	f7ff ffc9 	bl	800a468 <__swhatbuf_r>
 800a4d6:	9f00      	ldr	r7, [sp, #0]
 800a4d8:	4605      	mov	r5, r0
 800a4da:	4639      	mov	r1, r7
 800a4dc:	4630      	mov	r0, r6
 800a4de:	f7ff fa3d 	bl	800995c <_malloc_r>
 800a4e2:	b948      	cbnz	r0, 800a4f8 <__smakebuf_r+0x46>
 800a4e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e8:	059a      	lsls	r2, r3, #22
 800a4ea:	d4ee      	bmi.n	800a4ca <__smakebuf_r+0x18>
 800a4ec:	f023 0303 	bic.w	r3, r3, #3
 800a4f0:	f043 0302 	orr.w	r3, r3, #2
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	e7e2      	b.n	800a4be <__smakebuf_r+0xc>
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a4fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a502:	81a3      	strh	r3, [r4, #12]
 800a504:	9b01      	ldr	r3, [sp, #4]
 800a506:	6020      	str	r0, [r4, #0]
 800a508:	b15b      	cbz	r3, 800a522 <__smakebuf_r+0x70>
 800a50a:	4630      	mov	r0, r6
 800a50c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a510:	f000 f80c 	bl	800a52c <_isatty_r>
 800a514:	b128      	cbz	r0, 800a522 <__smakebuf_r+0x70>
 800a516:	89a3      	ldrh	r3, [r4, #12]
 800a518:	f023 0303 	bic.w	r3, r3, #3
 800a51c:	f043 0301 	orr.w	r3, r3, #1
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	89a3      	ldrh	r3, [r4, #12]
 800a524:	431d      	orrs	r5, r3
 800a526:	81a5      	strh	r5, [r4, #12]
 800a528:	e7cf      	b.n	800a4ca <__smakebuf_r+0x18>
	...

0800a52c <_isatty_r>:
 800a52c:	b538      	push	{r3, r4, r5, lr}
 800a52e:	2300      	movs	r3, #0
 800a530:	4d05      	ldr	r5, [pc, #20]	@ (800a548 <_isatty_r+0x1c>)
 800a532:	4604      	mov	r4, r0
 800a534:	4608      	mov	r0, r1
 800a536:	602b      	str	r3, [r5, #0]
 800a538:	f7f7 fccf 	bl	8001eda <_isatty>
 800a53c:	1c43      	adds	r3, r0, #1
 800a53e:	d102      	bne.n	800a546 <_isatty_r+0x1a>
 800a540:	682b      	ldr	r3, [r5, #0]
 800a542:	b103      	cbz	r3, 800a546 <_isatty_r+0x1a>
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	bd38      	pop	{r3, r4, r5, pc}
 800a548:	2000078c 	.word	0x2000078c

0800a54c <_lseek_r>:
 800a54c:	b538      	push	{r3, r4, r5, lr}
 800a54e:	4604      	mov	r4, r0
 800a550:	4608      	mov	r0, r1
 800a552:	4611      	mov	r1, r2
 800a554:	2200      	movs	r2, #0
 800a556:	4d05      	ldr	r5, [pc, #20]	@ (800a56c <_lseek_r+0x20>)
 800a558:	602a      	str	r2, [r5, #0]
 800a55a:	461a      	mov	r2, r3
 800a55c:	f7f7 fcc7 	bl	8001eee <_lseek>
 800a560:	1c43      	adds	r3, r0, #1
 800a562:	d102      	bne.n	800a56a <_lseek_r+0x1e>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	b103      	cbz	r3, 800a56a <_lseek_r+0x1e>
 800a568:	6023      	str	r3, [r4, #0]
 800a56a:	bd38      	pop	{r3, r4, r5, pc}
 800a56c:	2000078c 	.word	0x2000078c

0800a570 <_read_r>:
 800a570:	b538      	push	{r3, r4, r5, lr}
 800a572:	4604      	mov	r4, r0
 800a574:	4608      	mov	r0, r1
 800a576:	4611      	mov	r1, r2
 800a578:	2200      	movs	r2, #0
 800a57a:	4d05      	ldr	r5, [pc, #20]	@ (800a590 <_read_r+0x20>)
 800a57c:	602a      	str	r2, [r5, #0]
 800a57e:	461a      	mov	r2, r3
 800a580:	f7f7 fc74 	bl	8001e6c <_read>
 800a584:	1c43      	adds	r3, r0, #1
 800a586:	d102      	bne.n	800a58e <_read_r+0x1e>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	b103      	cbz	r3, 800a58e <_read_r+0x1e>
 800a58c:	6023      	str	r3, [r4, #0]
 800a58e:	bd38      	pop	{r3, r4, r5, pc}
 800a590:	2000078c 	.word	0x2000078c

0800a594 <_sbrk_r>:
 800a594:	b538      	push	{r3, r4, r5, lr}
 800a596:	2300      	movs	r3, #0
 800a598:	4d05      	ldr	r5, [pc, #20]	@ (800a5b0 <_sbrk_r+0x1c>)
 800a59a:	4604      	mov	r4, r0
 800a59c:	4608      	mov	r0, r1
 800a59e:	602b      	str	r3, [r5, #0]
 800a5a0:	f7f7 fcb2 	bl	8001f08 <_sbrk>
 800a5a4:	1c43      	adds	r3, r0, #1
 800a5a6:	d102      	bne.n	800a5ae <_sbrk_r+0x1a>
 800a5a8:	682b      	ldr	r3, [r5, #0]
 800a5aa:	b103      	cbz	r3, 800a5ae <_sbrk_r+0x1a>
 800a5ac:	6023      	str	r3, [r4, #0]
 800a5ae:	bd38      	pop	{r3, r4, r5, pc}
 800a5b0:	2000078c 	.word	0x2000078c

0800a5b4 <_write_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	4611      	mov	r1, r2
 800a5bc:	2200      	movs	r2, #0
 800a5be:	4d05      	ldr	r5, [pc, #20]	@ (800a5d4 <_write_r+0x20>)
 800a5c0:	602a      	str	r2, [r5, #0]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	f7f6 fd5e 	bl	8001084 <_write>
 800a5c8:	1c43      	adds	r3, r0, #1
 800a5ca:	d102      	bne.n	800a5d2 <_write_r+0x1e>
 800a5cc:	682b      	ldr	r3, [r5, #0]
 800a5ce:	b103      	cbz	r3, 800a5d2 <_write_r+0x1e>
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	bd38      	pop	{r3, r4, r5, pc}
 800a5d4:	2000078c 	.word	0x2000078c

0800a5d8 <_close_r>:
 800a5d8:	b538      	push	{r3, r4, r5, lr}
 800a5da:	2300      	movs	r3, #0
 800a5dc:	4d05      	ldr	r5, [pc, #20]	@ (800a5f4 <_close_r+0x1c>)
 800a5de:	4604      	mov	r4, r0
 800a5e0:	4608      	mov	r0, r1
 800a5e2:	602b      	str	r3, [r5, #0]
 800a5e4:	f7f7 fc5f 	bl	8001ea6 <_close>
 800a5e8:	1c43      	adds	r3, r0, #1
 800a5ea:	d102      	bne.n	800a5f2 <_close_r+0x1a>
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	b103      	cbz	r3, 800a5f2 <_close_r+0x1a>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	bd38      	pop	{r3, r4, r5, pc}
 800a5f4:	2000078c 	.word	0x2000078c

0800a5f8 <_fstat_r>:
 800a5f8:	b538      	push	{r3, r4, r5, lr}
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	4d06      	ldr	r5, [pc, #24]	@ (800a618 <_fstat_r+0x20>)
 800a5fe:	4604      	mov	r4, r0
 800a600:	4608      	mov	r0, r1
 800a602:	4611      	mov	r1, r2
 800a604:	602b      	str	r3, [r5, #0]
 800a606:	f7f7 fc59 	bl	8001ebc <_fstat>
 800a60a:	1c43      	adds	r3, r0, #1
 800a60c:	d102      	bne.n	800a614 <_fstat_r+0x1c>
 800a60e:	682b      	ldr	r3, [r5, #0]
 800a610:	b103      	cbz	r3, 800a614 <_fstat_r+0x1c>
 800a612:	6023      	str	r3, [r4, #0]
 800a614:	bd38      	pop	{r3, r4, r5, pc}
 800a616:	bf00      	nop
 800a618:	2000078c 	.word	0x2000078c

0800a61c <memcpy>:
 800a61c:	440a      	add	r2, r1
 800a61e:	4291      	cmp	r1, r2
 800a620:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a624:	d100      	bne.n	800a628 <memcpy+0xc>
 800a626:	4770      	bx	lr
 800a628:	b510      	push	{r4, lr}
 800a62a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a62e:	4291      	cmp	r1, r2
 800a630:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a634:	d1f9      	bne.n	800a62a <memcpy+0xe>
 800a636:	bd10      	pop	{r4, pc}

0800a638 <__assert_func>:
 800a638:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a63a:	4614      	mov	r4, r2
 800a63c:	461a      	mov	r2, r3
 800a63e:	4b09      	ldr	r3, [pc, #36]	@ (800a664 <__assert_func+0x2c>)
 800a640:	4605      	mov	r5, r0
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	68d8      	ldr	r0, [r3, #12]
 800a646:	b14c      	cbz	r4, 800a65c <__assert_func+0x24>
 800a648:	4b07      	ldr	r3, [pc, #28]	@ (800a668 <__assert_func+0x30>)
 800a64a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a64e:	9100      	str	r1, [sp, #0]
 800a650:	462b      	mov	r3, r5
 800a652:	4906      	ldr	r1, [pc, #24]	@ (800a66c <__assert_func+0x34>)
 800a654:	f000 f87c 	bl	800a750 <fiprintf>
 800a658:	f000 f899 	bl	800a78e <abort>
 800a65c:	4b04      	ldr	r3, [pc, #16]	@ (800a670 <__assert_func+0x38>)
 800a65e:	461c      	mov	r4, r3
 800a660:	e7f3      	b.n	800a64a <__assert_func+0x12>
 800a662:	bf00      	nop
 800a664:	20000020 	.word	0x20000020
 800a668:	0800a9f1 	.word	0x0800a9f1
 800a66c:	0800a9fe 	.word	0x0800a9fe
 800a670:	0800a85f 	.word	0x0800a85f

0800a674 <_calloc_r>:
 800a674:	b570      	push	{r4, r5, r6, lr}
 800a676:	fba1 5402 	umull	r5, r4, r1, r2
 800a67a:	b934      	cbnz	r4, 800a68a <_calloc_r+0x16>
 800a67c:	4629      	mov	r1, r5
 800a67e:	f7ff f96d 	bl	800995c <_malloc_r>
 800a682:	4606      	mov	r6, r0
 800a684:	b928      	cbnz	r0, 800a692 <_calloc_r+0x1e>
 800a686:	4630      	mov	r0, r6
 800a688:	bd70      	pop	{r4, r5, r6, pc}
 800a68a:	220c      	movs	r2, #12
 800a68c:	2600      	movs	r6, #0
 800a68e:	6002      	str	r2, [r0, #0]
 800a690:	e7f9      	b.n	800a686 <_calloc_r+0x12>
 800a692:	462a      	mov	r2, r5
 800a694:	4621      	mov	r1, r4
 800a696:	f7fe f949 	bl	800892c <memset>
 800a69a:	e7f4      	b.n	800a686 <_calloc_r+0x12>

0800a69c <_free_r>:
 800a69c:	b538      	push	{r3, r4, r5, lr}
 800a69e:	4605      	mov	r5, r0
 800a6a0:	2900      	cmp	r1, #0
 800a6a2:	d040      	beq.n	800a726 <_free_r+0x8a>
 800a6a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6a8:	1f0c      	subs	r4, r1, #4
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	bfb8      	it	lt
 800a6ae:	18e4      	addlt	r4, r4, r3
 800a6b0:	f7ff fa7c 	bl	8009bac <__malloc_lock>
 800a6b4:	4a1c      	ldr	r2, [pc, #112]	@ (800a728 <_free_r+0x8c>)
 800a6b6:	6813      	ldr	r3, [r2, #0]
 800a6b8:	b933      	cbnz	r3, 800a6c8 <_free_r+0x2c>
 800a6ba:	6063      	str	r3, [r4, #4]
 800a6bc:	6014      	str	r4, [r2, #0]
 800a6be:	4628      	mov	r0, r5
 800a6c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c4:	f7ff ba78 	b.w	8009bb8 <__malloc_unlock>
 800a6c8:	42a3      	cmp	r3, r4
 800a6ca:	d908      	bls.n	800a6de <_free_r+0x42>
 800a6cc:	6820      	ldr	r0, [r4, #0]
 800a6ce:	1821      	adds	r1, r4, r0
 800a6d0:	428b      	cmp	r3, r1
 800a6d2:	bf01      	itttt	eq
 800a6d4:	6819      	ldreq	r1, [r3, #0]
 800a6d6:	685b      	ldreq	r3, [r3, #4]
 800a6d8:	1809      	addeq	r1, r1, r0
 800a6da:	6021      	streq	r1, [r4, #0]
 800a6dc:	e7ed      	b.n	800a6ba <_free_r+0x1e>
 800a6de:	461a      	mov	r2, r3
 800a6e0:	685b      	ldr	r3, [r3, #4]
 800a6e2:	b10b      	cbz	r3, 800a6e8 <_free_r+0x4c>
 800a6e4:	42a3      	cmp	r3, r4
 800a6e6:	d9fa      	bls.n	800a6de <_free_r+0x42>
 800a6e8:	6811      	ldr	r1, [r2, #0]
 800a6ea:	1850      	adds	r0, r2, r1
 800a6ec:	42a0      	cmp	r0, r4
 800a6ee:	d10b      	bne.n	800a708 <_free_r+0x6c>
 800a6f0:	6820      	ldr	r0, [r4, #0]
 800a6f2:	4401      	add	r1, r0
 800a6f4:	1850      	adds	r0, r2, r1
 800a6f6:	4283      	cmp	r3, r0
 800a6f8:	6011      	str	r1, [r2, #0]
 800a6fa:	d1e0      	bne.n	800a6be <_free_r+0x22>
 800a6fc:	6818      	ldr	r0, [r3, #0]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	4408      	add	r0, r1
 800a702:	6010      	str	r0, [r2, #0]
 800a704:	6053      	str	r3, [r2, #4]
 800a706:	e7da      	b.n	800a6be <_free_r+0x22>
 800a708:	d902      	bls.n	800a710 <_free_r+0x74>
 800a70a:	230c      	movs	r3, #12
 800a70c:	602b      	str	r3, [r5, #0]
 800a70e:	e7d6      	b.n	800a6be <_free_r+0x22>
 800a710:	6820      	ldr	r0, [r4, #0]
 800a712:	1821      	adds	r1, r4, r0
 800a714:	428b      	cmp	r3, r1
 800a716:	bf01      	itttt	eq
 800a718:	6819      	ldreq	r1, [r3, #0]
 800a71a:	685b      	ldreq	r3, [r3, #4]
 800a71c:	1809      	addeq	r1, r1, r0
 800a71e:	6021      	streq	r1, [r4, #0]
 800a720:	6063      	str	r3, [r4, #4]
 800a722:	6054      	str	r4, [r2, #4]
 800a724:	e7cb      	b.n	800a6be <_free_r+0x22>
 800a726:	bd38      	pop	{r3, r4, r5, pc}
 800a728:	20000788 	.word	0x20000788

0800a72c <__ascii_mbtowc>:
 800a72c:	b082      	sub	sp, #8
 800a72e:	b901      	cbnz	r1, 800a732 <__ascii_mbtowc+0x6>
 800a730:	a901      	add	r1, sp, #4
 800a732:	b142      	cbz	r2, 800a746 <__ascii_mbtowc+0x1a>
 800a734:	b14b      	cbz	r3, 800a74a <__ascii_mbtowc+0x1e>
 800a736:	7813      	ldrb	r3, [r2, #0]
 800a738:	600b      	str	r3, [r1, #0]
 800a73a:	7812      	ldrb	r2, [r2, #0]
 800a73c:	1e10      	subs	r0, r2, #0
 800a73e:	bf18      	it	ne
 800a740:	2001      	movne	r0, #1
 800a742:	b002      	add	sp, #8
 800a744:	4770      	bx	lr
 800a746:	4610      	mov	r0, r2
 800a748:	e7fb      	b.n	800a742 <__ascii_mbtowc+0x16>
 800a74a:	f06f 0001 	mvn.w	r0, #1
 800a74e:	e7f8      	b.n	800a742 <__ascii_mbtowc+0x16>

0800a750 <fiprintf>:
 800a750:	b40e      	push	{r1, r2, r3}
 800a752:	b503      	push	{r0, r1, lr}
 800a754:	4601      	mov	r1, r0
 800a756:	ab03      	add	r3, sp, #12
 800a758:	4805      	ldr	r0, [pc, #20]	@ (800a770 <fiprintf+0x20>)
 800a75a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a75e:	6800      	ldr	r0, [r0, #0]
 800a760:	9301      	str	r3, [sp, #4]
 800a762:	f7fe ffb9 	bl	80096d8 <_vfiprintf_r>
 800a766:	b002      	add	sp, #8
 800a768:	f85d eb04 	ldr.w	lr, [sp], #4
 800a76c:	b003      	add	sp, #12
 800a76e:	4770      	bx	lr
 800a770:	20000020 	.word	0x20000020

0800a774 <__ascii_wctomb>:
 800a774:	4603      	mov	r3, r0
 800a776:	4608      	mov	r0, r1
 800a778:	b141      	cbz	r1, 800a78c <__ascii_wctomb+0x18>
 800a77a:	2aff      	cmp	r2, #255	@ 0xff
 800a77c:	d904      	bls.n	800a788 <__ascii_wctomb+0x14>
 800a77e:	228a      	movs	r2, #138	@ 0x8a
 800a780:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a784:	601a      	str	r2, [r3, #0]
 800a786:	4770      	bx	lr
 800a788:	2001      	movs	r0, #1
 800a78a:	700a      	strb	r2, [r1, #0]
 800a78c:	4770      	bx	lr

0800a78e <abort>:
 800a78e:	2006      	movs	r0, #6
 800a790:	b508      	push	{r3, lr}
 800a792:	f000 f82b 	bl	800a7ec <raise>
 800a796:	2001      	movs	r0, #1
 800a798:	f7f7 fb5d 	bl	8001e56 <_exit>

0800a79c <_raise_r>:
 800a79c:	291f      	cmp	r1, #31
 800a79e:	b538      	push	{r3, r4, r5, lr}
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	460c      	mov	r4, r1
 800a7a4:	d904      	bls.n	800a7b0 <_raise_r+0x14>
 800a7a6:	2316      	movs	r3, #22
 800a7a8:	6003      	str	r3, [r0, #0]
 800a7aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7ae:	bd38      	pop	{r3, r4, r5, pc}
 800a7b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a7b2:	b112      	cbz	r2, 800a7ba <_raise_r+0x1e>
 800a7b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7b8:	b94b      	cbnz	r3, 800a7ce <_raise_r+0x32>
 800a7ba:	4628      	mov	r0, r5
 800a7bc:	f000 f830 	bl	800a820 <_getpid_r>
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	4601      	mov	r1, r0
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7ca:	f000 b817 	b.w	800a7fc <_kill_r>
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d00a      	beq.n	800a7e8 <_raise_r+0x4c>
 800a7d2:	1c59      	adds	r1, r3, #1
 800a7d4:	d103      	bne.n	800a7de <_raise_r+0x42>
 800a7d6:	2316      	movs	r3, #22
 800a7d8:	6003      	str	r3, [r0, #0]
 800a7da:	2001      	movs	r0, #1
 800a7dc:	e7e7      	b.n	800a7ae <_raise_r+0x12>
 800a7de:	2100      	movs	r1, #0
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a7e6:	4798      	blx	r3
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	e7e0      	b.n	800a7ae <_raise_r+0x12>

0800a7ec <raise>:
 800a7ec:	4b02      	ldr	r3, [pc, #8]	@ (800a7f8 <raise+0xc>)
 800a7ee:	4601      	mov	r1, r0
 800a7f0:	6818      	ldr	r0, [r3, #0]
 800a7f2:	f7ff bfd3 	b.w	800a79c <_raise_r>
 800a7f6:	bf00      	nop
 800a7f8:	20000020 	.word	0x20000020

0800a7fc <_kill_r>:
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	2300      	movs	r3, #0
 800a800:	4d06      	ldr	r5, [pc, #24]	@ (800a81c <_kill_r+0x20>)
 800a802:	4604      	mov	r4, r0
 800a804:	4608      	mov	r0, r1
 800a806:	4611      	mov	r1, r2
 800a808:	602b      	str	r3, [r5, #0]
 800a80a:	f7f7 fb14 	bl	8001e36 <_kill>
 800a80e:	1c43      	adds	r3, r0, #1
 800a810:	d102      	bne.n	800a818 <_kill_r+0x1c>
 800a812:	682b      	ldr	r3, [r5, #0]
 800a814:	b103      	cbz	r3, 800a818 <_kill_r+0x1c>
 800a816:	6023      	str	r3, [r4, #0]
 800a818:	bd38      	pop	{r3, r4, r5, pc}
 800a81a:	bf00      	nop
 800a81c:	2000078c 	.word	0x2000078c

0800a820 <_getpid_r>:
 800a820:	f7f7 bb02 	b.w	8001e28 <_getpid>

0800a824 <_init>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	bf00      	nop
 800a828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a82a:	bc08      	pop	{r3}
 800a82c:	469e      	mov	lr, r3
 800a82e:	4770      	bx	lr

0800a830 <_fini>:
 800a830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a832:	bf00      	nop
 800a834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a836:	bc08      	pop	{r3}
 800a838:	469e      	mov	lr, r3
 800a83a:	4770      	bx	lr
