// Seed: 996891336
module module_0 ();
  reg id_1 = id_1;
  always @(posedge id_1) id_1 <= 1;
  wire id_2;
  assign id_2 = id_2;
  module_2 modCall_1 ();
  assign modCall_1.type_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4
);
  always begin : LABEL_0
    id_1 <= id_1++;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2;
  wand id_1;
  wire id_2;
  id_3 :
  assert property (@(id_1 == 1'd0 or 1) 1)
  else;
  wand id_4;
  tri1 id_5;
  id_6(
      .id_0(id_2),
      .id_1(id_5),
      .id_2(id_1),
      .id_3(id_5 - 1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_3 * id_3),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_4),
      .id_11(1),
      .id_12(id_3),
      .id_13(1),
      .id_14()
  );
  assign id_1 = 1;
  wire id_7;
  id_8(
      .id_0(id_1), .id_1(id_2), .id_2(1'd0), .id_3(id_6), .id_4(id_4)
  );
  assign id_4 = id_5;
endmodule
