{
  "license": "CC BY-SA 4.0",
  "meta": {
    "artifact_doi_url": "https://doi.org/10.6084/m9.figshare.7378496.v2",
    "artifact_sources": "",
    "artifact_sources_url": "",
    "authors": "Ricardo Filipe, Shady Issa, Paolo Romano, Jo√£o Barreto",
    "badge_acm_artifact_available": "yes",
    "badge_acm_artifact_functional": "yes",
    "badge_acm_results_replicated": "yes",
    "ck_repo_uid": "",
    "paper_doi_url": "https://doi.org/10.1145/3293883.3295714",
    "paper_pdf_url": "",
    "related_urls": [
      "https://figshare.com/articles/si-htm-artifacts_tgz/7378496/2",
      "https://dl.acm.org/doi/10.1145/3293883.3295714"
    ],
    "reproducibility_url": "http://ctuning.org/ae/ppopp2019.html",
    "results": "",
    "results_dashboard_url": "",
    "results_url": "",
    "some_results_replicated": "",
    "title": "Stretching the capacity of Hardware Transactional Memory in IBM POWER architectures",
    "unified_artifact_appendix": "https://ctuning.org/ae/submission_extra.html",
    "where": "PPoPP'19",
    "where_url": "http://conf.researchr.org/home/ppopp-2019",
    "workflow": "",
    "workflow_url": ""
  },
  "source": "https://cTuning.org/ae",
  "tags": [
    "papers",
    "papers-ppopp",
    "papers-ppopp-2019",
    "reproduced-papers",
    "ctuning",
    "reproindex"
  ]
}
