Analysis & Synthesis report for verilog-alu-qupj
Wed Nov 27 22:23:22 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"
 10. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"
 11. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"
 12. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"
 13. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"
 14. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"
 15. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"
 16. Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed Nov 27 22:23:22 2019       ;
; Quartus II 64-Bit Version         ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                     ; verilog-alu-qupj                            ;
; Top-level Entity Name             ; verilog-alu-qupj-block                      ;
; Family                            ; Arria II GZ                                 ;
; Logic utilization                 ; N/A                                         ;
;     Combinational ALUTs           ; 63                                          ;
;     Memory ALUTs                  ; 0                                           ;
;     Dedicated logic registers     ; 0                                           ;
; Total registers                   ; 0                                           ;
; Total pins                        ; 100                                         ;
; Total virtual pins                ; 0                                           ;
; Total block memory bits           ; 0                                           ;
; DSP block 18-bit elements         ; 0                                           ;
; Total GXB Receiver Channel PCS    ; 0                                           ;
; Total GXB Receiver Channel PMA    ; 0                                           ;
; Total GXB Transmitter Channel PCS ; 0                                           ;
; Total GXB Transmitter Channel PMA ; 0                                           ;
; Total PLLs                        ; 0                                           ;
; Total DLLs                        ; 0                                           ;
+-----------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Top-level entity name                                                           ; verilog-alu-qupj-block ; verilog-alu-qupj   ;
; Family name                                                                     ; Arria II GZ            ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                    ; Off                ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto RAM Block Balancing                                                        ; On                     ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Synthesis Seed                                                                  ; 1                      ; 1                  ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+
; library/or2.v                    ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/or2.v              ;         ;
; library/not1.v                   ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/not1.v             ;         ;
; library/nand2.v                  ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/nand2.v            ;         ;
; library/fa2.v                    ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/fa2.v              ;         ;
; library/dataselector2.v          ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/dataselector2.v    ;         ;
; library/and2.v                   ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/library/and2.v             ;         ;
; alu_32bit.v                      ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/alu_32bit.v                ;         ;
; alu_8bit.v                       ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/alu_8bit.v                 ;         ;
; alu_16bit.v                      ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/alu_16bit.v                ;         ;
; alu_1bit.v                       ; yes             ; User Verilog HDL File              ; /home/katio/script/github.com/onokatio/verilog-alu/alu_1bit.v                 ;         ;
; verilog-alu-qupj-block.bdf       ; yes             ; User Block Diagram/Schematic File  ; /home/katio/script/github.com/onokatio/verilog-alu/verilog-alu-qupj-block.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+-----------------------------------------------+------------+
; Resource                                      ; Usage      ;
+-----------------------------------------------+------------+
; Estimated ALUTs Used                          ; 63         ;
;     -- Combinational ALUTs                    ; 63         ;
;     -- Memory ALUTs                           ; 0          ;
;     -- LUT_REGs                               ; 0          ;
; Dedicated logic registers                     ; 0          ;
;                                               ;            ;
; Estimated ALUTs Unavailable                   ; 32         ;
;     -- Due to unpartnered combinational logic ; 32         ;
;     -- Due to Memory ALUTs                    ; 0          ;
;                                               ;            ;
; Total combinational functions                 ; 63         ;
; Combinational ALUT usage by number of inputs  ;            ;
;     -- 7 input functions                      ; 0          ;
;     -- 6 input functions                      ; 32         ;
;     -- 5 input functions                      ; 31         ;
;     -- 4 input functions                      ; 0          ;
;     -- <=3 input functions                    ; 0          ;
;                                               ;            ;
; Combinational ALUTs by mode                   ;            ;
;     -- normal mode                            ; 63         ;
;     -- extended LUT mode                      ; 0          ;
;     -- arithmetic mode                        ; 0          ;
;     -- shared arithmetic mode                 ; 0          ;
;                                               ;            ;
; Estimated ALUT/register pairs used            ; 95         ;
;                                               ;            ;
; Total registers                               ; 0          ;
;     -- Dedicated logic registers              ; 0          ;
;     -- I/O registers                          ; 0          ;
;     -- LUT_REGs                               ; 0          ;
;                                               ;            ;
;                                               ;            ;
; I/O pins                                      ; 100        ;
;                                               ;            ;
; DSP block 18-bit elements                     ; 0          ;
;                                               ;            ;
; Maximum fan-out node                          ; M[2]~input ;
; Maximum fan-out                               ; 63         ;
; Total fan-out                                 ; 479        ;
; Average fan-out                               ; 1.82       ;
+-----------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |verilog-alu-qupj-block                    ; 63 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 100  ; 0            ; |verilog-alu-qupj-block                                                                                               ; work         ;
;    |ALU32:inst|                            ; 63 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst                                                                                    ; work         ;
;       |ALU16:alu16_1|                      ; 32 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1                                                                      ; work         ;
;          |ALU8:alu8_1|                     ; 16 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1                                                          ; work         ;
;             |ALU:alu_1|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_2|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_3|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_4|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_5|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_6|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_7|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_8|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;          |ALU8:alu8_2|                     ; 16 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2                                                          ; work         ;
;             |ALU:alu_1|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_2|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_3|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_4|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_5|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_6|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_7|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_8|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_1|ALU8:alu8_2|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;       |ALU16:alu16_2|                      ; 31 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2                                                                      ; work         ;
;          |ALU8:alu8_1|                     ; 16 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1                                                          ; work         ;
;             |ALU:alu_1|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_2|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_3|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_4|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_5|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_6|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_7|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_8|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_1|ALU:alu_8|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;          |ALU8:alu8_2|                     ; 15 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2                                                          ; work         ;
;             |ALU:alu_1|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_1|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_2|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_2|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_3|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_3|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_4|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_4|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_5|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_5|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_6|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_6|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_7|                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
;                |FA2:new_fa|                ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa                                     ; work         ;
;                   |KATIO_NAND2:new_nand_9| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_7|FA2:new_fa|KATIO_NAND2:new_nand_9              ; work         ;
;             |ALU:alu_8|                    ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8                                                ; work         ;
;                |DATASELECTOR2:output_ds|   ; 1 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds                        ; work         ;
;                   |KATIO_NAND2:new_nand_4| ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |verilog-alu-qupj-block|ALU32:inst|ALU16:alu16_2|ALU8:alu8_2|ALU:alu_8|DATASELECTOR2:output_ds|KATIO_NAND2:new_nand_4 ; work         ;
+--------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_8"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_7"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_6"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_5"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_4"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_3"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_2"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; decoder_x ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "decoder_x[7..3]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; stratixiv_lcell_comb  ; 63                          ;
;     normal            ; 63                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 32.00                       ;
; Average LUT depth     ; 20.40                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Nov 27 22:23:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off verilog-alu-qupj -c verilog-alu-qupj
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file library/or3.v
    Info (12023): Found entity 1: KATIO_OR3
Info (12021): Found 1 design units, including 1 entities, in source file library/or2.v
    Info (12023): Found entity 1: KATIO_OR2
Info (12021): Found 1 design units, including 1 entities, in source file library/not1.v
    Info (12023): Found entity 1: NOT1
Info (12021): Found 1 design units, including 1 entities, in source file library/nor3.v
    Info (12023): Found entity 1: KATIO_NOR3
Info (12021): Found 1 design units, including 1 entities, in source file library/nand2.v
    Info (12023): Found entity 1: KATIO_NAND2
Info (12021): Found 1 design units, including 1 entities, in source file library/ha2.v
    Info (12023): Found entity 1: HA2
Info (12021): Found 1 design units, including 1 entities, in source file library/fa2.v
    Info (12023): Found entity 1: FA2
Info (12021): Found 1 design units, including 1 entities, in source file library/exor2.v
    Info (12023): Found entity 1: EXOR2
Info (12021): Found 1 design units, including 1 entities, in source file library/decoder3.v
    Info (12023): Found entity 1: DECODER3
Info (12021): Found 1 design units, including 1 entities, in source file library/dataselector2.v
    Info (12023): Found entity 1: DATASELECTOR2
Info (12021): Found 1 design units, including 1 entities, in source file library/and3.v
    Info (12023): Found entity 1: KATIO_AND3
Info (12021): Found 1 design units, including 1 entities, in source file library/and2.v
    Info (12023): Found entity 1: KATIO_AND2
Info (12021): Found 1 design units, including 1 entities, in source file alu_32bit.v
    Info (12023): Found entity 1: ALU32
Info (12021): Found 1 design units, including 1 entities, in source file alu_8bit.v
    Info (12023): Found entity 1: ALU8
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit.v
    Info (12023): Found entity 1: ALU16
Info (12021): Found 1 design units, including 1 entities, in source file alu_1bit.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file verilog-alu-qupj-block.bdf
    Info (12023): Found entity 1: verilog-alu-qupj-block
Warning (10236): Verilog HDL Implicit Net warning at nor3.v(8): created implicit net for "X0"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(13): created implicit net for "C"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(14): created implicit net for "AC"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(15): created implicit net for "BC"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(16): created implicit net for "ABC"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(17): created implicit net for "ABCX"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(18): created implicit net for "S1"
Warning (10236): Verilog HDL Implicit Net warning at fa2.v(19): created implicit net for "S2"
Warning (10236): Verilog HDL Implicit Net warning at dataselector2.v(12): created implicit net for "BS"
Warning (10236): Verilog HDL Implicit Net warning at dataselector2.v(13): created implicit net for "SS"
Warning (10236): Verilog HDL Implicit Net warning at dataselector2.v(14): created implicit net for "ASS"
Warning (10236): Verilog HDL Implicit Net warning at alu_32bit.v(10): created implicit net for "C1"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(17): created implicit net for "C1"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(18): created implicit net for "C2"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(19): created implicit net for "C3"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(20): created implicit net for "C4"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(21): created implicit net for "C5"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(22): created implicit net for "C6"
Warning (10236): Verilog HDL Implicit Net warning at alu_8bit.v(23): created implicit net for "C7"
Warning (10236): Verilog HDL Implicit Net warning at alu_16bit.v(10): created implicit net for "C1"
Warning (10236): Verilog HDL Implicit Net warning at alu_1bit.v(21): created implicit net for "C_in2"
Warning (10236): Verilog HDL Implicit Net warning at alu_1bit.v(22): created implicit net for "C_in3"
Warning (10236): Verilog HDL Implicit Net warning at alu_1bit.v(23): created implicit net for "C_in4"
Warning (10236): Verilog HDL Implicit Net warning at alu_1bit.v(25): created implicit net for "FA_out_s"
Warning (10236): Verilog HDL Implicit Net warning at alu_1bit.v(28): created implicit net for "Selector"
Info (12127): Elaborating entity "verilog-alu-qupj-block" for the top level hierarchy
Info (12128): Elaborating entity "ALU32" for hierarchy "ALU32:inst"
Info (12128): Elaborating entity "ALU16" for hierarchy "ALU32:inst|ALU16:alu16_1"
Info (12128): Elaborating entity "ALU8" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1"
Info (12128): Elaborating entity "KATIO_AND2" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus"
Info (12128): Elaborating entity "KATIO_NAND2" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|KATIO_NAND2:new_nand"
Info (12128): Elaborating entity "NOT1" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_AND2:set_1_when_mode_plus|NOT1:new_not"
Info (12128): Elaborating entity "KATIO_OR2" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|KATIO_OR2:set_0_when_mode_orexorb"
Info (12128): Elaborating entity "FA2" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|FA2:new_fa"
Info (12128): Elaborating entity "DATASELECTOR2" for hierarchy "ALU32:inst|ALU16:alu16_1|ALU8:alu8_1|ALU:alu_1|DATASELECTOR2:output_ds"
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_8" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_7" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_6" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_5" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_4" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_3" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_2" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_1" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_8" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_7" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_6" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_5" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_4" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_3" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_2" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_1" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_8" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_7" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_6" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_5" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_4" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_3" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_2" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 0" on the entity instantiation of "alu_1" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be driven by GND.
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 63 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1066 megabytes
    Info: Processing ended: Wed Nov 27 22:23:22 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


