/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(global
	(rect 480 24 768 64)
	(parameter)
	(text "PARAM" (rect 3 -1 46 13)(font "Arial" (font_size 8)))
	(text "DEFAULT VALUE" (rect 141 0 229 12)(font "Arial" ))
	(text "DATA_WIDTH" (rect 3 16 82 30)(font "Arial" (font_size 8)))
	(text " NAME" (rect 108 0 142 12)(font "Arial" ))
	(text "UD\"1\"" (rect 141 16 148 30)(font "Arial" (font_size 8)))
	(drawing
		(line (pt 138 40)(pt 138 0))
	)
)
(pin
	(input)
	(rect 152 272 320 288)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 19 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 96 304 320 320)
	(text "INPUT" (rect 181 0 209 10)(font "Arial" (font_size 6)))
	(text "reg_in[DATA_WIDTH-1..0]" (rect 5 0 134 12)(font "Arial" ))
	(pt 224 8)
	(drawing
		(line (pt 140 12)(pt 165 12))
		(line (pt 140 4)(pt 165 4))
		(line (pt 169 8)(pt 224 8))
		(line (pt 140 12)(pt 140 4))
		(line (pt 165 4)(pt 169 8))
		(line (pt 165 12)(pt 169 8))
	)
	(text "VCC" (rect 184 7 204 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 152 288 320 304)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "aclr" (rect 5 0 22 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 1016 272 1248 288)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "reg_out[DATA_WIDTH-1..0]" (rect 90 0 226 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 408 248 600 344)
	(text "reg_aclr" (rect 5 0 43 12)(font "Arial" ))
	(text "reg1" (rect 16 80 37 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "aclr" (rect 0 0 17 12)(font "Arial" ))
		(text "aclr" (rect 21 43 38 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg_in[DATA_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "reg_in[DATA_WIDTH-1..0]" (rect 21 59 150 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 192 32)
		(output)
		(text "reg_out[DATA_WIDTH-1..0]" (rect -144 0 -8 12)(font "Arial" ))
		(text "reg_out[DATA_WIDTH-1..0]" (rect 56 27 192 39)(font "Arial" ))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 176 80))
	)
	(annotation_block (parameter)(rect 408 208 596 246))
)
(symbol
	(rect 712 248 904 344)
	(text "reg_aclr" (rect 5 0 43 12)(font "Arial" ))
	(text "reg2" (rect 16 80 37 97)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "aclr" (rect 0 0 17 12)(font "Arial" ))
		(text "aclr" (rect 21 43 38 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg_in[DATA_WIDTH-1..0]" (rect 0 0 129 12)(font "Arial" ))
		(text "reg_in[DATA_WIDTH-1..0]" (rect 21 59 150 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 192 32)
		(output)
		(text "reg_out[DATA_WIDTH-1..0]" (rect -144 0 -8 12)(font "Arial" ))
		(text "reg_out[DATA_WIDTH-1..0]" (rect 56 27 192 39)(font "Arial" ))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 176 80))
	)
	(annotation_block (parameter)(rect 712 208 900 246))
)
(connector
	(text "clk" (rect 674 264 688 281)(font "Intel Clear" ))
	(pt 712 280)
	(pt 664 280)
)
(connector
	(text "aclr" (rect 674 280 691 297)(font "Intel Clear" ))
	(pt 712 296)
	(pt 664 296)
)
(connector
	(pt 600 280)
	(pt 624 280)
	(bus)
)
(connector
	(pt 624 280)
	(pt 624 312)
	(bus)
)
(connector
	(pt 624 312)
	(pt 712 312)
	(bus)
)
(connector
	(pt 408 280)
	(pt 320 280)
)
(connector
	(pt 408 296)
	(pt 320 296)
)
(connector
	(pt 408 312)
	(pt 320 312)
	(bus)
)
(connector
	(pt 904 280)
	(pt 1016 280)
	(bus)
)
(text "RE-GENERATING THE MODULE WILL DELETE CUSTOM PARAMETERIZATION" (rect 320 88 1310 121)(font "Intel Clear" (font_size 18)))
