Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  5 15:19:00 2021
| Host         : Sergei running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   257 |
|    Minimum number of control sets                        |   257 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   725 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   257 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     9 |
| >= 16              |   105 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1221 |          363 |
| No           | No                    | Yes                    |              42 |           15 |
| No           | Yes                   | No                     |             622 |          241 |
| Yes          | No                    | No                     |             822 |          215 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2444 |          633 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                    | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                      |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                      |                3 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                           |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       | system_i/rst_ov7670_pclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                           |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                    |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4][0]                 | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                       | system_i/rst_vga_clk25/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                       |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                              |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/rst_ov7670_pclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | system_i/rst_ov7670_pclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/rst_vga_clk25/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | system_i/rst_vga_clk25/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | system_i/vdma_mm2s/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | system_i/vdma_mm2s/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                              |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                        | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                      | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                  | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                            | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                  |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                         | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                    | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg[0]                                                                                                   |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                  | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                        | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                           | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                    | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[1][0]                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                           |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                              | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                              | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                              | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                  |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/stream_to_vga_0/inst/vc[9]_i_2_n_0                                                                                                                                                                                                                           | system_i/stream_to_vga_0/inst/vc[9]_i_1_n_0                                                                                                                                                                                                                                   |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]               | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                       | system_i/stream_to_vga_0/inst/hc[9]_i_1_n_0                                                                                                                                                                                                                                   |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                       | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                        | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                                                     |                                                                                                                                                                                                                                                                               |                2 |             11 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_0_in                                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/pixel_next[10]_i_1_n_0                                                                                                                                                                                               |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                               |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                               |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                               |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                        | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |             13 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |                7 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_2[0]               | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                            | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FSYNC_MODE_MM2S_SOF.frame_sync_out_reg[0]                                                                                                                                                                   |                6 |             14 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                    |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                             |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]                                                                                                                                                                              | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                                       |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                4 |             16 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_2_out[15]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                3 |             16 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6][0]                 | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_1[0]               | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                               |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                            | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                            | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                           |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                           |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                   | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                 |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                          | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                               | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                 |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                          | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                     |                3 |             19 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_0_in                                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                    |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                              |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                   | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                      |                4 |             20 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                              |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                   | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                                      |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                    | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                               |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                        | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                   | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                            |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                    | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                |               11 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                8 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                               |                3 |             24 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                            | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                      |                6 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                            | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                      |                7 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]_0[0]               | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                7 |             32 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                  | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                      |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                              | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                             |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                              | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                           | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             34 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                9 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |                6 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               17 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                            |               12 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                         |               12 |             36 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               14 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               20 |             41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                                               |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_xfer_cache_reg0                                                                                    |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                    |                                                                                                                                                                                                                                                                               |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                8 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               14 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                 |                9 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                              |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |               16 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                      |               23 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                           | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               17 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                     | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               23 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               17 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               33 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               15 |             77 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                      |               15 |             77 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               25 |            105 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               35 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              309 |            993 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


