Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_behav xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mProcessor.sv" Line 8. Module Processor_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mReg_4.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mReg_4.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 51. Module ctrlx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 1. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 39. Module adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 39. Module adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mControl.sv" Line 3. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 1. Module HexDriver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mProcessor.sv" Line 8. Module Processor_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mReg_4.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mReg_4.sv" Line 1. Module reg_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 51. Module ctrlx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 1. Module ripple_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 39. Module adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 39. Module adder4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mripple_adder.sv" Line 31. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mControl.sv" Line 3. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 1. Module HexDriver_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mHexDriver.sv" Line 11. Module nibble_to_hex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wht20/Desktop/ece385/lab3/files/mSynchronizers.sv" Line 13. Module sync_debounce doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_mControl_sv_1390707987
Compiling module xil_defaultlib.reg_8
Compiling module xil_defaultlib.ctrlx
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder4
Compiling module xil_defaultlib.ripple_adder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.Processor_default
Compiling module xil_defaultlib.testbench8
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench8_behav
