<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_init_V_3' is power-on initialization." projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:16:02.127+0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_init_V_2' is power-on initialization." projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:16:02.117+0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_init_V_1' is power-on initialization." projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:16:02.114+0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'x_init_V_0' is power-on initialization." projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:16:02.111+0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:16:02.095+0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_4_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:15:59.310+0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_3_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:15:59.291+0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_2_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:15:59.283+0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_151_1' (loop 'VITIS_LOOP_151_1'): Unable to schedule bus request operation ('hostmem_addr_1_req', kalman_hls/kalman.cpp:156) on port 'hostmem' (kalman_hls/kalman.cpp:156) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:15:59.277+0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4' (loop 'VITIS_LOOP_27_3_VITIS_LOOP_28_4'): Unable to schedule 'load' operation ('P_init_V_load_1') on array 'P_init_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'P_init_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:15:58.092+0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2421.727 ; gain = 529.871 ; free physical = 950 ; free virtual = 19188" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:21:04.566+0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 569 ; free virtual = 18792&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18670&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.369; parent = 1290.843; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 442 ; free virtual = 18666&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.580; parent = 1291.054; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 433 ; free virtual = 18656&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.049; parent = 1291.522; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.205; parent = 1291.679; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.221; parent = 1291.694; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.236; parent = 1291.710; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 439 ; free virtual = 18659&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 439 ; free virtual = 18659&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.346; parent = 1291.819; children = 203.589&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2137.820 ; gain = 449.547 ; free physical = 495 ; free virtual = 18715&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 495 ; free virtual = 18715" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:20:48.975+0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Mon May 20 14:18:53 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Mon May 20 14:18:53 2024] Launched synth_1...&#xA;Run output will be captured here: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Mon May 20 14:18:53 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:20:18.961+0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.777 ; gain = 72.035 ; free physical = 328 ; free virtual = 19895&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-05-20 14:18:53 PKT&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:18:53.879+0500" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:&#xA;&#x9;FREQ_HZ = 100000000.0 &#xA;Please resolve any mismatches by directly setting properties on BD cell &lt;/hls_inst> to completely resolve these warnings.&#xA;Wrote  : &lt;/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="kalman_hls" solutionName="solution1" date="2024-05-20T14:18:50.803+0500" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
