<dec f='codebrowser/include/hw/pci/pci.h' l='273' type='uint8_t *'/>
<offset>1088</offset>
<doc f='codebrowser/include/hw/pci/pci.h' l='272'>/* Used to implement RW1C(Write 1 to Clear) bytes */</doc>
<use f='codebrowser/hw/net/e1000e.c' l='394' u='r' c='e1000e_add_pm_capability'/>
<use f='codebrowser/hw/pci/pci.c' l='259' u='r' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='262' u='r' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='464' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='468' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='737' u='r' c='pci_init_w1cmask'/>
<use f='codebrowser/hw/pci/pci.c' l='790' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='854' u='w' c='pci_config_alloc'/>
<use f='codebrowser/hw/pci/pci.c' l='863' u='r' c='pci_config_free'/>
<use f='codebrowser/hw/pci/pci.c' l='1344' u='r' c='pci_default_write_config'/>
<use f='codebrowser/hw/pci/pci.c' l='2318' u='r' c='pci_del_capability'/>
<use f='codebrowser/hw/pci/pcie.c' l='229' u='r' c='pcie_cap_deverr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='440' u='r' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='725' u='r' c='pcie_add_capability'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='123' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='131' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='162' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='745' u='r' c='pcie_aer_root_init'/>
