<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Welcome to the Verilog Guide | Hardware Lab NITC</title>
    <meta name="description" content="An official hardware lab wesbsite">
    <meta name="generator" content="VitePress v1.2.3">
    <link rel="preload stylesheet" href="/assets/style.CTsPrQqq.css" as="style">
    
    <script type="module" src="/assets/app.LVOefQDj.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/assets/chunks/framework.CgMb17D3.js">
    <link rel="modulepreload" href="/assets/chunks/theme.Cy6MXi6G.js">
    <link rel="modulepreload" href="/assets/verilog_main.md.yPPbu8m8.lean.js">
    <link rel="icon" href="/img/favicon.ico">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><div class="Layout" data-v-5d98c3a5><!--[--><!--]--><!--[--><span tabindex="-1" data-v-0f60ec36></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-0f60ec36> Skip to content </a><!--]--><!----><header class="VPNav" data-v-5d98c3a5 data-v-ae24b3ad><div class="VPNavBar has-sidebar top" data-v-ae24b3ad data-v-ccf7ddec><div class="wrapper" data-v-ccf7ddec><div class="container" data-v-ccf7ddec><div class="title" data-v-ccf7ddec><div class="VPNavBarTitle has-sidebar" data-v-ccf7ddec data-v-ab179fa1><a class="title" href="/" data-v-ab179fa1><!--[--><!--]--><!----><span data-v-ab179fa1>Hardware Lab NITC</span><!--[--><!--]--></a></div></div><div class="content" data-v-ccf7ddec><div class="content-body" data-v-ccf7ddec><!--[--><!--]--><div class="VPNavBarSearch search" data-v-ccf7ddec><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-ccf7ddec data-v-7f418b0f><span id="main-nav-aria-label" class="visually-hidden" data-v-7f418b0f>Main Navigation</span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>Home</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/Verilog/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>Verilog Guide</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/MIPS/" tabindex="0" data-v-7f418b0f data-v-9c663999><!--[--><span data-v-9c663999>MIPS Guide</span><!--]--></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-ccf7ddec data-v-e6aabb21><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-e6aabb21 data-v-d1f28634 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-d1f28634></span><span class="vpi-moon moon" data-v-d1f28634></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-ccf7ddec data-v-0394ad82 data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/vuejs/vitepress" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-ccf7ddec data-v-d0bd9dde data-v-b6c34ac9><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-b6c34ac9><span class="vpi-more-horizontal icon" data-v-b6c34ac9></span></button><div class="menu" data-v-b6c34ac9><div class="VPMenu" data-v-b6c34ac9 data-v-e7ea1737><!----><!--[--><!--[--><!----><div class="group" data-v-d0bd9dde><div class="item appearance" data-v-d0bd9dde><p class="label" data-v-d0bd9dde>Appearance</p><div class="appearance-action" data-v-d0bd9dde><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title="Switch to dark theme" aria-checked="false" data-v-d0bd9dde data-v-d1f28634 data-v-1d5665e3><span class="check" data-v-1d5665e3><span class="icon" data-v-1d5665e3><!--[--><span class="vpi-sun sun" data-v-d1f28634></span><span class="vpi-moon moon" data-v-d1f28634></span><!--]--></span></span></button></div></div></div><div class="group" data-v-d0bd9dde><div class="item social-links" data-v-d0bd9dde><div class="VPSocialLinks social-links-list" data-v-d0bd9dde data-v-7bc22406><!--[--><a class="VPSocialLink no-icon" href="https://github.com/vuejs/vitepress" aria-label="github" target="_blank" rel="noopener" data-v-7bc22406 data-v-eee4e7cb><span class="vpi-social-github" /></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-ccf7ddec data-v-e5dd9c1c><span class="container" data-v-e5dd9c1c><span class="top" data-v-e5dd9c1c></span><span class="middle" data-v-e5dd9c1c></span><span class="bottom" data-v-e5dd9c1c></span></span></button></div></div></div></div><div class="divider" data-v-ccf7ddec><div class="divider-line" data-v-ccf7ddec></div></div></div><!----></header><div class="VPLocalNav has-sidebar empty" data-v-5d98c3a5 data-v-a6f0e41e><div class="container" data-v-a6f0e41e><button class="menu" aria-expanded="false" aria-controls="VPSidebarNav" data-v-a6f0e41e><span class="vpi-align-left menu-icon" data-v-a6f0e41e></span><span class="menu-text" data-v-a6f0e41e>Menu</span></button><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-a6f0e41e data-v-17a5e62e><button data-v-17a5e62e>Return to top</button><!----></div></div></div><aside class="VPSidebar" data-v-5d98c3a5 data-v-575e6a36><div class="curtain" data-v-575e6a36></div><nav class="nav" id="VPSidebarNav" aria-labelledby="sidebar-aria-label" tabindex="-1" data-v-575e6a36><span class="visually-hidden" id="sidebar-aria-label" data-v-575e6a36> Sidebar Navigation </span><!--[--><!--]--><!--[--><div class="group" data-v-575e6a36><section class="VPSidebarItem level-0" data-v-575e6a36 data-v-b8d55f3b><div class="item" role="button" tabindex="0" data-v-b8d55f3b><div class="indicator" data-v-b8d55f3b></div><h2 class="text" data-v-b8d55f3b>Examples</h2><!----></div><div class="items" data-v-b8d55f3b><!--[--><div class="VPSidebarItem level-1 is-link" data-v-b8d55f3b data-v-b8d55f3b><div class="item" data-v-b8d55f3b><div class="indicator" data-v-b8d55f3b></div><a class="VPLink link link" href="/markdown-examples.html" data-v-b8d55f3b><!--[--><p class="text" data-v-b8d55f3b>Verilog</p><!--]--></a><!----></div><!----></div><div class="VPSidebarItem level-1 is-link" data-v-b8d55f3b data-v-b8d55f3b><div class="item" data-v-b8d55f3b><div class="indicator" data-v-b8d55f3b></div><a class="VPLink link link" href="/api-examples.html" data-v-b8d55f3b><!--[--><p class="text" data-v-b8d55f3b>MIPS</p><!--]--></a><!----></div><!----></div><!--]--></div></section></div><!--]--><!--[--><!--]--></nav></aside><div class="VPContent has-sidebar" id="VPContent" data-v-5d98c3a5 data-v-1428d186><div class="VPDoc has-sidebar has-aside" data-v-1428d186 data-v-39a288b8><!--[--><!--]--><div class="container" data-v-39a288b8><div class="aside" data-v-39a288b8><div class="aside-curtain" data-v-39a288b8></div><div class="aside-container" data-v-39a288b8><div class="aside-content" data-v-39a288b8><div class="VPDocAside" data-v-39a288b8 data-v-3f215769><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-3f215769 data-v-a5bbad30><div class="content" data-v-a5bbad30><div class="outline-marker" data-v-a5bbad30></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-a5bbad30>On this page</div><ul class="VPDocOutlineItem root" data-v-a5bbad30 data-v-b933a997><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-3f215769></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-39a288b8><div class="content-container" data-v-39a288b8><!--[--><!--]--><main class="main" data-v-39a288b8><div style="position:relative;" class="vp-doc _verilog_main" data-v-39a288b8><div><h1 id="welcome-to-the-verilog-guide" tabindex="-1">Welcome to the Verilog Guide <a class="header-anchor" href="#welcome-to-the-verilog-guide" aria-label="Permalink to &quot;Welcome to the Verilog Guide&quot;">​</a></h1><p>This course covers the following topics-</p><ul><li><code>Introduction To Verilog</code> - Learn the Basics of Verilog HDL.</li><li><code>Finite State Machines</code> - Design a Verilog-based Finite State Machine (FSM) that enhances your circuits with efficient sequential control and decision-making capabilities.</li><li><code>MIPS Single Cycle Processor</code> - Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands.</li></ul><h3 id="introduction-to-verilog" tabindex="-1"><strong>Introduction to Verilog</strong> <a class="header-anchor" href="#introduction-to-verilog" aria-label="Permalink to &quot;**Introduction to Verilog**&quot;">​</a></h3><p><strong>Theory</strong> :</p><p>Documentation: <a href="https://drive.google.com/file/d/176IFtCRplRBoryUfc8QjZd5QmLyPIgIB/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation</a><br> Video Explanation of Theory:</p><ol><li><a href="https://youtu.be/SnNwp8LP_2k" target="_blank" rel="noreferrer">Theory Vid Part 1 (INTRO TO VERILOG-LOGIC GATES-ADDERS-SUBTRACTORS) </a></li><li><a href="https://youtu.be/VU-qFRw2F_s" target="_blank" rel="noreferrer">Theory Vid Part 2 (PARITY-TILL END) </a></li></ol><p><strong>Implementation</strong> :<br> How to Run Verilog Files in Quartus: <a href="https://youtu.be/cICPPWahs0k" target="_blank" rel="noreferrer">How to Run ? :simple-youtube:</a><br> Sample Codes: <a href="https://github.com/hwlabnitc/Intro-to-Verilog" target="_blank" rel="noreferrer">Link to Sample Codes :simple-github:</a><br> Video Explanation of Select Codes:</p><ol><li><a href="https://youtu.be/xPxiqmg8utg" target="_blank" rel="noreferrer">Verilog Syntax :simple-youtube: </a></li><li><a href="https://youtu.be/QKHHTn3Egt8" target="_blank" rel="noreferrer">Adder Subtractor :simple-youtube:</a></li><li><a href="https://youtu.be/cZN4N8gheUE" target="_blank" rel="noreferrer">DEMUX :simple-youtube:</a></li><li><a href="https://youtu.be/lO8pcw8oQx8" target="_blank" rel="noreferrer">Counter :simple-youtube:</a></li><li><a href="https://youtu.be/w--_pwD1ugM" target="_blank" rel="noreferrer">Decoder :simple-youtube:</a><br> Assignment 1: <a href="https://docs.google.com/document/d/1Za0d04-Jw7r5GCAWyEl_munDtFIyCaKS/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer">Download Here</a></li></ol><hr><h3 id="finite-state-machines" tabindex="-1"><strong>Finite State Machines</strong> <a class="header-anchor" href="#finite-state-machines" aria-label="Permalink to &quot;**Finite State Machines**&quot;">​</a></h3><p><strong>Theory</strong> :<br> Documentation: <a href="https://drive.google.com/file/d/1C0rFu_g57PtyKbphHQgt7KHRsMYSbzzG/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation :simple-googledrive:</a><br> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/9nHTW8BrM_w" target="_blank" rel="noreferrer"> Main Concept :simple-youtube:</a></li><li><a href="https://youtu.be/EqF6Gd7BQzk" target="_blank" rel="noreferrer"> Syntax (Optional) :simple-youtube:</a></li></ol><h2 id="implementation-video-explanation-of-code-from-documentation-examples-of-fsm-along-with-code-explanation-simple-youtube-code-bank-link-to-sample-codes-simple-github-assignment-2-download-here" tabindex="-1"><strong>Implementation</strong> :<br> Video Explanation of Code (From Documentation):<br><a href="https://youtu.be/zHOonX-TYoI" target="_blank" rel="noreferrer"> Examples of FSM along with Code explanation :simple-youtube:</a><br> Code Bank:<br><a href="https://github.com/hwlab-csed/Finite-State-Machines" target="_blank" rel="noreferrer"> Link to Sample Codes :simple-github:</a><br> Assignment 2: <a href="https://docs.google.com/document/d/1avLaRaK21iEwoFccVg0-Q_Gl7DnGbY5e/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer"> Download Here </a> <a class="header-anchor" href="#implementation-video-explanation-of-code-from-documentation-examples-of-fsm-along-with-code-explanation-simple-youtube-code-bank-link-to-sample-codes-simple-github-assignment-2-download-here" aria-label="Permalink to &quot;**Implementation** :  
Video Explanation of Code (From Documentation):  
 [ Examples of FSM along with Code explanation :simple-youtube:](https://youtu.be/zHOonX-TYoI)  
Code Bank:  
 [ Link to Sample Codes :simple-github:]( https://github.com/hwlab-csed/Finite-State-Machines)  
Assignment 2: [ Download Here ](https://docs.google.com/document/d/1avLaRaK21iEwoFccVg0-Q_Gl7DnGbY5e/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true)&quot;">​</a></h2><h3 id="single-cycle-mips-processor" tabindex="-1"><strong>Single Cycle MIPS Processor</strong> <a class="header-anchor" href="#single-cycle-mips-processor" aria-label="Permalink to &quot;**Single Cycle MIPS Processor**&quot;">​</a></h3><p><strong>Theory</strong> :<br> Documentation: <a href="https://drive.google.com/file/d/1x5eOJ65Z1vSEbxFrw4uP8ddLGH6Hp1R2/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation :simple-googledrive:</a><br> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/_QdWPSIrtVo" target="_blank" rel="noreferrer"> Control Unit Theory :simple-youtube:</a></li><li><a href="https://youtu.be/n8S_XsjyF9U" target="_blank" rel="noreferrer"> Datapath Theory :simple-youtube:</a></li></ol><p><strong>Implementation</strong> :<br> Video Explanation of Code (From Documentation) :</p><ol><li><a href="https://youtu.be/akrKa3O-7T8" target="_blank" rel="noreferrer"> Code Modules 1 to 5 explained :simple-youtube:</a></li><li><a href="https://youtu.be/Q51G2JWI5t0" target="_blank" rel="noreferrer"> Code Modules 6 to 10 explained :simple-youtube:</a></li><li><a href="https://youtu.be/_pPCv_fkO1w" target="_blank" rel="noreferrer"> All Testbenches explained :simple-youtube:</a><br> Code Bank:<br><a href="https://github.com/hwlab-csed/Single-Cycle-Processor" target="_blank" rel="noreferrer"> Link to Sample Codes :simple-github:</a><br> Assignment 3: <a href="https://drive.google.com/file/d/1SMjzJmn0EjlE59kXobJl59c5MZmNftOH/view?usp=sharing" target="_blank" rel="noreferrer"> Download Here </a></li></ol><hr></div></div></main><footer class="VPDocFooter" data-v-39a288b8 data-v-d4a0bba5><!--[--><!--]--><!----><nav class="prev-next" aria-labelledby="doc-footer-aria-label" data-v-d4a0bba5><span class="visually-hidden" id="doc-footer-aria-label" data-v-d4a0bba5>Pager</span><div class="pager" data-v-d4a0bba5><!----></div><div class="pager" data-v-d4a0bba5><a class="VPLink link pager-link next" href="/markdown-examples.html" data-v-d4a0bba5><!--[--><span class="desc" data-v-d4a0bba5>Next page</span><span class="title" data-v-d4a0bba5>Verilog</span><!--]--></a></div></nav></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><footer class="VPFooter has-sidebar" data-v-5d98c3a5 data-v-e315a0ad><div class="container" data-v-e315a0ad><!----><p class="copyright" data-v-e315a0ad>Copyright © 2024 National Institute of Technology Calicut</p></div></footer><!--[--><!--]--></div></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"mips_index.md\":\"CY43yMpU\",\"index.md\":\"C96AY5Xz\",\"verilog_main.md\":\"yPPbu8m8\",\"about.md\":\"CY5iuE6T\",\"verilog_index.md\":\"BmIHPG-w\",\"mips_main.md\":\"B6bGXt9J\",\"verilog_intro_readme.md\":\"CnTl2NNp\",\"verilog_singlecycle.md\":\"DvYIvDh1\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"Hardware Lab NITC\",\"description\":\"An official hardware lab wesbsite\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"outline\":{\"level\":\"deep\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Verilog Guide\",\"link\":\"/Verilog/\"},{\"text\":\"MIPS Guide\",\"link\":\"/MIPS/\"}],\"search\":{\"provider\":\"local\"},\"sidebar\":[{\"text\":\"Examples\",\"items\":[{\"text\":\"Verilog\",\"link\":\"/markdown-examples\"},{\"text\":\"MIPS\",\"link\":\"/api-examples\"}]}],\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/vuejs/vitepress\"}],\"footer\":{\"copyright\":\"Copyright © 2024 National Institute of Technology Calicut\"}},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>