============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 09 2025  12:32:05 am
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7057 ps) Setup Check with Pin Out_reg[61]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[125]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     128                  
     Required Time:=    9872                  
      Launch Clock:-       0                  
         Data Path:-    2815                  
             Slack:=    7057                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[125]/CK -       -     R     (arrival)    191    -     0     0       0    (-,-) 
  acc_reg[125]/Q  -       CK->Q F     SDFFRX2        2  4.1    68   243     243    (-,-) 
  g7326__6417/Y   -       A->Y  R     NOR3X2         1  2.3   130   144     387    (-,-) 
  g7231__4733/Y   -       AN->Y R     NOR3BX2        1  2.9   151   248     635    (-,-) 
  g7130__6131/Y   -       C->Y  F     NAND3X2        1  2.3   177   182     817    (-,-) 
  g7129__7098/Y   -       D->Y  F     OR4X1          1  2.3    92   298    1115    (-,-) 
  g7127__5122/Y   -       D->Y  F     OR4X1          1  2.3    92   263    1378    (-,-) 
  g7126__1705/Y   -       D->Y  F     OR4X1          1  2.8   104   270    1648    (-,-) 
  g7125__2802/Y   -       C->Y  R     NOR3BX2        1  2.3   134   129    1777    (-,-) 
  g7124__1617/Y   -       D->Y  R     AND4X1         1  2.9    99   359    2136    (-,-) 
  g7123__3680/Y   -       B->Y  R     OR2X8         32 47.1   142   187    2323    (-,-) 
  drc_bufs7385/Y  -       A->Y  F     INVX1          1  5.0   158   163    2486    (-,-) 
  drc_bufs7382/Y  -       A->Y  R     INVX8         32 47.1   153   144    2630    (-,-) 
  g7093__5526/Y   -       B->Y  F     NAND2X1        1  2.4   173   185    2815    (-,-) 
  Out_reg[61]/D   <<<     -     F     DFFRHQX1       1    -     -     0    2815    (-,-) 
#----------------------------------------------------------------------------------------

