/* acq132-fifo.c customisation for acq132-fifo driver                        */
/* ------------------------------------------------------------------------- */
/*   Copyright (C) 2003 Peter Milne, D-TACQ Solutions Ltd
 *                      <Peter dot Milne at D hyphen TACQ dot com>

 This program is free software; you can redistribute it and/or modify
 it under the terms of Version 2 of the GNU General Public License
 as published by the Free Software Foundation;

 This program is distributed in the hope that it will be useful,
 but WITHOUT ANY WARRANTY; without even the implied warranty of
 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 GNU General Public License for more details.

 You should have received a copy of the GNU General Public License
 along with this program; if not, write to the Free Software
 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.                   */
/* ------------------------------------------------------------------------- */

#define DTACQ_MACH 2
#define ACQ132
#define ACQ_IS_INPUT 1

#define MODEL_VERID							\
	"$Id: acq132-fifo.c,v 1.13 2006/10/04 11:14:12 pgm Exp $ B1012\n"

#define FPGA_INT   IRQ_ACQ100_FPGA
#define FPGA_INT_MASK (1<<FPGA_INT)

#define ACQ132_VERID "$Revision: 1.13 $ " __DATE__ " " __TIME__

#define MTTR2	0x80

#include <linux/platform_device.h>

#include "acq200-fifo-top.h"
#include "acq200-fifo-local.h"
#include "acq200-fifo.h"
#include "acq132.h"


#include "acq196-AO.h"
#include "acq100-offset.h"

#define INT_CLK_CALC_ROUNDING 0x80
//#define BEST_ICSINPUT_HZ 20000000
#define LO_CLK_HZ	 33333000
#define BEST_ICSINPUT_HZ 33333000	/* this _is_ actually the crystal */

int int_clk_calcmode;
module_param(int_clk_calcmode, int, 0664);

int stub_event_adjust = -1;
module_param(stub_event_adjust, int, 0600);



int acq132_trigger_debug = 0;
module_param(acq132_trigger_debug, int, 0664);

int obclock_input_rate = BEST_ICSINPUT_HZ;
module_param(obclock_input_rate, int, 0600);

int intclock_actual_rate;
module_param(intclock_actual_rate, int, 0444);


int rgm_with_es = 1;
module_param(rgm_with_es, int, 0600);

int use_lo_ics = 1;
module_param(use_lo_ics, int, 0600);

int DR_with_ES = 0;
module_param(DR_with_ES, int, 0644);

int early_event_checking = 1;
module_param(early_event_checking, int, 0644);

/* acq132-transform.c */
extern void acq132_register_transformers(void);
extern struct file_operations acq132_timebase_ops;

/* acq132-gated.c */
extern struct file_operations acq132_gate_pulse_ops;




#define AICHAN_DEFAULT 32


#define HOT_FIFO_FULL_ENTRIES(fifstat) (((fifstat)&ACQ196_FIFSTAT_HOTPOINT)>>1)
#define COLD_FIFO_FULL_ENTRIES(fifcon) ((fifcon)&1)
#define HOT_FIFO_FREE_ENTRIES(fifstat) (0x10-HOT_FIFO_FULL_ENTRIES(fifstat))
#define COLD_FIFO_FREE_ENTRIES(fifcon) ((fifcon)&1)


#define FIFCON  ACQ196_FIFCON
#define FIFSTAT ACQ196_FIFSTAT
#define SYSCON  ACQ196_SYSCON_ADC

#define FIFCON_COLDUNDER ACQ196_FIFSTAT_UNDER

#define ACQ_INTEN ACQ100_ICR_HOTEN
#define DAC_INTEN ACQ100_ICR_DACEN

static void acq132_mach_on_set_mode(struct CAPDEF* capdef);

#define DTACQ_MACH_ON_SET_MODE(capdef) acq132_mach_on_set_mode(capdef)

static void init_endstops( int count );   /* @@todo SHOULD BE IN HEADER */




static int enable_soft_trigger(void);
static int enable_hard_trigger(void);
/* return 1 on success, -1 on error */




void disable_acq(void) 
{
	int dev;
	u32 ctrl;

	for (dev = BANK_A; dev <= BANK_D; ++dev){
		ctrl = *ACQ132_ADC_CTRL(dev);
		ctrl &= ~ACQ132_ADC_CTRL_ACQEN;
		*ACQ132_ADC_CTRL(dev) = ctrl;
	}
	dbg(DISABLE_ACQ_DEBUG, "");
	acq196_syscon_clr_all(ACQ196_SYSCON_ACQEN);
}
void enable_acq(void)
{
	int dev;
	u32 ctrl;

	for (dev = BANK_A; dev <= BANK_D; ++dev){
		ctrl = *ACQ132_ADC_CTRL(dev);
		if (ctrl&ACQ132_ADC_CTRL_CMASK){
			ctrl |= ACQ132_ADC_CTRL_ACQEN;
		}
		*ACQ132_ADC_CTRL(dev) = ctrl;
	}
	dbg(DISABLE_ACQ_DEBUG, "");
	acq196_syscon_set_all(ACQ196_SYSCON_ACQEN);
}


#define DBGSF(s)							\
        if (acq132_trigger_debug)					\
		dbg(1, "%4d S: 0x%08x FC: 0x%08x FX: 0x%08x %s",	\
		    __LINE__,						\
		    *SYSCON, *ACQ196_FIFCON, *FIFSTAT, s)


static int acq196_trigger_detect(void)
{
	return (*SYSCON & ACQ196_SYSCON_TRIGGERED) != 0;
}

static unsigned check_fifstat(
	struct DMC_WORK_ORDER *wo, u32 fifstat, u32* offset)
/* returns 1 if trigger handled */
/** @todo this needs refactoring with the ACQ216 version ! */
{
	int adc_ev = fifstat&ACQ132_FIFSTAT_ADC_EV;

	dbg(3, "F%08x %s %s", fifstat,
	    adc_ev? "TR":"tr", wo->looking_for_pit? "LOOKING":"-");

	if (wo->looking_for_pit == NOLOOK_FOR_PIT){
		return 0;
	}else if (adc_ev){
		/* avoid race condition by allowing onEvent to possibly
                 * clear down the event enable (1) BEFORE ACK event (2)
                 */

		if (wo->looking_for_pit){
			onEvent(wo, fifstat, offset);	/* (1) */
		}

		*FIFSTAT = ACQ132_FIFSTAT_ADC_EV;	/* (2) */

		if (wo->looking_for_pit){
			dbg(2, "EVENT %08x at 0x%08x", fifstat, *offset);
			wo->looking_for_pit = 0;
			DG->stats.event0_count++;
			return fifstat|DMC_EVENT_MARKER;
		}
	}else{
		wo->looking_for_pit = 1;
	}

	return 0;
}


#define CHECK_FIFSTAT(wo, fifstat, offset) check_fifstat(wo, fifstat, offset)



/* no simulation mode in ACQ132, bit is used for VRANGE @todo */
#define SET_SIMULATION_MODE(enable)				


void acq200_reset_fifo(void)
{
	acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET, ACQ132_ADC_CTRL_FIFORES);
	acq132_adc_clr_all(ACQ132_ADC_CTRL_OFFSET, ACQ132_ADC_CTRL_FIFORES);
	*FIFCON = 0;
	acq196_fifcon_set_all(ACQ196_FIFCON_RESET_ALL);
	acq196_fifcon_clr_all(ACQ196_FIFCON_RESET_ALL);
	*FIFSTAT = *FIFSTAT;
}

#define GMC_ROOLS_OK     /* error in hw spec - clkdiv out by one */
#ifdef GMC_ROOLS_OK
#define CLKDIV_OFFSET 0  /* observed by GMC */
#else
#define CLKDIV_OFFSET 1  /* fpga spec */
#endif

static void __setIntClkHz(int clkdiv, long masterclk, u32 clksel, int hz)
{
#define MAXDIV    0x0000fffe
	if ( clkdiv > MAXDIV ) clkdiv = MAXDIV;
	if ( clkdiv < 2 )      clkdiv = 2;

	acq196_syscon_clr_all(ACQ196_SYSCON_EXTCLK);
	*ACQ196_CLKCON &= ~ACQ196_CLKCON_CS_MASK;
	*ACQ196_CLKCON |= clksel;
	*ACQ200_CLKDAT = clkdiv;

	acq200_clk_hz = masterclk / (clkdiv - CLKDIV_OFFSET);

	if ((int_clk_calcmode&INT_CLK_CALC_ROUNDING) != 0){
		acq200_clk_hz = acq200_rounding(
			acq200_clk_hz, PRECISION(clkdiv));
	}

	dbg( 1, "set:%7d Hz clkdiv 0x%08x act 0x%08x %d Hz MCLK: %ld Hz\n",
	     hz, clkdiv, *ACQ200_CLKDAT, acq200_clk_hz, masterclk);

	intclock_actual_rate = acq200_clk_hz;
}
/*                    12345xxx */
#define MASTERCLK_100 99999000  
#define MASTERCLK_66  66666000

#define MASTERCLK MASTERCLK_100


static struct IntClkConsts {
	long masterclk;
	u32  clksel;
} intclk[2] = {
	{
		.masterclk = MASTERCLK_100,
		.clksel    = ACQ196_CLKCON_CS_66M
	}
};
#define MAXSEL 1


static void _setIntClkHz( int hz )
{
	int actual[2];
	int isel;
	u32 clkdiv;
	int deltamin = MASTERCLK;
	int imin = 0;
	int delta;
	int maxsel = MAXSEL;


	if ( hz < 1 ){
		hz = 1;
	}else if ( hz > MASTERCLK/2 ){
		hz = MASTERCLK/2;
	}

	for (isel = 0; isel != maxsel; ++isel){
		clkdiv = intclk[isel].masterclk/hz + 1;
		actual[isel] = intclk[isel].masterclk/(clkdiv-CLKDIV_OFFSET);
/*
 * bias to nearest clk BELOW
 */
		if (actual[isel] > hz){
			clkdiv += 1;
			actual[isel] = 
				intclk[isel].masterclk/(clkdiv-CLKDIV_OFFSET);
		}
		delta = abs(hz - actual[isel]);
		if (delta < deltamin ){
			deltamin = delta;
			imin = isel;
		}
	}

	dbg(1, "set:%d clkdiv:%d actual:%d", hz, clkdiv, actual[0]);	

	__setIntClkHz(clkdiv, 
		      intclk[imin].masterclk, intclk[imin].clksel,
		      hz);
}



#define ICS_MIN	4000
#define ICS_MAX 100000

#define DECIM_MAX	16

int acq132_set_best_decimation(int khz, int *khz_clock, int *decim)
/* min ics_527 output = 4MHz. for slower speed decimate ..
 * but be careful NOT to overclock the ADC, could be 10MHz part ..
 */
{
	int _decim = -1;

	if (khz < ICS_MIN/DECIM_MAX || khz > ICS_MAX){
		return -1;
	}

	_decim = 
		(khz < 500)? 16 :       /* SCLK <.5M *16 < 10MHz Good! */
		(khz <= 1000)? 8 :      /* SCLK < 1M * 8 < 10MHz Good! */
		(khz <= 2000)? 4 :	/* SCLK < 2M * 4 < 10MHz Good! */
		(khz <= 3000)? 3 :	/* SCLK < 3M * 3 < 10MHz Good! */
		(khz <  4000)? 2 :	/* SCLK < 4M * 2 < 10MHz Good! */
		1;			/* SCLK = kHZ		       */

	acq132_setAllDecimate(_decim);		
	khz *= _decim;

	if (khz_clock){
		*khz_clock = khz;
	}
	if (decim){
		*decim = _decim;
	}
	return 0;
}

// ./ob_calc_527 --fin 20000  32000
static int _set_ob_clock(int khz, int src_clk)
/* set ICS527 clock */
{
	static char* envp[] = {
		"HOME=/",
		"PATH=/usr/bin:/bin:/usr/sbin:/sbin",
		0
	};

	static char fout_def[20];
	static char fin_def[20];
	static char *argv[6];
	int ii;

	if (acq132_set_best_decimation(khz, &khz, 0) != 0){
		return -1;
	}

	obclock_input_rate = src_clk;

	sprintf(fin_def, "%d", src_clk/1000);
	sprintf(fout_def, "%d", khz);

        ii = 0;
        argv[ii++] = "/usr/local/bin/ob_calc_527";
	argv[ii++] = "--fin";
	argv[ii++] = fin_def;	
        argv[ii++] = fout_def;
        argv[ii] = 0;

	dbg( 1, "call_usermodehelper %s %s %s %s\n", 
	     argv[0], argv[1], argv[2], argv[3] );

	ii = call_usermodehelper(argv [0], argv, envp, 0);

	if (ii != 0){
	        err("call done returned %d", ii );
		acq200_clk_hz = -1;
	}
	return ii;
}

static int set_ob_clock(int hz)
/* returns 0 = OK */
{	
	if (use_lo_ics){
		acq132_initClkDatFields(LO_ICS);
		return _set_ob_clock(hz/1000, LO_CLK_HZ);
	}else{
		_setIntClkHz(BEST_ICSINPUT_HZ);
		acq132_initClkDatFields(INTCLK_ICS);
		return _set_ob_clock(hz/1000, intclock_actual_rate);
	}
}
void acq200_setIntClkHz( int hz )
{
	if ( hz == 0 ){
		signalCommit(CAPDEF->ext_clk);
		return;
	}else if (DG->use_ob_clock){
		if (set_ob_clock(hz) == 0){
			return;
		}
	}
	acq132_initClkDatFields(INTCLK_NOICS);
	_setIntClkHz(hz);
}
static int fifo_read_init_action(void);


/*
 * WORKTODO

 */

#if DMA_BLOCK_LEN == 4096
#define ACQ196_FIFO_NBLOCKS(fifcon) (1)
#else
/*
 * fifcon 0..31 => 8K
 * we right shift one st 0..15 => 8K (only 4 bits needed).
 * => need 2 entries per K
 * roundup to be sure
 */

#define HOTPOINT(fifstat) ((fifstat)&ACQ196_FIFSTAT_HOTPOINT)
#define NEWPOINT(point) ((point)>>1)
#define ACQ196_FIFO_NBLOCKS(fifstat)  ((NEWPOINT(HOTPOINT(fifstat))-1)>>1)
#endif

/*
 * limit to 3 blocks because that is all the isr s/w can handle
 * NB: 2 blocks for FIQ
 */

#define GET_FIFO_NBLOCKS(nblocks, fifstat)		\
	do {						\
		nblocks = ACQ196_FIFO_NBLOCKS(fifstat); \
		nblocks = min(3, nblocks);		\
	} while(0)


static int acq200_fpga_fifo_read_open (struct inode *inode, struct file *file);
static ssize_t acq200_fpga_fifo_read_buf_read ( 
	struct file *file, char *buf, size_t len, loff_t *offset
	);


static int __rgm;

int acq132_getRGM(void)
{
	return __rgm;
}

void acq132_setRGM(int enable)
{
	__rgm = enable != 0? ACQ100_RGATE_MODE_GATE: 0;
}


static void acq132_mach_on_set_mode(struct CAPDEF* capdef)
{
	switch(capdef->mode){
	case M_TRIGGERED_CONTINUOUS:

		dbg(1, "M_TRIGGERED_CONTINUOUS");

		deactivateSignal(capdef->gate_src);
		if (DG->activate_event_on_arm){
			activateSignal(capdef->ev[0]);
		}
		acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET, 
			ACQ132_ADC_CTRL_PREPOST|ACQ132_ADC_CTRL_SIGEN);	
		break;
	case M_SOFT_CONTINUOUS:
	/* gear up for multi-event mode ... if no events, there's no harm .. */
		dbg(1, "M_SOFT_CONTINUOUS");
		DMC_WO->looking_for_pit = 1;
		activateSignal(capdef->ev[0]);
		acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET,
			ACQ132_ADC_CTRL_PREPOST|ACQ132_ADC_CTRL_SIGEN);
		break;
	default:	
		dbg(1, "mode %d %s", capdef->mode, 
			acq132_getRGM()?"RGM":	acq132_is_DR()?"DR": "");

		if (acq132_is_DR()){
			DMC_WO->looking_for_pit = NOLOOK_FOR_PIT;
			activateSignal(capdef->gate_src);
			acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET, 
				ACQ132_ADC_CTRL_PREPOST|
				(DR_with_ES? ACQ132_ADC_CTRL_SIGEN: 0));
			break;
		}

		deactivateSignal(capdef->ev[0]);

		if (acq132_getRGM()){
			DMC_WO->looking_for_pit = NOLOOK_FOR_PIT;
			activateSignal(capdef->gate_src);
			acq132_adc_clr_all(ACQ132_ADC_CTRL_OFFSET,
				ACQ132_ADC_CTRL_PREPOST|ACQ132_ADC_CTRL_SIGEN);

			if (rgm_with_es){
				acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET,
					ACQ132_ADC_CTRL_SIGEN);	
			}
			break;
		}else{
			deactivateSignal(capdef->gate_src);
			acq132_adc_clr_all(ACQ132_ADC_CTRL_OFFSET,
				ACQ132_ADC_CTRL_PREPOST|ACQ132_ADC_CTRL_SIGEN);
			break;
		}
	}
}


static struct DevGlobs acq132_dg = {
	.btype = BTYPE_ACQ132,
	.hitide = 2,
	.max_alloc = 10240,
	.busywait = 0,
	.sample_read_start = 0,
	.sample_read_stride = 1,
	.bigbuf.tblocks.blt = blt_memcpy,
	.enable_from_eoc_isr = 1,
	.bh_unmasks_eoc = 0,		   /* TODO: appears to have no effect */
	.use_ob_clock = 1,
	.is_oneshot = 1,
	.use_fiq = 1,
	.pit_store.max_pits = 2000,
#ifdef FIQDEBUG
	.CAFEBABE = 0xcafebabe,
	.FEEDCODE = 0xfeedc0de,
	.DEADBEEF = 0xdeadbeef,
#endif
	.FIFERR = 0x00000060,       /* HOT OVER+UNDER */

	.pulse.pulse_count = 0, 
	.pulse.ibit = 1,
	.pulse.active_high = 0,
	.pulse.start_delay = 20,   /* msec */
	
	.empty_fill_threshold = 4096,
	.put_max_empties = 1024,
	.get_max_active = 1024,
	.active_batch_threshold = 64,
	.init_endstops = 32,
 	.eoc_int_modulo_mask = 0xf,      
	.activate_event_on_arm = 1,

	.dcb.dcb_max = 2048,
	.dcb.dcb_max_backlog = 2048
};


#define MYDG &acq132_dg

/* Slave FPGA Load:
   The complete programming sequence is 

   #1. set the Programming Mode to 1 wait for INIT to return high 
   #2 . then set UPDATE and  
   #2 start loading the data 16 bits at a time, and 
   checking the BUSY bit before sending the next data 
   checking that INIT does not go low during load. 
   #3 After load is complete check that DONE has gone high
   #4 clear Programming Mode.

  In practise, INIT goes hi at some late stage in the process as
  INIT gets redefines as a user IO. So, we record the point at which it
  goes hi, then work out if that was a problem on close.
*/

#define TIMEOUT_RET(sta)						\
	for (timeout = 1000; sta; --timeout){				\
		if (timeout == 0){					\
			dbg(1, "TIMEOUT %s %d\n", #sta, __LINE__ );	\
			return -ETIMEDOUT;				\
		}else{							\
			schedule();					\
		}							\
	}


struct FPGA_TRACKER {
	unsigned long last_init_hi;
	unsigned long last_byte;
};

#define TRACKER(file) ((struct FPGA_TRACKER*)file->private_data)

#define SET_LAST_INIT_HI(file, count)	(TRACKER(file)->last_init_hi = (count))
#define GET_LAST_INIT_HI(file)		(TRACKER(file)->last_init_hi)

#define SET_LAST_BYTE(file, count)	(TRACKER(file)->last_byte = (count))
#define GET_LAST_BYTE(file)		(TRACKER(file)->last_byte)

#define LAST_INIT_HI_OK_LIMIT	32	
/* 30 bytes from the end found empirically */

static int acq132_sfpga_load_open (struct inode *inode, struct file *file)
{
	int timeout;

	file->private_data = kzalloc(sizeof(struct FPGA_TRACKER), GFP_KERNEL);

	/* #1 */
	sfpga_conf_clr_all();
	sfpga_conf_set_prog();
	schedule();
	TIMEOUT_RET(!sfpga_conf_init_is_hi());

	if (sfpga_conf_done()){
		err("INIT HI but DONE still active");
	}
	return 0;
}


static ssize_t acq132_sfpga_load_write ( 
	struct file *file, const char *buf, size_t len, loff_t *offset
	)
{
	int timeout;
	u16 data;
	int isend = 0;
	unsigned long startoff = *offset;
/* #2 */       
	for (isend = 0; isend < len; isend += sizeof(short)){
		if (copy_from_user(&data, buf+isend, sizeof(short))){
			return -EFAULT;
		}

		dbg(1, "offset %ld isend %d cursor %ld data 0x%04x",
		    startoff, isend, startoff+isend, data);

		TIMEOUT_RET(sfpga_conf_get_busy());

		if (likely(sfpga_conf_init_is_hi())){
			SET_LAST_INIT_HI(file, startoff+isend);
		}
		
		sfpga_conf_send_data(data);
	}

	SET_LAST_BYTE(file, startoff+isend);
	*offset = startoff+isend;
	return isend;
}

static int acq132_sfpga_load_release (struct inode *inode, struct file *file)
{
	int timeout;
	TIMEOUT_RET(sfpga_conf_get_busy());

	/* #3, #4 */
	if (!sfpga_conf_done()){
		err("Quitting bad done status");
		return -EFAULT;
	}

	sfpga_conf_clr_prog();

	if (GET_LAST_INIT_HI(file) < GET_LAST_BYTE(file)-LAST_INIT_HI_OK_LIMIT){
		err("INIT LOW during program at %lu out of safe limit %lu",
			GET_LAST_INIT_HI(file), 
		    GET_LAST_BYTE(file)-LAST_INIT_HI_OK_LIMIT);
		return -EFAULT;
	}
	kfree(file->private_data);
	info("ADC_FPGA load complete");
	return 0;
}

static struct file_operations acq132_sfpga_load_ops = {
	.open = acq132_sfpga_load_open,
	.release = acq132_sfpga_load_release,
	.write = acq132_sfpga_load_write
};




extern int acq132_find_event(
       struct Phase *phase, unsigned *first, unsigned *ilast);

#define FIND_EVENT     acq132_find_event

#define ACQ200_CUSTOM_FPGA_OPEN
#include "acq200-fifo.c"


#if (ISR_ADDS_ENDSTOP == 0)
#error ACQ132 needs ISR_ADDS_ENDSTOP TRUE
#endif

static void dmc_handle_empties_acq132(struct DMC_WORK_ORDER *wo)
/* acq132 needs to dblock data on the fly
 * @todo: first assume 4 blocks. Then check the scanlist, may be less ..
 */
{
	/* attempt to map all or remainder of wo into empties */
	int dc = DMA_DCR_FROMDEVICE;
	int nput = 0;
	unsigned empty_offset;

	while( !RB_IS_FULL(IPC->empties) &&
		(empty_offset = wo->getNextEmpty(wo)) != ~1){

		struct iop321_dma_desc *dmad = acq200_dmad_alloc();
		u32 local_pa = wo->pa + empty_offset;

		if (!dmad){
			err("acq200_dmad_alloc() STARVE");
			return;
		}

		dmad->PDA = DG->fpga.fifo.pa;
		dmad->DD_FIFSTAT = 0;
		dmad->LAD  = local_pa;
		dmad->BC = DMA_BLOCK_LEN;
		dmad->DC = dc;
		dmad->NDA = 0;

		if (nput < 3 || acq200_debug > 5){
			dbg( 3, "rb_put %s", dmad_diag( dmad ) );
		}

		if (RB_IS_EMPTY(IPC->empties)){
			dbg(1, "first DMAD: %s", dmad_diag(dmad));
		}

		rb_put( &IPC->empties, dmad );

		if (++nput >= PUT_MAX_EMPTIES){
			break;
		}
	}
	if (nput){
		dbg( 3,"direction %s rb_put %d", 
		     wo->direction==PCI_DMA_TODEVICE?
		     "outgoing" : "incoming", nput);
	}
	if (RB_IS_EMPTY(IPC->empties)){
		finish_with_engines(-__LINE__);
	}
}




int acq200_custom_fpga_open (struct inode *inode, struct file *file)
{
	int iminor = MINOR(file->f_dentry->d_inode->i_rdev);
	int rc = 0;

	switch(iminor){
	case ACQ132_GATE_PULSE_LOAD:
		file->f_op = &acq132_gate_pulse_ops;
		break;
	case ACQ132_SFPGA_LOAD:
		file->f_op = &acq132_sfpga_load_ops;
		break;
	case ACQ132_TIMEBASE:
		file->f_op = &acq132_timebase_ops;
		break;
	default:
		return acq200_fpga_open(inode, file);
	}

	if ( file->f_op->open ){
		rc = file->f_op->open( inode, file );
	}

	if ( rc == 0 ){
		DG->open_count++;
	}

	return rc;
}
static void enable_acq132_start(void)
{
	int rc;

	dbg(3, "OK: let's trigger FIFCON: 0x%08x SYSCON: 0x%08x", 
	    *FIFSTAT, *SYSCON);

	DBGSF("TEMPORARY: blip enable");
	disable_acq();

	if (acq196_trigger_detect()){
		err("WOAAH - triggered already, an not yet enabled not good\n"
		    "FIFCON: 0x%08x\n"
		    "FIFSTAT:0x%08x\n"
		    "SYSCON: 0x%08x",
		    *FIFCON, *FIFSTAT, *SYSCON);
		finish_with_engines(-__LINE__);
	}
	DBGSF("set ACQEN");
	enable_acq();

	if (acq196_trigger_detect()){
		err("WOAAH - triggered already, not good\n"
		    "FIFCON: 0x%08x\n"
		    "FIFSTAT:0x%08x\n"
		    "SYSCON: 0x%08x",
		    *FIFCON, *FIFSTAT, *SYSCON);
		finish_with_engines(-__LINE__);
	}

	DMC_WO->trigger_detect = acq196_trigger_detect;

	DBGSF("FINAL:next enable FIFCON");
	enable_fifo(CAPDEF->channel_mask);

	preEnable();

	DBGSF("now trigger");
	dbg(3, "use hard trigger if enabled %s", 
	    CAPDEF->trig->is_active? "HARD": "soft");

	if (CAPDEF->trig->is_active){
		rc = enable_hard_trigger();
	}else{
		rc = enable_soft_trigger();
	}
	onEnable();

	if (DMC_WO->trigger_detect()){
		onTrigger();
	}
}



#define IN_RANGE(xx, ll, rr) ((xx)>=(ll)&&(xx)<=(rr))



static int enable_soft_trigger(void)
{
#define FIFO_EMPTY (ACQ200_FIFCON_COLDEMPTY|ACQ200_FIFCON_HOTEMPTY)
#define MAXWAIT 1000

	int nwait;

	for(soft_trigger_retry = 0; 
	    soft_trigger_retry < MAXRETRY;
	    ++soft_trigger_retry) {
		DBGSF("set SOFTTRIG");
		acq196_syscon_set_all(ACQ196_SYSCON_SOFTTRIG);
		DBGSF("clr SOFTTRIG");
		acq196_syscon_clr_all(ACQ196_SYSCON_SOFTTRIG);
		DBGSF("should be triggered");
		nwait = 0;

		do {
			if (acq196_trigger_detect()){
				return 1;
			}

			/**
			 *  some FPGA's don't support TRIGGERED - fallback:
			 */
			if ((*ACQ196_FIFSTAT&ACQ196_FIFSTAT_HOT_NE) != 0){
				return 1;				
			}
			if (nwait > 10){
				yield();
			}
		} while(++nwait < MAXWAIT);
	}

	DBGSF("failed to trigger");
	sprintf(errbuf, "ERROR failed to trigger after %d retries",
		MAXRETRY);
	DMC_WO->error = errbuf;
	return -1;
}

static int enable_hard_trigger(void)
{
	int nloop = 0;

	DBGSF("ACQEN...");

	signalCommit(CAPDEF->trig);

	while(!acq196_trigger_detect()){
		if (DG->finished_with_engines){
			return -1;
		}
		if ((++nloop&0xfff) == 0){
			DBGSF("POLL TRIG");
		}
		yield();
	}

	DBGSF("..");
	return 1;
}


#ifdef FIQDEBUG
static void debug_fill(void)
{
	int ifill;

	for (ifill = 0; ifill != 16; ++ifill){
		DG->istack[ifill] = ifill;
	}
}
#endif



static int fifo_read_init_action(void)
{
#ifdef FIQDEBUG
	debug_fill();
#endif
	
	DG->fiferr = 0;

	dbg(1, "%10s reset: F:0x%08x S:0x%08x",
	    "BEFORE", *FIFSTAT, acq196_getSyscon());

	*ACQ200_ICR = 0;

	acq196_fifcon_clr_all(ACQ196_FIFCON_HOT_HITIDE);
	acq196_fifcon_set_all(HITIDE);

	dbg(1, "%10s reset: F:0x%08x S:0x%08x", 
	    "AFTER", *FIFSTAT, acq196_getSyscon());


/*
 * pgm 20040125: keep soft trigger high (then it cannot be construed as
 * a falling edge on DAQEN?
 */
	dbg(DISABLE_ACQ_DEBUG, "ACQ196_SYSCON_SOFTTRIG|ACQ196_SYSCON_ACQEN");
	acq196_syscon_set_all(ACQ196_SYSCON_SOFTTRIG|ACQ196_SYSCON_ACQEN);

	dbg(1, "%10s reset: F:0x%08x S:0x%08x", 
	    "ENABLED", *ACQ196_FIFCON, acq196_getSyscon());

	if (DG->activate_event_on_arm){
		struct Phase* phase = DMC_WO->now;

		if (phase->ev){
			activateSignal(phase->ev);
		}
	}
	enable_acq132_start();
	return 0;
}


void acq132_dcb_act_on_event(struct acq200_dma_ring_buffer* active)
{
	struct iop321_dma_desc* latest_desc;
	unsigned bb_offset;
	short tbix;
	struct TBLOCK_EVENT_INFO *tbinfo;
	unsigned tbe;

	/* event is AT least at this point, if not further. */
	latest_desc = active->buffers[active->iget];
	bb_offset = latest_desc->LAD - pa_buf(DG);

	tbix = DG->bigbuf.tblock_offset_lut[TBLOCK_EVENT_HASH(bb_offset)];
	tbinfo = DG->bigbuf.tblock_event_table+tbix;

	if ((tbe = tbinfo->event) != 0){
		unsigned ec = TBLOCK_EVENT_COUNT(tbe) + 1;
		tbe = TBLOCK_EVENT_OFFSET(tbe) | MAKE_TBLOCK_EVENT_COUNT(ec);
		dbg(1, "multiple events! [%d] = %08x was %08x", 
		    tbix, tbe, tbinfo->event);
		tbinfo->event = tbe;
	}else{
		unsigned tb_offset = 
			bb_offset - DG->bigbuf.tblocks.the_tblocks[tbix].offset;

		memset(tbinfo, 0, sizeof(struct TBLOCK_EVENT_INFO));
		tbinfo->gtsr = *IOP321_GTSR;
		tbinfo->event = TBLOCK_EVENT_OFFSET(tb_offset);
		tbinfo->index = DG->stats.tblocks_filled;

		if (TBLOCK_EVENT_OFFSET(tb_offset) != 
		    bb_offset - DG->bigbuf.tblocks.the_tblocks[tbix].offset){
			err("[%d] bb_offset 0x%08x tblock: 0x%08x",
			    tbix, bb_offset, 
			    DG->bigbuf.tblocks.the_tblocks[tbix].offset);
		}
	}		       
}

void acq132_event_dcb_action(struct DataConsumerBuffer* dcb, u32 fifstat)
/* runs at INTERRUPT PRIORITY */
{
	int adc_ev = fifstat&ACQ132_FIFSTAT_ADC_EV;


	if (adc_ev){
		struct acq200_dma_ring_buffer* active = &DG->ipc->active;

		*FIFSTAT = ACQ132_FIFSTAT_ADC_EV;
		if (RB_IS_EMPTY(*active)){
			err("unexpected empty rb");
			return;			/* ERROR */
		}else{
			acq132_dcb_act_on_event(active);
		}
	}
}
static void _configure_early_event_dcb_client(int enable)
{
	static struct DataConsumerBuffer* event_dcb;
	static int init_done;

	if (!init_done){
		event_dcb = acq200_createDCB();
		INIT_LIST_HEAD(&event_dcb->list);
		init_done = 1;
	}

	if (enable && !event_dcb->early_action){
		event_dcb->early_action = acq132_event_dcb_action;
	}
	if (enable){
		acq200_addDataConsumer(event_dcb);
	}else{
		acq200_removeDataConsumer(event_dcb);
	}	
}
static int configure_early_event_dcb_client(int enable)
{
	if (TBLOCK_LEN(DG) < TBLOCK_EVENT_BLOCKSIZE){
		err("TBLOCK too small for offset lut");
		return -1;
	}
	if (early_event_checking){
		_configure_early_event_dcb_client(enable);
		return enable;
	}else{
		return -1;
	}
}
static int acq200_fpga_fifo_read_open (struct inode *inode, struct file *file)
{
	int rc;
	int len = LEN;    /* temp hack */

	dbg(1,"01");
	enable_regular_operation();

	clear_buffers();
	init_endstops(INIT_ENDSTOPS);

	fifo_open( PCI_DMA_FROMDEVICE );

/* and start the capture */

	dma_sync( va_buf( DG ), len, PCI_DMA_FROMDEVICE );
#ifdef WORKTODO_PGM
	build_dmad( va_buf( DG ), USE_DG, PCI_DMA_FROMDEVICE );
#else
	build_dmad( va_buf( DG ), len, PCI_DMA_FROMDEVICE );
#endif

	init_phases();

	if (CAPDEF->mode == M_SOFT_CONTINUOUS){
		DMC_WO->early_event_checking = 
			configure_early_event_dcb_client(1) > 0;
	}else{
		configure_early_event_dcb_client(0);
		DMC_WO->early_event_checking = 0;
	}

	dbg(1, "calling fifo_read_init_action()");
	rc = fifo_read_init_action();
	dbg(1, "return from fifo_read_init_action() %d", rc);
	if (rc==0){
		rc = oneshot_wait_for_done();
	}

	dbg(1, "returning %d", rc);
	return rc;
}

static ssize_t acq200_fpga_fifo_read_buf_read ( 
	struct file *file, char *buf, size_t len, loff_t *offset
	)
{
	len = min(len, (size_t)4);

	dbg( 2, "len %d *offset %d", len, (int)*offset );

	if (copy_to_user( buf, va_buf_offset( DG, *offset ), len )){
		return -EFAULT;
	}
	*offset += len;

	return len;
}


static void init_pbi(struct device *dev)
{
	DG->fpga.regs.pa = ACQ200_FPGA_P;
	DG->fpga.regs.len = 0x400;
	DG->fpga.regs.va = (void*)ACQ200_FPGA;
	DG->fpga.fifo.pa = ACQ200_FPGA_P+ACQ196_FIFO_OFFSET;
	DG->fpga.fifo.len = 0x400;
	DG->fpga.fifo.va = (void*)(ACQ200_FPGA+ACQ196_FIFO_OFFSET);
}

static int _acq196_commitEvX(
	struct Signal* signal, 
	volatile u32* reg,
	int shift)
{
	u32 syscon = *reg;
	
	syscon &= ~(ACQ100_SYSCON_EV_MASK << shift);
	
	if (signal->is_active){
		u32 rising = signal->rising? 
			ACQ100_SYSCON_EV_RISING: ACQ100_SYSCON_EV_FALLING;

		syscon |= ((rising | acq100_lineCode(signal->DIx)) << shift);
	}	

	dbg(1, "active:%d setting %08x", signal->is_active, syscon);

	*reg = syscon;	
	return 0;
}

static int acq196_commitTrg(struct Signal* signal)
{
	return _acq196_commitEvX(
		signal, ACQ100_SYSCON, ACQ132_SYSCON_TRG_SHIFT);
}

static int acq196_commitAOTrg(struct Signal* signal)
{
	return _acq196_commitEvX(
		signal, ACQ100_SYSCON_DAC, ACQ100_SYSCON_TRG_SHIFT);
}

static int acq196_commitAXClk(struct Signal* signal, volatile u32* reg)
{
	u32 syscon = *reg;
	
	syscon &= ~ACQ196_SYSCON_EC_MASK; /* NO SHIFT */
	
	if (signal->is_active){

		if (signal->DIx == DIX_INTERNAL){
			syscon &= ~ACQ196_SYSCON_EXTCLK;
		}else{
			syscon |= signal->rising? ACQ196_SYSCON_EC_RISING: 0;
	                /* field value 0 => DI0 */
			syscon |= signal->DIx <<ACQ196_SYSCON_EC_SHIFT;
			syscon |= ACQ196_SYSCON_EXTCLK;
		}
	}	

	*reg = syscon;	
	return 0;
}


static int acq196_commitAIClk(struct Signal* signal)
{
	return acq196_commitAXClk(signal, ACQ196_SYSCON_ADC);
}

static int acq196_commitAOClk(struct Signal* signal)
{
	return acq196_commitAXClk(signal, ACQ196_SYSCON_DAC);
}

static int acq196_commitMasClk(struct Signal* signal)
{
	u32 clkcon = *ACQ196_CLKCON;
	
	clkcon &= ~(ACQ196_CLKCON_OCS_MASK|ACQ196_CLKCON_CLKMAS);

	if (signal->is_active){
                /* @@todo WARNING starts D0 == 0 */
		clkcon |= 
			ACQ196_CLKCON_OCS_DOx(signal->DIx)|
			ACQ196_CLKCON_CLKMAS;
	}
	*ACQ196_CLKCON = clkcon;
	return 0;
}



static int acq196_commitIntClkSrc(struct Signal* signal)
{
	u32 clkcon = *ACQ196_CLKCON;
	
	clkcon &= ~(ACQ196_CLKCON_CS_MASK);

	if (signal->is_active){
		clkcon |= ACQ196_CLKCON_CS_DIx(signal->DIx);
	}
	*ACQ196_CLKCON = clkcon;
	return 0;
}

static int acq196_commitSyncTrigSrc(struct Signal* signal)
{
	u32 clkcon = *ACQ196_CLKCON;
	
	clkcon &= ~(ACQ196_CLKCON_TR_MASK);

	if (signal->is_active){
		clkcon |= ACQ196_CLKCON_TR_DIx(signal->DIx);
	}
	*ACQ196_CLKCON = clkcon;
	return 0;	
}

static int acq196_commitMasSyncTrig(struct Signal *signal)
{
	u32 clkcon = *ACQ196_CLKCON;
	
	clkcon &= ~(ACQ196_CLKCON_OTR_MASK|ACQ196_CLKCON_TRMAS);

	if (signal->is_active){
                /* @@todo WARNING starts D0 == 0 */
		clkcon |= 
			ACQ196_CLKCON_OTR_DOx(signal->DIx)|
			ACQ196_CLKCON_TRMAS;
	}
	*ACQ196_CLKCON = clkcon;
	return 0;	
}

static int acq216_commitTcrSrc(struct Signal* signal)
{
	u32 clkcon = *ACQ216_TCR_IMM;
	
	clkcon &= ~ACQ216_TCR_TCS_MASK;	
	clkcon |= signal->DIx<<ACQ216_TCR_TCS_SHL;

	*ACQ216_TCR_IMM = clkcon;	
	return 0;
}


static int __acq132_commitGateSrc(struct Signal* signal, u32 gate_code)
/* gate_code is redundant */
{
	u32 syscon = *ACQ132_SYSCON;

	syscon &= ~ACQ132_SYSCON_GATE_MASK;
	
	/* turns out DEN and EN are basically the same thing, and in this
	 * context (SFPGA->AFPGA) GATE is the external signal also known
	 * as event. To select GATE MODE clear ACQ132_ADC_CTRL_PREPOST
	 */
	if (signal->is_active){
		syscon |= 
			ACQ132_SYSCON_GATE_DEN|ACQ132_SYSCON_GATE_EN|gate_code;
		if (signal->rising){
			syscon |= ACQ132_SYSCON_GATE_HI;	       
		}
		syscon |= signal->DIx << ACQ132_SYSCON_GATE_SHL;
	}

	dbg(1, "active:%d setting %08x", signal->is_active, syscon);
	*ACQ132_SYSCON = syscon;
	return 0;
}

static int acq132_commitGateSrc(struct Signal* signal)
{
	return __acq132_commitGateSrc(signal, ACQ132_SYSCON_GATE_EN);
}

static int acq132_commitEventSrc(struct Signal* signal)
{
	return __acq132_commitGateSrc(signal, 0);
}


static int acq132_commitClkCounterSrc(struct Signal* signal)
{
	u32 clk_counter = *ACQ132_CLK_COUNTER;

	clk_counter &= ~ACQ100_CLK_COUNTER_SRCMASK;

	if (signal->DIx >=0 && signal->DIx <= 7){
	       clk_counter |= signal->DIx << ACQ100_CLK_COUNTER_SRCSHL;
	       clk_counter |= ACQ100_CLK_COUNTER_SRC_DIO;
	       acq200_start_clkCounterMonitor();
	}

	*ACQ132_CLK_COUNTER = clk_counter;
	return 0;
}
static struct CAPDEF* acq132_createCapdef(void)
{
	static struct CAPDEF _capdef = {
		.demand_len = 0x100000,
		.channel_mask = 0xffff,       
		.mode = M_SOFT_TRANSIENT,
		.pit_stop = 1
	};
	struct CAPDEF* capdef = acq2xx_createCapdef(&_capdef, 2);

	/* name, minDIx, maxDIx, DIx, rising, is_active, commit	*/
	capdef->ev[1] = 
		createSignal("event1", 0, 5, 3, 1, 0, 0);
	capdef->trig  = 
		createSignal("trig", 0, 5, 3, 0, 0, acq196_commitTrg);
	
	capdef->ext_clk = 
		createSignal("ext_clk", 0, 5, 0, 0, 0, acq196_commitAIClk);
	capdef->ext_clk->has_internal_option = 1;
	
	capdef->ao_trig = 
		createSignal("ao_trig", 0, 5, 3, 0, 0, acq196_commitAOTrg);
	capdef->ao_clk = 
		createSignal("ao_clk", 0, 2, 0, 0, 0, acq196_commitAOClk);
	capdef->ao_clk->has_internal_option = 1;

	capdef->int_clk_src = createSignal(
		"int_clk_src", 0, 5, 0, 0, 0, acq196_commitIntClkSrc);
	capdef->mas_clk = createSignal(
		"mas_clk", 0, 5, 1, 0, 0,acq196_commitMasClk);
	capdef->mas_clk->is_output = 1;

	capdef->sync_trig_src = createSignal(
		"sync_trig_src", 3, 5, 3, 0, 0, acq196_commitSyncTrigSrc);

	capdef->sync_trig_mas = createSignal(
		"sync_trig_mas", 3, 5, 3, 0, 0, acq196_commitMasSyncTrig);
	capdef->sync_trig_mas->is_output = 1;

	capdef->counter_src = 
		createSignal("counter_src", 0, 6, 6,0, 1, acq216_commitTcrSrc);
	/** @todo how to action? */
	capdef->counter_src->has_internal_option = 1;

	capdef->gate_src = createLevelSignal(
		"gate_src", 0, 7, 7, 0, 0, acq132_commitGateSrc);
	/* warning: it's the same select ... */
	capdef->ev[0] = createSignal(
		"event0", 0, 7, 3, 0, 0, acq132_commitEventSrc);

	capdef->clk_counter_src = createSignal(
		"clk_counter_src", 0, 8, 8, 0, 0, acq132_commitClkCounterSrc);

	return capdef;
}

static void acq132_destroyCapdef(struct CAPDEF *capdef)
{
	destroySignal(capdef->ev[0]);
	destroySignal(capdef->ev[1]);
	destroySignal(capdef->trig);
	destroySignal(capdef->ext_clk);
	destroySignal(capdef->ao_trig);
	destroySignal(capdef->ao_clk);
	destroySignal(capdef->int_clk_src);
	destroySignal(capdef->mas_clk);
	destroySignal(capdef->sync_trig_src);
	destroySignal(capdef->sync_trig_mas);
	destroySignal(capdef->gate_src);
	kfree(capdef);
}
static struct device_driver acq132_fpga_driver;

extern int init_arbiter(void);


static void acq132_set_defaults(void)
{
/* ICS527 - make "null modem" 4 /4 - works for 1..2MHz clocks */
	acq132_set_obclock(6, 0, 2, 2);
}

static unsigned acq132_getClkCounter(void)
{
	return (*ACQ132_CLK_COUNTER) & ACQ100_CLK_COUNTER_COUNT;
}

static struct CLKCOUNTER_DESCR clk_probe = {
	.getCount = acq132_getClkCounter,
	.prescale = ACQ100_CLK_COUNTER_PRESCALE,
	.rollover = ACQ100_CLK_COUNTER_COUNT+1
};

static int acq132_fpga_probe(struct device *dev)
{
	init_pbi(dev);
	init_arbiter();

	acq132_register_transformers();
	/* two reads allows for wedged PBI bus on jtag load */
	if (*ACQ132_BDR == ACQ100_BDR_MAGIC || 
	    *ACQ132_BDR == ACQ100_BDR_MAGIC    ){
		int rc = acqX00_fpga_probe(dev, IRQ_ACQ100_FPGA);
		if (rc != 0){
			err("fpga_probe() failed");
		}else{
			mk_sysfs(&acq132_fpga_driver);
			acq132_set_defaults();
			acq200_init_clkCounterMonitor(&clk_probe);
			acq200_start_clkCounterMonitor();
		}
		return rc;
	}else{
		err("DEVICE NOT FOUND 0x%p=0x%08x", ACQ132_BDR, *ACQ132_BDR);
		return -ENODEV;
	}
}

static int acq132_fpga_remove(struct device *dev)
{
	acq200_stop_clkCounterMonitor();
	acqX00_fpga_remove(dev, IRQ_ACQ100_FPGA);
	return 0;
}


static void acq132_fpga_dev_release(struct device * dev)
{
	info("");
}



static struct device_driver acq132_fpga_driver = {
	.name     = "acq132fpga",
	.probe    = acq132_fpga_probe,
	.remove   = acq132_fpga_remove,
	.bus	  = &platform_bus_type,	
};


static u64 dma_mask = 0x00000000ffffffff;

static struct platform_device acq132_fpga_device = {
	.name = "acq132fpga",
	.id   = 0,
	.dev = {
		.release    = acq132_fpga_dev_release,
		.dma_mask   = &dma_mask
	}

};


static int __init acq132_fifo_init( void )
{
	int rc;

	IPC = kmalloc(sizeof(struct IPC), GFP_KERNEL);
	memset(IPC, 0, sizeof(struct IPC));

	CAPDEF = acq132_createCapdef();
	init_dg();
	DG->bigbuf.tblocks.transform = acq200_getTransformer(2)->transform;
	DMC_WO->handleEmpties = dmc_handle_empties_acq132;
	init_phases();
	acq200_debug = acq200_fifo_debug;

	info(ACQ132_VERID);

	dbg(1, "acq200_debug set %d\n", acq200_debug );



/* extra kobject init needed to hook driver sysfs WHY? */

	kobject_init(&acq132_fpga_driver.kobj);
	kobject_set_name(&acq132_fpga_driver.kobj, acq132_fpga_driver.name);

	if ((rc = kobject_register(&acq132_fpga_driver.kobj)) != 0){
		err("kobject_register() failed");
	}else if ((rc = driver_register(&acq132_fpga_driver)) != 0){
		err("driver_register() failed");
	}else if ((rc = platform_device_register(&acq132_fpga_device)) !=0){
		err("platform_device_register() failed");
	}else if ((rc = acq196_AO_fs_create(&acq132_fpga_device.dev)) != 0){
		err("failed to register AO fs");
	}else{
		info("all done");
	}

	
	return rc;
}




static void __exit
acq132_fifo_exit_module(void)
// Remove DRIVER resources on module exit
{
//	unregister_reboot_notifier(&e1000_notifier_reboot);


	acq196_AO_fs_remove();
	dbg(1, "rm_sysfs()" );
	rm_sysfs(&acq132_fpga_driver);
	dbg(1, "platform_device_unregister()");
	platform_device_unregister(&acq132_fpga_device);
	dbg(1, "pci_unregister_driver()" );
	driver_unregister(&acq132_fpga_driver);
	dbg(1, "kobject-unregister()");
	kobject_unregister(&acq132_fpga_driver.kobj);


	delete_dg();
	acq132_destroyCapdef(CAPDEF);
	kfree(IPC);
}


void acq132_set_obclock(int FDW, int RDW, int R, int Sx)
{
	u32 ics527 = 0;
	ics527 |= to_mask(ACQ132_ICS527_FDW, FDW);
	ics527 |= to_mask(ACQ132_ICS527_RDW, RDW);
	ics527 |= to_mask(ACQ132_ICS527_CLKDIV, R);
	ics527 |= to_mask(ACQ132_ICS527_S1S0, Sx);

	*ACQ132_ICS527 = ics527;

	acq200_clk_hz = ob_clock_def.actual/get_acq132_decim() * 1000;
}


static void global_set_adc_range(u32 channels)
{
	u32 syscon = *ACQ132_SYSCON;
        if (channels){
		syscon |= ACQ132_SYSCON_RANGE_HI;
	}else{
		syscon &= ~ACQ132_SYSCON_RANGE_HI;
	}
	*ACQ132_SYSCON = syscon;
}

void acq132_setScanList(int scanlen, u32 scanlist)
{
	dbg(1, "%d, 0x%08x", scanlen, scanlist);
	*ACQ132_SCAN_LIST_DEF = scanlist;
	*ACQ132_SCAN_LIST_LEN = scanlen - 1;
}


static void acq132_setDefaultScanlist(u32 masks[])
{
	int dev;
	u32 scanlist = 0;
	int scanlen = 0;

	for (dev = BANK_A; dev <= BANK_D; ++dev){
		if (masks[dev] != 0){			
			scanlist <<= 2;
			scanlist |= (dev-BANK_A);
			++scanlen;
		}
	}

	acq132_setScanList(scanlen, scanlist);	
}


static const struct ADC_CHANNEL_LUT DEFAULT_ADC_CHANNEL_LUT[] = {
	[ 0] = {},
	[ 1] = { BANK_D, 'R', ACQ132_ADC_RANGE_R1, MASK_1 },
	[ 2] = { BANK_D, 'R', ACQ132_ADC_RANGE_R2, MASK_4 },
	[ 3] = { BANK_D, 'R', ACQ132_ADC_RANGE_R3, MASK_2 },
	[ 4] = { BANK_D, 'R', ACQ132_ADC_RANGE_R4, MASK_4 },
	[ 5] = { BANK_C, 'R', ACQ132_ADC_RANGE_R1, MASK_1 },
	[ 6] = { BANK_C, 'R', ACQ132_ADC_RANGE_R2, MASK_4 },
	[ 7] = { BANK_C, 'R', ACQ132_ADC_RANGE_R3, MASK_2 },
	[ 8] = { BANK_C, 'R', ACQ132_ADC_RANGE_R4, MASK_4 },
	[ 9] = { BANK_B, 'R', ACQ132_ADC_RANGE_R1, MASK_1 },
	[10] = { BANK_B, 'R', ACQ132_ADC_RANGE_R2, MASK_4 },
	[11] = { BANK_B, 'R', ACQ132_ADC_RANGE_R3, MASK_2 },
	[12] = { BANK_B, 'R', ACQ132_ADC_RANGE_R4, MASK_4 },
	[13] = { BANK_A, 'R', ACQ132_ADC_RANGE_R1, MASK_1 },
	[14] = { BANK_A, 'R', ACQ132_ADC_RANGE_R2, MASK_4 },
	[15] = { BANK_A, 'R', ACQ132_ADC_RANGE_R3, MASK_2 },
	[16] = { BANK_A, 'R', ACQ132_ADC_RANGE_R4, MASK_4 },
	[17] = { BANK_D, 'L', ACQ132_ADC_RANGE_L1, MASK_1 },
	[18] = { BANK_D, 'L', ACQ132_ADC_RANGE_L2, MASK_4 },
	[19] = { BANK_D, 'L', ACQ132_ADC_RANGE_L3, MASK_2 },
	[20] = { BANK_D, 'L', ACQ132_ADC_RANGE_L4, MASK_4 },
	[21] = { BANK_C, 'L', ACQ132_ADC_RANGE_L1, MASK_1 },
	[22] = { BANK_C, 'L', ACQ132_ADC_RANGE_L2, MASK_4 },
	[23] = { BANK_C, 'L', ACQ132_ADC_RANGE_L3, MASK_2 },
	[24] = { BANK_C, 'L', ACQ132_ADC_RANGE_L4, MASK_4 },
	[25] = { BANK_B, 'L', ACQ132_ADC_RANGE_L1, MASK_1 },
	[26] = { BANK_B, 'L', ACQ132_ADC_RANGE_L2, MASK_4 },
	[27] = { BANK_B, 'L', ACQ132_ADC_RANGE_L3, MASK_2 },
	[28] = { BANK_B, 'L', ACQ132_ADC_RANGE_L4, MASK_4 },
	[29] = { BANK_A, 'L', ACQ132_ADC_RANGE_L1, MASK_1 },
	[30] = { BANK_A, 'L', ACQ132_ADC_RANGE_L2, MASK_4 },
	[31] = { BANK_A, 'L', ACQ132_ADC_RANGE_L3, MASK_2 },
	[32] = { BANK_A, 'L', ACQ132_ADC_RANGE_L4, MASK_4 }
};

const struct ADC_CHANNEL_LUT* ADC_CHANNEL_LUT = DEFAULT_ADC_CHANNEL_LUT;

/* mask is maintained in fpga format, so l_mask, fpga_mask is the same ..*/
union {
	u32 l_masks[4];
	u32 fpga_masks[4];
} 
	GL;



void acq132_set_channel_mask(u32 channel_mask)
/* channel_mask is "normalized" */
{
	u32 cursor = 1;
	u32 ch = 1;
	int dev;

	dbg(1, "normalized mask: %08x", channel_mask);

	memset(&GL.l_masks, 0, sizeof(GL.l_masks));

	for (cursor = 0x1; cursor != 0; cursor <<= 1, ++ch){
		int dev = ADC_CHANNEL_LUT[ch].dev;
		u32 mask = ADC_CHANNEL_LUT[ch].afpga_cmask;
		int shl = ADC_CHANNEL_LUT[ch].side == 'L'?
			ACQ132_ADC_CTRL_LMSHFT:	ACQ132_ADC_CTRL_RMSHFT;

		if ((channel_mask&cursor) != 0){
			GL.l_masks[dev] |= (mask << shl);
		}

		dbg(2, "ch %d %s mask %08x masks[%d] %08x",
		    ch, (channel_mask&cursor)? "SET": "CLR",
		    mask << shl, dev, GL.l_masks[dev]);
	}	

	acq132_adc_clr_all(ACQ132_ADC_CTRL_OFFSET, 
			   ACQ132_ADC_CTRL_CMASK|ACQ132_ADC_CTRL_ACQEN);

	for (dev = BANK_A; dev <= BANK_D; ++dev){
		if (GL.l_masks[dev] != 0){			
			u32 rv = *ACQ132_ADC_CTRL(dev);

			dbg(1, "dev %d CTRL = %08x", dev, GL.fpga_masks[dev]);
			
			rv |=  GL.fpga_masks[dev] | ACQ132_ADC_CTRL_ACQEN;
			*ACQ132_ADC_CTRL(dev) = rv;
		}
	}
#if 0
	/* set scanlist ... users may override afterwards ... */
	acq132_setDefaultScanlist(GL.l_masks);	      
#endif
}

static int __getChannelsInMaskSide(
	int ic, u32 key, unsigned channels[QUADCH], int *cix)
{
	const struct ADC_CHANNEL_LUT *pch = &ADC_CHANNEL_LUT[ic];
	int ch_index = *cix;

	dbg(2, "01: ic %2d key %04x cix %d", ic, key, *cix);

	switch(key){
	case MASK_4:
		channels[ch_index] = ic;
		*cix = ch_index + 1;
		break;
	case MASK_2:
		if (pch->afpga_cmask == MASK_2 ||
		    pch->afpga_cmask == MASK_1   ){
			channels[ch_index + 2] = ic;
			channels[ch_index] = ic;
			*cix = ch_index + 1;
		}
		break;
	case MASK_1:
		if (pch->afpga_cmask == MASK_1){
			channels[ch_index + 3] =			
			channels[ch_index + 2] =
			channels[ch_index + 1] =
			channels[ch_index] = ic;
			*cix = ch_index + 4;
		}
		break;
	case 0:
		dbg(2, "98: ic %2d key %04x cix %d ret 0", ic, key, *cix);
		return 0;
	default:
		err("Bad mask ic %d key %u", ic, key);
		return -1;
	}

	dbg(2, "99:ic %2d key %u cix %d GOOD", ic, key, *cix);

	return 0;
}
int getChannelsInMask(int bank, ChannelBank channels)
/* identify channels enabled in bank, filling id in channels[], return n */
{
	u32 mask = GL.l_masks[bank];
	u32 keyl = NORMALISE_MASK(mask, ACQ132_ADC_CTRL_LMSHFT);
	u32 keyr = NORMALISE_MASK(mask, ACQ132_ADC_CTRL_RMSHFT);
	int ic;
	int cix[LRCH] = {};
	int nc = 0;
	int qc;
	
	dbg(2, "masks: A:%08x B:%08x C:%08x D:%08x : [%d] %08x",
	    GL.l_masks[0], GL.l_masks[1], GL.l_masks[2], 
			GL.l_masks[3], bank, GL.l_masks[bank]);

	memset(channels, 0, sizeof(channels));

	for (ic = 1; ic <= 32; ++ic){
		const struct ADC_CHANNEL_LUT *pch = &ADC_CHANNEL_LUT[ic];
		if (pch->dev == bank){
			int right = pch->side == 'R';
			int rc = __getChannelsInMaskSide(ic,
					right? keyr: keyl, 
					channels[right], cix+right);
			if (rc){
				err("bad mask");
				return 0;
			}
		}
	}

	for (qc = 0; qc < QUADCH; ++qc){
		if (channels[0][qc]){
			nc++;
		}
		if (channels[1][qc]){
			nc++;
		}
	}

	dbg(1, "return %d %d %d %d, %d %d %d %d : %d", 
	    channels[0][0], channels[0][1], channels[0][2], channels[0][3],
	    channels[1][0], channels[1][1], channels[1][2], channels[1][3],
	    nc);

	return nc;	
}
static u32 adc_range_def;

static void _acq132_set_adc_range(u32 channels)
{
	u32 cursor = 1;
	u32 ch = 1;

	for (cursor = 0x1; cursor != 0; cursor <<= 1, ++ch){
		int dev = ADC_CHANNEL_LUT[ch].dev;
		u32 range_mask = ADC_CHANNEL_LUT[ch].range_mask;

		if ((channels&cursor) != 0){
			*ACQ132_ADC_RANGE(dev) |= range_mask;
		}else{
			*ACQ132_ADC_RANGE(dev) &= ~range_mask;
		}
	}

	adc_range_def = channels;
}

void acq132_set_adc_range(u32 channels)
{
	if (acq132_supports_channel_vrange_switch()){
		acq132_adc_set_all(ACQ132_ADC_CTRL_OFFSET, 
						ACQ132_ADC_CTRL_LRANGE);
		_acq132_set_adc_range(channels);
	}else{
		global_set_adc_range(channels);
	}
}

static u32 global_get_adc_range(void)
{
	return *ACQ132_SYSCON & ACQ132_SYSCON_RANGE_HI? 0xffffffff: 0;
}

static u32 _acq132_get_adc_range(void)
{
	return adc_range_def;
} 

u32 acq132_get_adc_range(void)
{
	if (acq132_supports_channel_vrange_switch()){
		return _acq132_get_adc_range();
	}else{
		return global_get_adc_range();
	}	
}


int nacc2bits(int nacc)
{
	switch(nacc){
	default:
	case 1:		return 0;
	case 2:		return 1;
	case 4:		return 2;
	case 8:		return 3;
	case 16:	return 4;
	case 32:	return 5;
	case 64:	return 6;
	case 128:	return 7;
	}
}

int bits2nacc(unsigned bits)
{
	return 1 << (bits & ACQ132_ADC_NACC_MASK);
}

int shift2bits(int shift)
{
	switch(shift){
	case -1:	return 0xf;
	default:
	case -2:	return 0xe;
	case 0:		return 0;
	case 1:		return 1;
	case 2:		return 2;
	case 3:		return 3;
	case 4:		return 4;
	case 5:		return 5;
	}
}

int bits2shift(unsigned bits)
{
	switch(bits & ACQ132_ADC_SHIFT_MASK){
	case 0xf:	return -1;
	case 0xe:	return -2;
	default:
		return bits <= 5 ? bits: -2;
	}
}


int acq132_set_DR(int enable, int nacc, int shift)
{
	if (enable){
		u32 dr_bits = 
			(nacc2bits(nacc)   <<	ACQ132_ADC_DR_L_NACC)	|
			(shift2bits(shift) <<	ACQ132_ADC_DR_L_SHIFT)	|
			(nacc2bits(nacc)   <<	ACQ132_ADC_DR_R_NACC)	|
			(shift2bits(shift) <<   ACQ132_ADC_DR_R_SHIFT);
			
		acq132_adc_clr_all(ACQ132_ADC_DR_OFFSET, ~0);
		acq132_adc_set_all(ACQ132_ADC_DR_OFFSET, dr_bits);

		acq132_adc_set_all(ACQ132_ADC_OSAM_OFFSET, ACQ132_ADC_OSAM_DR);
	}else{
		acq132_adc_clr_all(ACQ132_ADC_OSAM_OFFSET, ACQ132_ADC_OSAM_DR);
	}
	return 0;
}

int acq132_get_DR(int *nacc, int *shift)
{
	u32 osam = *ACQ132_ADC_OSAM(0);
	int enable = (osam&ACQ132_ADC_OSAM_DR) != 0;

	if (enable){
		u32 dr = *ACQ132_ADC_DR(0);

		if (nacc){
			*nacc = bits2nacc(dr>>ACQ132_ADC_DR_L_NACC);
		}
		if (shift){
			*shift = bits2shift(dr>>ACQ132_ADC_DR_L_SHIFT);
		}
	}
	return enable;
}


module_init(acq132_fifo_init);
module_exit(acq132_fifo_exit_module);

EXPORT_SYMBOL_GPL(acq200_setIntClkHz);
EXPORT_SYMBOL_GPL(acq200_setChannelMask);
EXPORT_SYMBOL_GPL(ADC_CHANNEL_LUT);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Peter.Milne@d-tacq.com");
MODULE_DESCRIPTION("Driver for ACQ132 FIFO");

