{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683360317157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683360317158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 13:35:17 2023 " "Processing started: Sat May 06 13:35:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683360317158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360317158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360317158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683360317489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683360317489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-bhv " "Found design unit 1: CPU_tb-bhv" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324356 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 69 34 " "Found 69 design units, including 34 entities, in source file components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_decoder_3to8-dec " "Found design unit 2: reverse_decoder_3to8-dec" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 custom_encoder-enc " "Found design unit 3: custom_encoder-enc" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 457 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor-sub " "Found design unit 4: subtractor-sub" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 T_reg-bhv " "Found design unit 5: T_reg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 523 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 extender_nine-major_extending " "Found design unit 6: extender_nine-major_extending" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Lshifter6-multiply_by_two " "Found design unit 7: Lshifter6-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 574 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Lshifter9-multiply_by_two " "Found design unit 8: Lshifter9-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 598 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bbD1-blackboxed " "Found design unit 9: bbD1-blackboxed" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 bbD2-blackboxed2 " "Found design unit 10: bbD2-blackboxed2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 666 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 bb_cwr_zwr-blackboxed3 " "Found design unit 11: bb_cwr_zwr-blackboxed3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 707 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 bb_branching-blackboxed4 " "Found design unit 12: bb_branching-blackboxed4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 768 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 pc_mux-blackboxed5 " "Found design unit 13: pc_mux-blackboxed5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU_unit_cell-unit " "Found design unit 14: ALU_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 839 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ALU-addnand " "Found design unit 15: ALU-addnand" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDER_unit_cell-unit " "Found design unit 16: ADDER_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 910 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDER-add " "Found design unit 17: ADDER-add" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 951 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alpha-update " "Found design unit 18: alpha-update" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 993 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 CZreg-bhv " "Found design unit 19: CZreg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1026 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 mux_2_1-Structer " "Found design unit 20: mux_2_1-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1065 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 mux_2_1_3-Structer " "Found design unit 21: mux_2_1_3-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1099 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 mux_4_1-Structer4 " "Found design unit 22: mux_4_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 mux_4_1_1-Structer4 " "Found design unit 23: mux_4_1_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux51-Structer5 " "Found design unit 24: mux51-Structer5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 Memory_Code-memorykakaam " "Found design unit 25: Memory_Code-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 Memory_Data-memorykakaam " "Found design unit 26: Memory_Data-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 IF2IDreg-bhv1 " "Found design unit 27: IF2IDreg-bhv1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1308 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 branch_predictor-predict " "Found design unit 28: branch_predictor-predict" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1365 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 controller-dictator " "Found design unit 29: controller-dictator" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 prog_reg-pr " "Found design unit 30: prog_reg-pr" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1578 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 signed_extender-ext " "Found design unit 31: signed_extender-ext" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1676 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 EX2MAreg-bhv4 " "Found design unit 32: EX2MAreg-bhv4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1726 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 ID2ORreg-bhv2 " "Found design unit 33: ID2ORreg-bhv2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 MA2WBreg-bhv5 " "Found design unit 34: MA2WBreg-bhv5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 OR2EXreg-bhv3 " "Found design unit 35: OR2EXreg-bhv3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2096 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_decoder_3to8 " "Found entity 1: reverse_decoder_3to8" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "2 custom_encoder " "Found entity 2: custom_encoder" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_reg " "Found entity 4: T_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "5 extender_nine " "Found entity 5: extender_nine" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lshifter6 " "Found entity 6: Lshifter6" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lshifter9 " "Found entity 7: Lshifter9" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "8 bbD1 " "Found entity 8: bbD1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "9 bbD2 " "Found entity 9: bbD2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "10 bb_cwr_zwr " "Found entity 10: bb_cwr_zwr" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "11 bb_branching " "Found entity 11: bb_branching" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "12 pc_mux " "Found entity 12: pc_mux" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU_unit_cell " "Found entity 13: ALU_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDER_unit_cell " "Found entity 15: ADDER_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDER " "Found entity 16: ADDER" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "17 alpha " "Found entity 17: alpha" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "18 CZreg " "Found entity 18: CZreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux_2_1 " "Found entity 19: mux_2_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "20 mux_2_1_3 " "Found entity 20: mux_2_1_3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_4_1 " "Found entity 21: mux_4_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_4_1_1 " "Found entity 22: mux_4_1_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux51 " "Found entity 23: mux51" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "24 Memory_Code " "Found entity 24: Memory_Code" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "25 Memory_Data " "Found entity 25: Memory_Data" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "26 IF2IDreg " "Found entity 26: IF2IDreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "27 branch_predictor " "Found entity 27: branch_predictor" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "28 controller " "Found entity 28: controller" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "29 prog_reg " "Found entity 29: prog_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "30 signed_extender " "Found entity 30: signed_extender" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "31 EX2MAreg " "Found entity 31: EX2MAreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "32 ID2ORreg " "Found entity 32: ID2ORreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1801 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "33 MA2WBreg " "Found entity 33: MA2WBreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""} { "Info" "ISGN_ENTITY_NAME" "34 OR2EXreg " "Found entity 34: OR2EXreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2055 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-trivial " "Found design unit 1: DataPath-trivial" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324370 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683360324370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683360324428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OR_2_0 DataPath.vhd(119) " "Verilog HDL or VHDL warning at DataPath.vhd(119): object \"OR_2_0\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683360324436 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bb_PC_wr_suggestion DataPath.vhd(123) " "VHDL Signal Declaration warning at DataPath.vhd(123): used explicit default value for signal \"bb_PC_wr_suggestion\" because signal was never assigned a value" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683360324437 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lol_ignore_this_signal DataPath.vhd(126) " "Verilog HDL or VHDL warning at DataPath.vhd(126): object \"lol_ignore_this_signal\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683360324437 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ID_RF_WR DataPath.vhd(128) " "VHDL Signal Declaration warning at DataPath.vhd(128): used explicit default value for signal \"ID_RF_WR\" because signal was never assigned a value" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683360324437 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:PC_WR_AND " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:PC_WR_AND\"" {  } { { "DataPath.vhd" "PC_WR_AND" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Memory_Code Memory_Code:InstructionMemory A:memorykakaam " "Elaborating entity \"Memory_Code\" using architecture \"A:memorykakaam\" for hierarchy \"Memory_Code:InstructionMemory\"" {  } { { "DataPath.vhd" "InstructionMemory" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324513 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memorykagyaan Components.vhdl(1248) " "VHDL Process Statement warning at Components.vhdl(1248): signal \"memorykagyaan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324739 "|DataPath|Memory_Code:InstructionMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr Components.vhdl(1248) " "VHDL Process Statement warning at Components.vhdl(1248): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324739 "|DataPath|Memory_Code:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pc_mux pc_mux:next_PC_blackbox A:blackboxed5 " "Elaborating entity \"pc_mux\" using architecture \"A:blackboxed5\" for hierarchy \"pc_mux:next_PC_blackbox\"" {  } { { "DataPath.vhd" "next_PC_blackbox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor branch_predictor:BranchPredictor " "Elaborating entity \"branch_predictor\" for hierarchy \"branch_predictor:BranchPredictor\"" {  } { { "DataPath.vhd" "BranchPredictor" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTable Components.vhdl(1382) " "VHDL Process Statement warning at Components.vhdl(1382): signal \"inputTable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324749 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "historyBit Components.vhdl(1384) " "VHDL Process Statement warning at Components.vhdl(1384): signal \"historyBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324749 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predTable Components.vhdl(1386) " "VHDL Process Statement warning at Components.vhdl(1386): signal \"predTable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324749 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputTable Components.vhdl(1404) " "VHDL Process Statement warning at Components.vhdl(1404): signal \"inputTable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324750 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "historyBit Components.vhdl(1435) " "VHDL Process Statement warning at Components.vhdl(1435): signal \"historyBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324751 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "historyBit Components.vhdl(1439) " "VHDL Process Statement warning at Components.vhdl(1439): signal \"historyBit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324751 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index Components.vhdl(1375) " "VHDL Process Statement warning at Components.vhdl(1375): inferring latch(es) for signal or variable \"index\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683360324751 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inputTable Components.vhdl(1375) " "VHDL Process Statement warning at Components.vhdl(1375): inferring latch(es) for signal or variable \"inputTable\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683360324751 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "predTable Components.vhdl(1375) " "VHDL Process Statement warning at Components.vhdl(1375): inferring latch(es) for signal or variable \"predTable\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683360324753 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "historyBit Components.vhdl(1375) " "VHDL Process Statement warning at Components.vhdl(1375): inferring latch(es) for signal or variable \"historyBit\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683360324753 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "head Components.vhdl(1375) " "VHDL Process Statement warning at Components.vhdl(1375): inferring latch(es) for signal or variable \"head\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683360324753 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit\[0\] Components.vhdl(1375) " "Inferred latch for \"historyBit\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324754 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit\[1\] Components.vhdl(1375) " "Inferred latch for \"historyBit\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324754 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit\[2\] Components.vhdl(1375) " "Inferred latch for \"historyBit\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324754 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit\[3\] Components.vhdl(1375) " "Inferred latch for \"historyBit\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[0\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[1\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[2\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[3\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[4\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[5\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[6\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[7\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[8\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[9\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[10\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[11\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[12\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[13\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[14\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324755 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\]\[15\] Components.vhdl(1375) " "Inferred latch for \"predTable\[0\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[0\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[1\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[2\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[3\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[4\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[5\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[6\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[7\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[8\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[9\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[10\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[11\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[12\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[13\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[14\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\]\[15\] Components.vhdl(1375) " "Inferred latch for \"predTable\[1\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[0\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[1\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[2\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[3\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[4\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324756 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[5\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[6\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[7\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[8\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[9\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[10\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[11\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[12\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[13\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[14\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\]\[15\] Components.vhdl(1375) " "Inferred latch for \"predTable\[2\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[0\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[1\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[2\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[3\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[4\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[5\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[6\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[7\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324758 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[8\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[9\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[10\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[11\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[12\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[13\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[14\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\]\[15\] Components.vhdl(1375) " "Inferred latch for \"predTable\[3\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[0\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[1\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[2\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[3\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[4\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[5\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[6\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[7\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[8\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[9\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[10\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324759 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[11\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[12\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[13\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[14\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\]\[15\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[0\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[0\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[1\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[2\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[3\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[4\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[5\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[6\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[7\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[8\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[9\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[10\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[11\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[12\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[13\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[14\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\]\[15\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[1\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[0\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[1\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[2\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[3\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[4\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[5\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[6\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[7\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[8\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[9\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[10\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[11\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[12\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[13\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324760 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[14\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\]\[15\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[2\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[0\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[0\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[1\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[1\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[2\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[2\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[3\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[3\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[4\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[4\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[5\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[5\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[6\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[6\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[7\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[7\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[8\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[8\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[9\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[9\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[10\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[10\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[11\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[11\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[12\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[12\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[13\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[13\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[14\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[14\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\]\[15\] Components.vhdl(1375) " "Inferred latch for \"inputTable\[3\]\[15\]\" at Components.vhdl(1375)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1375 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[0\] Components.vhdl(1401) " "Inferred latch for \"head\[0\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[1\] Components.vhdl(1401) " "Inferred latch for \"head\[1\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324761 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[2\] Components.vhdl(1401) " "Inferred latch for \"head\[2\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[3\] Components.vhdl(1401) " "Inferred latch for \"head\[3\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[4\] Components.vhdl(1401) " "Inferred latch for \"head\[4\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head\[5\] Components.vhdl(1401) " "Inferred latch for \"head\[5\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_proc:index\[0\] Components.vhdl(1401) " "Inferred latch for \"IF_proc:index\[0\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_proc:index\[1\] Components.vhdl(1401) " "Inferred latch for \"IF_proc:index\[1\]\" at Components.vhdl(1401)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1401 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683360324762 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ADDER ADDER:adder1 A:add " "Elaborating entity \"ADDER\" using architecture \"A:add\" for hierarchy \"ADDER:adder1\"" {  } { { "DataPath.vhd" "adder1" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_unit_cell ADDER:adder1\|ADDER_unit_cell:\\unit_cell_generate:0:unit " "Elaborating entity \"ADDER_unit_cell\" for hierarchy \"ADDER:adder1\|ADDER_unit_cell:\\unit_cell_generate:0:unit\"" {  } { { "Components.vhdl" "\\unit_cell_generate:0:unit" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IF2IDreg IF2IDreg:IF2ID A:bhv1 " "Elaborating entity \"IF2IDreg\" using architecture \"A:bhv1\" for hierarchy \"IF2IDreg:IF2ID\"" {  } { { "DataPath.vhd" "IF2ID" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324784 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IMdatas Components.vhdl(1335) " "VHDL Process Statement warning at Components.vhdl(1335): signal \"IMdatas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324785 "|DataPath|IF2IDreg:IF2ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pcs Components.vhdl(1336) " "VHDL Process Statement warning at Components.vhdl(1336): signal \"pcs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324785 "|DataPath|IF2IDreg:IF2ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc2s Components.vhdl(1337) " "VHDL Process Statement warning at Components.vhdl(1337): signal \"pc2s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324785 "|DataPath|IF2IDreg:IF2ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alpha alpha:alpha_0 A:update " "Elaborating entity \"alpha\" using architecture \"A:update\" for hierarchy \"alpha:alpha_0\"" {  } { { "DataPath.vhd" "alpha_0" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 XOR_2:alpha_XOR " "Elaborating entity \"XOR_2\" for hierarchy \"XOR_2:alpha_XOR\"" {  } { { "DataPath.vhd" "alpha_XOR" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "custom_encoder custom_encoder:customencoder A:enc " "Elaborating entity \"custom_encoder\" using architecture \"A:enc\" for hierarchy \"custom_encoder:customencoder\"" {  } { { "DataPath.vhd" "customencoder" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controller controller:decoder A:dictator " "Elaborating entity \"controller\" using architecture \"A:dictator\" for hierarchy \"controller:decoder\"" {  } { { "DataPath.vhd" "decoder" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 174 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Lshifter6 Lshifter6:lshift6 A:multiply_by_two " "Elaborating entity \"Lshifter6\" using architecture \"A:multiply_by_two\" for hierarchy \"Lshifter6:lshift6\"" {  } { { "DataPath.vhd" "lshift6" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 192 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Lshifter9 Lshifter9:lshift9 A:multiply_by_two " "Elaborating entity \"Lshifter9\" using architecture \"A:multiply_by_two\" for hierarchy \"Lshifter9:lshift9\"" {  } { { "DataPath.vhd" "lshift9" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "prog_reg prog_reg:reg_file A:pr " "Elaborating entity \"prog_reg\" using architecture \"A:pr\" for hierarchy \"prog_reg:reg_file\"" {  } { { "DataPath.vhd" "reg_file" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 213 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 prog_reg:reg_file\|mux_2_1:PC_input_MUX " "Elaborating entity \"mux_2_1\" for hierarchy \"prog_reg:reg_file\|mux_2_1:PC_input_MUX\"" {  } { { "Components.vhdl" "PC_input_MUX" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_reg prog_reg:reg_file\|T_reg:reg0 " "Elaborating entity \"T_reg\" for hierarchy \"prog_reg:reg_file\|T_reg:reg0\"" {  } { { "Components.vhdl" "reg0" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Components.vhdl(529) " "VHDL Process Statement warning at Components.vhdl(529): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360324847 "|DataPath|prog_reg:reg_file|T_reg:reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtractor subtractor:subtractor0 A:sub " "Elaborating entity \"subtractor\" using architecture \"A:sub\" for hierarchy \"subtractor:subtractor0\"" {  } { { "DataPath.vhd" "subtractor0" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 216 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_decoder_3to8 subtractor:subtractor0\|reverse_decoder_3to8:dec " "Elaborating entity \"reverse_decoder_3to8\" for hierarchy \"subtractor:subtractor0\|reverse_decoder_3to8:dec\"" {  } { { "Components.vhdl" "dec" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bbD1 bbD1:D1BlackBox A:blackboxed " "Elaborating entity \"bbD1\" using architecture \"A:blackboxed\" for hierarchy \"bbD1:D1BlackBox\"" {  } { { "DataPath.vhd" "D1BlackBox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 219 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bbD2 bbD2:D2BlackBox A:blackboxed2 " "Elaborating entity \"bbD2\" using architecture \"A:blackboxed2\" for hierarchy \"bbD2:D2BlackBox\"" {  } { { "DataPath.vhd" "D2BlackBox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 222 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_4_1 mux_4_1:RF_D1_Mux A:structer4 " "Elaborating entity \"mux_4_1\" using architecture \"A:structer4\" for hierarchy \"mux_4_1:RF_D1_Mux\"" {  } { { "DataPath.vhd" "RF_D1_Mux" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 225 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "extender_nine extender_nine:extender9 A:major_extending " "Elaborating entity \"extender_nine\" using architecture \"A:major_extending\" for hierarchy \"extender_nine:extender9\"" {  } { { "DataPath.vhd" "extender9" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 231 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "signed_extender signed_extender:sextender6 A:ext " "Elaborating entity \"signed_extender\" using architecture \"A:ext\" for hierarchy \"signed_extender:sextender6\"" {  } { { "DataPath.vhd" "sextender6" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 234 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Memory_Data Memory_Data:DataMemory A:memorykakaam " "Elaborating entity \"Memory_Data\" using architecture \"A:memorykakaam\" for hierarchy \"Memory_Data:DataMemory\"" {  } { { "DataPath.vhd" "DataMemory" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 237 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360324885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_rd Components.vhdl(1278) " "VHDL Process Statement warning at Components.vhdl(1278): signal \"m_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360325782 "|DataPath|Memory_Data:DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memorykagyaan Components.vhdl(1279) " "VHDL Process Statement warning at Components.vhdl(1279): signal \"memorykagyaan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360325783 "|DataPath|Memory_Data:DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr Components.vhdl(1279) " "VHDL Process Statement warning at Components.vhdl(1279): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360325783 "|DataPath|Memory_Data:DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2_1 mux_2_1:mux_alu_b A:structer " "Elaborating entity \"mux_2_1\" using architecture \"A:structer\" for hierarchy \"mux_2_1:mux_alu_b\"" {  } { { "DataPath.vhd" "mux_alu_b" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 243 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_4_1_1 mux_4_1_1:mux_alu_carry A:structer4 " "Elaborating entity \"mux_4_1_1\" using architecture \"A:structer4\" for hierarchy \"mux_4_1_1:mux_alu_carry\"" {  } { { "DataPath.vhd" "mux_alu_carry" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 246 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU ALU:alu_comp A:addnand " "Elaborating entity \"ALU\" using architecture \"A:addnand\" for hierarchy \"ALU:alu_comp\"" {  } { { "DataPath.vhd" "alu_comp" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 249 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit_cell ALU:alu_comp\|ALU_unit_cell:\\unit_cell_generate:0:unit " "Elaborating entity \"ALU_unit_cell\" for hierarchy \"ALU:alu_comp\|ALU_unit_cell:\\unit_cell_generate:0:unit\"" {  } { { "Components.vhdl" "\\unit_cell_generate:0:unit" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CZreg CZreg:CZFlags A:bhv " "Elaborating entity \"CZreg\" using architecture \"A:bhv\" for hierarchy \"CZreg:CZFlags\"" {  } { { "DataPath.vhd" "CZFlags" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c Components.vhdl(1040) " "VHDL Process Statement warning at Components.vhdl(1040): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1040 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360416231 "|DataPath|CZreg:CZFlags"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z Components.vhdl(1041) " "VHDL Process Statement warning at Components.vhdl(1041): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1041 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683360416231 "|DataPath|CZreg:CZFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bb_cwr_zwr bb_cwr_zwr:CZBlackBox A:blackboxed3 " "Elaborating entity \"bb_cwr_zwr\" using architecture \"A:blackboxed3\" for hierarchy \"bb_cwr_zwr:CZBlackBox\"" {  } { { "DataPath.vhd" "CZBlackBox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 264 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bb_branching bb_branching:BranchingBlackBox A:blackboxed4 " "Elaborating entity \"bb_branching\" using architecture \"A:blackboxed4\" for hierarchy \"bb_branching:BranchingBlackBox\"" {  } { { "DataPath.vhd" "BranchingBlackBox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 267 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:ID2OR_reset_WR_OR " "Elaborating entity \"OR_2\" for hierarchy \"OR_2:ID2OR_reset_WR_OR\"" {  } { { "DataPath.vhd" "ID2OR_reset_WR_OR" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ID2ORreg ID2ORreg:ID2OR A:bhv2 " "Elaborating entity \"ID2ORreg\" using architecture \"A:bhv2\" for hierarchy \"ID2ORreg:ID2OR\"" {  } { { "DataPath.vhd" "ID2OR" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 293 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha ID2ORreg:ID2OR\|alpha:reset_wr_latch " "Elaborating entity \"alpha\" for hierarchy \"ID2ORreg:ID2OR\|alpha:reset_wr_latch\"" {  } { { "Components.vhdl" "reset_wr_latch" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OR2EXreg OR2EXreg:OR2EX A:bhv3 " "Elaborating entity \"OR2EXreg\" using architecture \"A:bhv3\" for hierarchy \"OR2EXreg:OR2EX\"" {  } { { "DataPath.vhd" "OR2EX" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 335 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EX2MAreg EX2MAreg:EX2MA A:bhv4 " "Elaborating entity \"EX2MAreg\" using architecture \"A:bhv4\" for hierarchy \"EX2MAreg:EX2MA\"" {  } { { "DataPath.vhd" "EX2MA" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 340 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MA2WBreg MA2WBreg:MA2WB A:bhv5 " "Elaborating entity \"MA2WBreg\" using architecture \"A:bhv5\" for hierarchy \"MA2WBreg:MA2WB\"" {  } { { "DataPath.vhd" "MA2WB" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 368 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683360416313 ""}
