INFO: [VRFC 10-2263] Analyzing Verilog file "D:/develop/code/course_design/verilog/verilog_experiment/LAB1_basic_gates/LAB1_basic_gates.srcs/sources_1/new/basic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/develop/code/course_design/verilog/verilog_experiment/LAB1_basic_gates/LAB1_basic_gates.srcs/sim_1/new/basic_gates_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basic_gates_simulation
