{
  "meta": {
    "version": 2,
    "flow": [
      "Yosys.Synthesis",
      "OpenROAD.STAPrePNR",
      "OpenROAD.Floorplan",
      "OpenROAD.GlobalPlacementSkipIO",
      "OpenROAD.IOPlacement",
      "OpenROAD.GlobalPlacement",
      "OpenROAD.RepairDesignPostGPL",
      "OpenROAD.DetailedPlacement",
      "OpenROAD.CTS",
      "OpenROAD.GlobalRouting",
      "OpenROAD.STAMidPNR",
      "OpenROAD.DetailedRouting",
      "OpenROAD.RCX",
      "Checker.NetlistAssignStatements",
      "OpenROAD.STAPostPNR",
      "Magic.StreamOut"
    ]
  },
  "DESIGN_NAME": "verilog_multiplier",
  "VERILOG_FILES": "dir::src/verilog_multiplier.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 20.0,
  "SYNTH_STRATEGY": "AREA 0",
  "FP_IO_MIN_DISTANCE": 2.3,
  "FP_CORE_UTIL": 60,
  "SYNTH_MAX_FANOUT": 10,
  "BASE_SDC_FILE": "/home/fatma/openlane2/openlane/ALU/ripple/constriants.sdc",
  "PDK": "sky130A",
  "STD_CELL_LIBRARY": "sky130_fd_sc_hd"
}
