脚本启动于 2017年06月04日 星期日 08时57分13秒
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;32m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=mmake  build[1m [0m[0m .kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new, /home/yhs/clickp4_fpga/l2_switch/kc705/Makefile)
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 08:57:26 2017...
make -C kc705 --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: 没有那个文件或目录
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pipe.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Adapter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalMemory.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/BscanE2.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SyncBits.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/BramMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHR.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkEHR2BSV.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkEHR2BSV.v
BSV_BO [ /home/yhs/connectal/lib/bsv/ConfigCounter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBram.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPcieTracer.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPcieTracer.v
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPcieControlAndStatusRegs.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPcieControlAndStatusRegs.v
BSV_BO [ /home/yhs/connectal/generated/xilinx/PCIEWRAPPER.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/Bufgctrl.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieGearbox.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPcieGearbox.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPcieGearbox.v
BSV_BO [ /home/yhs/connectal/bsv/PcieStateChanges.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pcie1EndpointX7.bsv]
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9: (G0043)
  Multiple reset signals influence rule `bufcrule'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      bbufc.s0 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 49, column 12,
      bbufc.s1 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 50, column 12,
    Reset 2 (rsto.gen_rst):
      pclk_sel.read
  During elaboration of rule `bufcrule' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9: (G0043)
  Multiple reset signals influence rule `every3'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      pcie_ep.pipe_pclk_sel_out at "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 66, column 29,
    Reset 2 (rsto.gen_rst):
      pclk_sel_reg1.write
  During elaboration of rule `every3' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPcieEndpointX7.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPcieEndpointX7.v
BSV_BO [ /home/yhs/connectal/bsv/HostInterface.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Portal.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Arith.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 91, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 139, column 93: (T0054)
  Field not defined: `clear'
BSV_BO [ /home/yhs/connectal/lib/bsv/BRAMFIFOFLevel.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemUtils.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemReadEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemReadEngine.bsv", line 78, column 5: (T0054)
  Field not defined: `readData'
BSV_BO [ /home/yhs/connectal/bsv/MemWriteEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeDone'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeGnt'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/connectal/bsv/ConnectalCompletionBuffer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SimDma.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MMU.bsv]
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_sglist" was treated as more urgent than "stage4". Conflicts:
    "request_sglist" cannot fire before "stage4":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
    "stage4" cannot fire before "request_sglist":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_region" was treated as more urgent than "stage1_1". Conflicts:
    "request_region" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "stage1_1" cannot fire before "request_region":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage2" was treated as more urgent than "stage2_1". Conflicts:
    "stage2" cannot fire before "stage2_1":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
    "stage2_1" cannot fire before "stage2":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage4" was treated as more urgent than "stage4_1". Conflicts:
    "stage4" cannot fire before "stage4_1":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
    "stage4_1" cannot fire before "stage4":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage1_1" was treated as more urgent than "idReturnRule". Conflicts:
    "stage1_1" cannot fire before "idReturnRule":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "idReturnRule" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkMMUSynth.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkMMUSynth.v
BSV_BO [ /home/yhs/connectal/bsv/MemServerInternal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemServer.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Leds.bsv]
BSV_BO [ /home/yhs/connectal/bsv/LinkerLib.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Stream.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Stream.bsv", line 26, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
BSV_BO [ /home/yhs/p4fpga/bsv/library/Ethernet.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Utils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/StructDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Channel.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgDefs.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/AsymmetricBRAM.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mem_create.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mem_clean.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mem_read.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mem_write.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_mem_create.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_mem_clean.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_mem_read.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_mem_write.{c,h}
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/BcamTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Ram9b.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PriorityEncoder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv", line 494, column 23: (T0054)
  Field not defined: `printServer'
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkBinaryCamBSV.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkBinaryCamBSV.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/HashUnit.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv", line 80, column 15: (T0054)
  Field not defined: `flush'
BSV_BO [ /home/yhs/p4fpga/bsv/library/PrintTrace.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/StringUtils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SynthBuilder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MatchTable.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 42, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `lookupPort'
Compilation message: Built SynthModule for type DMHC::DMHCIfc#(1024, 4, 2, 64, 64)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "lookup_mtable". Conflicts:
    "lookup_gtables" cannot fire before "lookup_mtable":
      calls to rec_value.wset vs. rec_value.wset
    "lookup_mtable" cannot fire before "lookup_gtables":
      calls to rec_value.wset vs. rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_key" was treated as more urgent than
  "ldvn_action_l30c9". Conflicts:
    "lookup_key" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "ldvn_action_l30c9" cannot fire before "lookup_key":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l128c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l128c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l128c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l164c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l164c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l164c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l172c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l172c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l172c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l243c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l243c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l243c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	new_mslot.write vs. new_mslot.read
    "mslot_replacement_action_l251c9" cannot fire before "new_key_value":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l251c9" cannot fire before "init_tables":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "lookup_gtables" cannot fire before "mslot_replacement_action_l258c9":
      calls to m_table.a_put vs. m_table.a_put
    "mslot_replacement_action_l258c9" cannot fire before "lookup_gtables":
      calls to
	m_table.a_put vs. m_table.a_put
	inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l258c9":
      calls to mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l258c9" cannot fire before "init_tables":
      calls to inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_fsm_start" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "ldvn_fsm_start" cannot fire before "mslot_replacement_action_l258c9":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
    "mslot_replacement_action_l258c9" cannot fire before "ldvn_fsm_start":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_fsm_start". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_fsm_start":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
    "mslot_replacement_fsm_start" cannot fire before "new_key_value":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkDMHC_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkDMHC_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketBuffer.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PacketBuffer.bsv", line 52, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(8, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPacketBuffer_8.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPacketBuffer_8.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(16, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPacketBuffer_16.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPacketBuffer_16.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(64, 4)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPacketBuffer_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPacketBuffer_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/Register.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxRx.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/UnionDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Library.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/SharedBuffMMU.bsv", line 272, column 21: (T0054)
  Field not defined: `error'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServerInternal.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuffMemServer.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MemMgmt.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `error'
Warning: "/home/yhs/p4fpga/bsv/library/MemMgmt.bsv", line 97, column 14: (T0054)
  Field not defined: `configResp'
BSV_BO [ /home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv]
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 251, column 43: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/PhysMemSlaveFromBram.bsv", line 267, column 44: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/library/SharedBuff.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Table.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 61, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Engine.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Lists.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Control.bsv]
Warning: "/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ControlGenerated.bsv", line 9, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ControlGenerated.bsv", line 11, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ControlGenerated.bsv", line 12, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/MatchTable.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/MatchTable.defines
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/matchtable_read_module_l2_switch_dmac.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/matchtable_write_module_l2_switch_dmac.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/matchtable_read_module_l2_switch_smac.ba
Foreign import file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/matchtable_write_module_l2_switch_smac.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_matchtable_read_module_l2_switch_dmac.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_matchtable_write_module_l2_switch_dmac.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_matchtable_read_module_l2_switch_smac.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/vpi_wrapper_matchtable_write_module_l2_switch_smac.{c,h}
Compilation message: Generate hash-based match table: MatchTable::MatchTable#(1, 10, 256, 54, 10)
Compilation message: Built SynthModule1 for type MatchTable::MatchTable#(1, 10, 256, 54, 10)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_lookup_mtable". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_lookup_mtable":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
    "ret_ifc_dmhc_lookup_mtable" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_do_read" was treated as more urgent than
  "ret_ifc_dmhc_ldvn_action_l30c9". Conflicts:
    "ret_ifc_do_read" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_do_read":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l128c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l128c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l128c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l164c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l164c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l164c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l172c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l172c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l172c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l243c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l243c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l243c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_new_mslot.write vs. ret_ifc_dmhc_new_mslot.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to
	ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
	ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_fsm_start" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_ldvn_fsm_start" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_ldvn_fsm_start":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_fsm_start". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_fsm_start":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_fsm_start" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkMatchTable_ModuleL2SwitchDmac.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkMatchTable_ModuleL2SwitchDmac.v
Compilation message: Generate hash-based match table: MatchTable::MatchTable#(1, 11, 256, 54, 33)
Compilation message: Built SynthModule1 for type MatchTable::MatchTable#(1, 11, 256, 54, 33)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_lookup_mtable". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_lookup_mtable":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
    "ret_ifc_dmhc_lookup_mtable" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to ret_ifc_dmhc_rec_value.wset vs. ret_ifc_dmhc_rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_do_read" was treated as more urgent than
  "ret_ifc_dmhc_ldvn_action_l30c9". Conflicts:
    "ret_ifc_do_read" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_do_read":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l128c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l128c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l128c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l164c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l164c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l164c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l30c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l172c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l30c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l172c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l172c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l30c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.a_put vs. ret_ifc_dmhc_hash_units_0_g_table.a_put
	ret_ifc_dmhc_hash_units_1_g_table.a_put vs. ret_ifc_dmhc_hash_units_1_g_table.a_put
	ret_ifc_dmhc_hash_units_2_g_table.a_put vs. ret_ifc_dmhc_hash_units_2_g_table.a_put
	ret_ifc_dmhc_hash_units_3_g_table.a_put vs. ret_ifc_dmhc_hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_action_l99c9" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l243c9". Conflicts:
    "ret_ifc_dmhc_ldvn_action_l99c9" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l243c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
    "ret_ifc_dmhc_mslot_replacement_action_l243c9" cannot fire before "ret_ifc_dmhc_ldvn_action_l99c9":
      calls to
	ret_ifc_dmhc_hash_units_0_g_table.b_put vs. ret_ifc_dmhc_hash_units_0_g_table.b_put
	ret_ifc_dmhc_hash_units_1_g_table.b_put vs. ret_ifc_dmhc_hash_units_1_g_table.b_put
	ret_ifc_dmhc_hash_units_2_g_table.b_put vs. ret_ifc_dmhc_hash_units_2_g_table.b_put
	ret_ifc_dmhc_hash_units_3_g_table.b_put vs. ret_ifc_dmhc_hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_new_mslot.write vs. ret_ifc_dmhc_new_mslot.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l251c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l251c9":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l251c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to
	ret_ifc_dmhc_m_table.b_put vs. ret_ifc_dmhc_m_table.b_put
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_init_tables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_init_tables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_mslot_counter.write vs. ret_ifc_dmhc_mslot_counter.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_init_tables":
      calls to ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_lookup_gtables" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_lookup_gtables" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_lookup_gtables":
      calls to
	ret_ifc_dmhc_m_table.a_put vs. ret_ifc_dmhc_m_table.a_put
	ret_ifc_dmhc_inited.write vs. ret_ifc_dmhc_inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "ret_ifc_dmhc_ldvn_fsm_start" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_action_l258c9". Conflicts:
    "ret_ifc_dmhc_ldvn_fsm_start" cannot fire before "ret_ifc_dmhc_mslot_replacement_action_l258c9":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_action_l258c9" cannot fire before "ret_ifc_dmhc_ldvn_fsm_start":
      calls to
	ret_ifc_dmhc_ldvn_start_reg.write vs. ret_ifc_dmhc_ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 24, column 9: (G0010)
  Rule "add_entry_put" was treated as more urgent than
  "ret_ifc_dmhc_mslot_replacement_fsm_start". Conflicts:
    "add_entry_put" cannot fire before "ret_ifc_dmhc_mslot_replacement_fsm_start":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
    "ret_ifc_dmhc_mslot_replacement_fsm_start" cannot fire before "add_entry_put":
      calls to
	ret_ifc_dmhc_mslot_replacement_start_reg.write vs. ret_ifc_dmhc_mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkMatchTable_ModuleL2SwitchSmac.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkMatchTable_ModuleL2SwitchSmac.v
BSV_BO [ /home/yhs/connectal/bsv/EHRM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CFFIFO.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Axi4MasterSlave.bsv]
Warning: "/home/yhs/connectal/bsv/Axi4MasterSlave.bsv", line 187, column 20: (T0054)
  Field not defined: `last'
BSV_BO [ /home/yhs/connectal/bsv/AxiBits.bsv]
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `aresetn'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 393, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 523, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxMacWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/EthMac.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkEthMac.sched
Warning: "/home/yhs/p4fpga/bsv/library/EthMac.bsv", line 183, column 12: (G0066)
  Instance `mac' requires the following methods to be always enabled, but the
  conditions for executing the methods are always False:
    mdio_mdioin,
    pause_req,
    pause_val,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_rready,
    s_axi_wdata,
    s_axi_wvalid,
    tx_ifg_delay
  This can be because the methods are not used in any rules or because the
  condition of those uses can be shown to be False.
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkEthMac.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamGearbox.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 34, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getDataCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getIdleCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getSopCount'
Warning: "/home/yhs/p4fpga/bsv/library/StreamGearbox.bsv", line 158, column 29: (T0054)
  Field not defined: `getEopCount'
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(16, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkStreamGearboxUp_16_32.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkStreamGearboxUp_16_32.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkStreamGearboxUp_32_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkStreamGearboxUp_32_64.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(32, 16)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkStreamGearboxDn_32_16.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkStreamGearboxDn_32_16.v
Compilation message: Built SynthModule for type StreamGearbox::StreamGearbox#(64, 32)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkStreamGearboxDn_64_32.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkStreamGearboxDn_64_32.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StoreAndForward.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/StoreAndForward.bsv", line 267, column 32: (T0054)
  Field not defined: `freeDone'
BSV_BO [ /home/yhs/p4fpga/bsv/library/Tap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Parser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 17: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_1". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_1":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_1" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_2". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_2":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_2" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_3". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_3":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_3" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept" was treated as more urgent than
  "fsmrl_rl_accept_1". Conflicts:
    "fsmrl_rl_accept" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "rl_accept" was treated as more urgent than
  "fsmrl_rl_extract_4". Conflicts:
    "rl_accept" cannot fire before "fsmrl_rl_extract_4":
      calls to
	rg_tmp.write vs. rg_tmp.read
	rg_buffered.port0__write vs. rg_buffered.port0__read
    "fsmrl_rl_extract_4" cannot fire before "rl_accept":
      calls to rg_tmp.write vs. rg_tmp.read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont" was treated as more urgent than
  "fsmrl_rl_cont_1". Conflicts:
    "fsmrl_rl_cont" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_1" was treated as more urgent than
  "fsmrl_rl_cont_2". Conflicts:
    "fsmrl_rl_cont_1" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_1":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_accept_1" was treated as more urgent than
  "fsmrl_rl_accept_2". Conflicts:
    "fsmrl_rl_accept_1" cannot fire before "fsmrl_rl_accept_2":
      calls to w_parse_done.wset vs. w_parse_done.wset
    "fsmrl_rl_accept_2" cannot fire before "fsmrl_rl_accept_1":
      calls to w_parse_done.wset vs. w_parse_done.wset
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_2" was treated as more urgent than
  "fsmrl_rl_cont_3". Conflicts:
    "fsmrl_rl_cont_2" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_2":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Warning: "/home/yhs/p4fpga/bsv/datapath/Parser.bsv", line 45, column 8: (G0010)
  Rule "fsmrl_rl_cont_3" was treated as more urgent than
  "fsmrl_rl_cont_4". Conflicts:
    "fsmrl_rl_cont_3" cannot fire before "fsmrl_rl_cont_4":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
    "fsmrl_rl_cont_4" cannot fire before "fsmrl_rl_cont_3":
      calls to
	parse_state_ff_rv.port1__write vs. parse_state_ff_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkParser.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkParser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HostChannel.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkHostChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkHostChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/HeaderSerializer.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkHeaderSerializer.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkHeaderSerializer.v
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Deparser.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 20: (T0054)
  Field not defined: `read_perf_info'
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_cont". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_cont":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
	rg_shift_amt.write vs. rg_shift_amt.read
    "rl_stage3_cont" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_deparse_payload" was treated as more urgent than
  "rl_stage3_end". Conflicts:
    "rl_deparse_payload" cannot fire before "rl_stage3_end":
      calls to
	data_out_ff.enq vs. data_out_ff.enq
	rg_processed.write vs. rg_processed.read
    "rl_stage3_end" cannot fire before "rl_deparse_payload":
      calls to data_out_ff.enq vs. data_out_ff.enq
Warning: "/home/yhs/p4fpga/bsv/datapath/Deparser.bsv", line 100, column 8: (G0010)
  Rule "rl_stage3_begin" was treated as more urgent than
  "rl_header_completion". Conflicts:
    "rl_stage3_begin" cannot fire before "rl_header_completion":
      calls to deparsing.write vs. deparsing.read
    "rl_header_completion" cannot fire before "rl_stage3_begin":
      calls to rg_shift_amt.write vs. rg_shift_amt.read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkDeparser.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkDeparser.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketModifier.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkPacketModifier.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkPacketModifier.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/StreamChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MetaGenChannel.bsv", line 35, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkMetaGenChannel.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkMetaGenChannel.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGen.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktCapChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PktGenChannel.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PktGenChannel.bsv", line 46, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/Program.bsv]
Warning: "/home/yhs/p4fpga/bsv/datapath/Program.bsv", line 27, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 10, 256, 54, 10)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchDmacParam, ConnectalTypes::ModuleL2SwitchDmacReqT, ConnectalTypes::ModuleL2SwitchDmacRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 11, 256, 54, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchSmacParam, ConnectalTypes::ModuleL2SwitchSmacReqT, ConnectalTypes::ModuleL2SwitchSmacRspT)
Compilation message: unFunnel Vector::Vector#(4, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(1, 1, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkProgram_1_1_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkProgram_1_1_1_2.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 10, 256, 54, 10)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchDmacParam, ConnectalTypes::ModuleL2SwitchDmacReqT, ConnectalTypes::ModuleL2SwitchDmacRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 11, 256, 54, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchSmacParam, ConnectalTypes::ModuleL2SwitchSmacReqT, ConnectalTypes::ModuleL2SwitchSmacRspT)
Compilation message: unFunnel Vector::Vector#(6, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(2, 2, 1, 3)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkProgram_2_2_1_3.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkProgram_2_2_1_3.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 10, 256, 54, 10)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchDmacParam, ConnectalTypes::ModuleL2SwitchDmacReqT, ConnectalTypes::ModuleL2SwitchDmacRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 11, 256, 54, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchSmacParam, ConnectalTypes::ModuleL2SwitchSmacReqT, ConnectalTypes::ModuleL2SwitchSmacRspT)
Compilation message: unFunnel Vector::Vector#(7, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 2)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkProgram_4_4_1_2.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkProgram_4_4_1_2.v
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Engine.bsv", line 88, column 32: exit 0
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 10, 256, 54, 10)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchDmacParam, ConnectalTypes::ModuleL2SwitchDmacReqT, ConnectalTypes::ModuleL2SwitchDmacRspT)
Compilation message: "/home/yhs/p4fpga/bsv/datapath/Table.bsv", line 171, column 16: instantiate polymorphic case
Compilation message: "Printf.bsv", line 105, column 18: readyChannel 2 3
Compilation message: MatchTable::MatchTable#(1, 11, 256, 54, 33)
Compilation message: Table::Table#(2, StructDefines::MetadataRequest, UnionDefines::ModuleL2SwitchSmacParam, ConnectalTypes::ModuleL2SwitchSmacReqT, ConnectalTypes::ModuleL2SwitchSmacRspT)
Compilation message: unFunnel Vector::Vector#(10, Pipe::PipeOut#(StructDefines::MetadataRequest))
Compilation message: Built SynthModule for type Program::Program#(4, 4, 1, 5)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkProgram_4_4_1_5.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkProgram_4_4_1_5.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/RxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxChannel.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XBar.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/XBar.bsv", line 16, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Runtime.bsv]
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 43, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
Warning: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 44, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=2
Compilation message: Built SynthModule4 for type Runtime::Runtime#(1, 1, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_6". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_6":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_6" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_7". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_7":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_7" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_24". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_24":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_24" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkRuntime_1_1_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkRuntime_1_1_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=4
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 3 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(2, 2, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_9". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_9":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_9" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_10". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_10":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_10" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_11". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_11":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_11" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_39". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_39":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_39" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_40". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_40":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_40" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkRuntime_2_2_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkRuntime_2_2_1.v
Compilation message: "Printf.bsv", line 105, column 18: Generate Crossbar with parameter: port=8
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 5 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 6 as drop
Compilation message: "/home/yhs/p4fpga/bsv/infra/RuntimeStream.bsv", line 150, column 61: TieOff crossbar port 7 as drop
Compilation message: Built SynthModule4 for type Runtime::Runtime#(4, 4, 1)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "hostchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_15". Conflicts:
    "hostchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_15":
      calls to
	writeDataFifo_0.deq vs. writeDataFifo_0.deq
	writeDataFifo_0.deq vs. writeDataFifo_0.first
    "mkConnectionGetPut_15" cannot fire before "hostchan_0_writeClient_deq":
      calls to writeDataFifo_0.deq vs. writeDataFifo_0.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_0_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_16". Conflicts:
    "rxchan_0_writeClient_deq" cannot fire before "mkConnectionGetPut_16":
      calls to
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
	hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.first
    "mkConnectionGetPut_16" cannot fire before "rxchan_0_writeClient_deq":
      calls to hostchan_0_writeDataFifo.deq vs. hostchan_0_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_1_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_17". Conflicts:
    "rxchan_1_writeClient_deq" cannot fire before "mkConnectionGetPut_17":
      calls to
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
	hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.first
    "mkConnectionGetPut_17" cannot fire before "rxchan_1_writeClient_deq":
      calls to hostchan_1_writeDataFifo.deq vs. hostchan_1_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_2_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_18". Conflicts:
    "rxchan_2_writeClient_deq" cannot fire before "mkConnectionGetPut_18":
      calls to
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
	hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.first
    "mkConnectionGetPut_18" cannot fire before "rxchan_2_writeClient_deq":
      calls to hostchan_2_writeDataFifo.deq vs. hostchan_2_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "rxchan_3_writeClient_deq" was treated as more urgent than
  "mkConnectionGetPut_19". Conflicts:
    "rxchan_3_writeClient_deq" cannot fire before "mkConnectionGetPut_19":
      calls to
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
	hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.first
    "mkConnectionGetPut_19" cannot fire before "rxchan_3_writeClient_deq":
      calls to hostchan_3_writeDataFifo.deq vs. hostchan_3_writeDataFifo.deq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_0_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_69". Conflicts:
    "txchan_0_writeServer_enq" cannot fire before "mkConnectionGetPut_69":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
    "mkConnectionGetPut_69" cannot fire before "txchan_0_writeServer_enq":
      calls to pktBuff_0_fifoWriteData.enq vs. pktBuff_0_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_1_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_70". Conflicts:
    "txchan_1_writeServer_enq" cannot fire before "mkConnectionGetPut_70":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
    "mkConnectionGetPut_70" cannot fire before "txchan_1_writeServer_enq":
      calls to pktBuff_1_fifoWriteData.enq vs. pktBuff_1_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_2_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_71". Conflicts:
    "txchan_2_writeServer_enq" cannot fire before "mkConnectionGetPut_71":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
    "mkConnectionGetPut_71" cannot fire before "txchan_2_writeServer_enq":
      calls to pktBuff_2_fifoWriteData.enq vs. pktBuff_2_fifoWriteData.enq
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 72, column 9: (G0010)
  Rule "txchan_3_writeServer_enq" was treated as more urgent than
  "mkConnectionGetPut_72". Conflicts:
    "txchan_3_writeServer_enq" cannot fire before "mkConnectionGetPut_72":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
    "mkConnectionGetPut_72" cannot fire before "txchan_3_writeServer_enq":
      calls to pktBuff_3_fifoWriteData.enq vs. pktBuff_3_fifoWriteData.enq
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkRuntime_4_4_1.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkRuntime_4_4_1.v
Compilation message: Built SynthModule for type Runtime::XBar_synth#(4, 4, 1, 64)
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkXBar_synth_64.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkXBar_synth_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/infra/MainAPI.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Sims.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/LedController.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/kc705/obj/mkLedController.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/kc705/verilog/mkLedController.v
BSV_BO [ /home/yhs/p4fpga/bsv/generated/XilinxPhyWrap.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/XilinxEthPhy.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/NfsumePins.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 70, column 23: (T0004)
  Unbound variable `_txClock'
make[1]: *** [obj/Board.bo] 错误 1
make: *** [build.kc705] 错误 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=make build.kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:12:18 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 37, column 3: (T0007)
  Unbound type constructor `EthPhyIfc'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 43, column 17: (T0007)
  Unbound type constructor `XGMIIData'
make[1]: *** [obj/Board.bo] 错误 1
make: *** [build.kc705] 错误 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=make build.kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:14:45 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 70, column 20: (T0004)
  Unbound variable `phys'
make[1]: *** [obj/Board.bo] 错误 1
make: *** [build.kc705] 错误 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=make build.kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/Makefile.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/l2_switch/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:17:16 2017...
make -C kc705 --no-print-directory all
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:716: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:797: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1214: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:797: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2033: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:943: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2040: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:950: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2047: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:957: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2054: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:964: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2084: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:971: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2098: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1008: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1017: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2114: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1024: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2121: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1031: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2128: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1038: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2135: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1045: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2142: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1052: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2158: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1073: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2165: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1096: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2172: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1103: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2179: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1110: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2186: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1133: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2193: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1170: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2200: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1177: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2207: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1184: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2214: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1191: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2221: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1198: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2235: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1205: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1214: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2251: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1228: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2258: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1235: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2265: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1242: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2272: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1249: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2286: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1286: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2293: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1300: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2300: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1328: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1337: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2316: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1351: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2330: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1381: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2344: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1402: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1411: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2360: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1418: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2367: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1425: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2374: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1432: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2381: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1439: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2388: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1446: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2402: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1453: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2409: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1460: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2425: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1474: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/clickp4_fpga/l2_switch/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/infra/Board.bsv]
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 70, column 20: (T0004)
  Unbound variable `clocks'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 71, column 20: (T0004)
  Unbound variable `clocks'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 72, column 21: (T0004)
  Unbound variable `clocks'
Error: "/home/yhs/p4fpga/bsv/infra/Board.bsv", line 76, column 23: (T0004)
  Unbound variable `_txReset'
make[1]: *** [obj/Board.bo] 错误 1
make: *** [build.kc705] 错误 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=mmake build[1m [0m[0m .bfsume      nfsume[?1l>
]2;make build.nfsume]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=nfsume PROJECTDIR=nfsume make --no-print-directory gentarget prebuild 
touch nfsume/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'nfsume/generatedbsv', '--interface', 'pins:Main.pins', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'XILINX_SYS_CLK', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=NfsumePins', 'PinTypeInclude=NfsumePins', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=1579743661', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'XILINX_SYS_CLK', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=NfsumePins', 'PinTypeInclude=NfsumePins', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=4', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=4']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/Makefile.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/Makefile)
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/jni/ConnectalProjectConfig.h)
(cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/p4fpga/bsv/scripts/generate-mac.tcl)

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/p4fpga/bsv/scripts/generate-mac.tcl -notrace
Generate synthesis model..
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_mac 15.0 CONFIG.Management_Interface true CONFIG.Statistics_Gathering true CONFIG.Physical_Interface Internal CONFIG.Low_Latency_32_bit_MAC 64bit CONFIG.SupportLevel 0
Core requested: ten_gig_eth_mac 15.0 CONFIG.Management_Interface true CONFIG.Statistics_Gathering true CONFIG.Physical_Interface Internal CONFIG.Low_Latency_32_bit_MAC 64bit CONFIG.SupportLevel 0
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:19:40 2017...
(cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/p4fpga/bsv/scripts/connectal-synth-phy.tcl)

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/p4fpga/bsv/scripts/connectal-synth-phy.tcl -notrace
Generate synthesis model...
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 1
Core requested: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 1
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 0
Core requested: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 0
generate_ip 0
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:19:46 2017...
building ... nfsume PCIe gen3     PCIE: {         PCIE_SYS_RESETN: {         PCIE_PRSNT_B_LS: {         PCIE_WAKE: {         PCIE_SYSCLK_N: {         PCIE_SYSCLK_P: {
cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie3_7x 4.1 CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH X8 CONFIG.PL_LINK_CAP_MAX_LINK_SPEED 8.0_GT/s CONFIG.TL_PF_ENABLE_REG false CONFIG.vendor_id 1be7 CONFIG.PF0_DEVICE_ID c100 CONFIG.PF0_SUBSYSTEM_VENDOR_ID 1be7 CONFIG.PF0_SUBSYSTEM_ID a705 CONFIG.PF0_Use_Class_Code_Lookup_Assistant false CONFIG.pf0_base_class_menu Memory_controller CONFIG.pf0_bar0_64bit true CONFIG.pf0_bar0_size 16 CONFIG.pf0_bar2_enabled true CONFIG.pf0_bar2_64bit true CONFIG.pf0_bar2_scale Megabytes CONFIG.pf0_bar2_size 1 CONFIG.PF0_INTERRUPT_PIN NONE CONFIG.pf0_msi_enabled false CONFIG.pf0_msix_enabled true CONFIG.PF0_MSIX_CAP_TABLE_SIZE 010 CONFIG.PF0_MSIX_CAP_TABLE_OFFSET 00000200 CONFIG.PF0_MSIX_CAP_PBA_OFFSET 000001f0 CONFIG.axisten_if_width 256_bit CONFIG.AXISTEN_IF_RC_STRADDLE false CONFIG.AXISTEN_IF_ENABLE_CLIENT_TAG false CONFIG.cfg_ctl_if true CONFIG.cfg_ext_if false CONFIG.cfg_fc_if false CONFIG.cfg_mgmt_if false CONFIG.cfg_status_if true CONFIG.cfg_tx_msg_if false CONFIG.en_ext_clk false CONFIG.axisten_freq 250 CONFIG.PF0_PM_CAP_SUPP_D1_STATE false CONFIG.pf0_dsn_enabled true CONFIG.mode_selection Advanced CONFIG.pcie_blk_locn X0Y1 CONFIG.per_func_status_if false CONFIG.en_ext_clk false CONFIG.rcv_msg_if false CONFIG.tx_fc_if false CONFIG.shared_logic_in_core true CONFIG.en_msi_per_vec_masking false CONFIG.pf0_vc_cap_enabled true
Core requested: pcie3_7x 4.1 CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH X8 CONFIG.PL_LINK_CAP_MAX_LINK_SPEED 8.0_GT/s CONFIG.TL_PF_ENABLE_REG false CONFIG.vendor_id 1be7 CONFIG.PF0_DEVICE_ID c100 CONFIG.PF0_SUBSYSTEM_VENDOR_ID 1be7 CONFIG.PF0_SUBSYSTEM_ID a705 CONFIG.PF0_Use_Class_Code_Lookup_Assistant false CONFIG.pf0_base_class_menu Memory_controller CONFIG.pf0_bar0_64bit true CONFIG.pf0_bar0_size 16 CONFIG.pf0_bar2_enabled true CONFIG.pf0_bar2_64bit true CONFIG.pf0_bar2_scale Megabytes CONFIG.pf0_bar2_size 1 CONFIG.PF0_INTERRUPT_PIN NONE CONFIG.pf0_msi_enabled false CONFIG.pf0_msix_enabled true CONFIG.PF0_MSIX_CAP_TABLE_SIZE 010 CONFIG.PF0_MSIX_CAP_TABLE_OFFSET 00000200 CONFIG.PF0_MSIX_CAP_PBA_OFFSET 000001f0 CONFIG.axisten_if_width 256_bit CONFIG.AXISTEN_IF_RC_STRADDLE false CONFIG.AXISTEN_IF_ENABLE_CLIENT_TAG false CONFIG.cfg_ctl_if true CONFIG.cfg_ext_if false CONFIG.cfg_fc_if false CONFIG.cfg_mgmt_if false CONFIG.cfg_status_if true CONFIG.cfg_tx_msg_if false CONFIG.en_ext_clk false CONFIG.axisten_freq 250 CONFIG.PF0_PM_CAP_SUPP_D1_STATE false CONFIG.pf0_dsn_enabled true CONFIG.mode_selection Advanced CONFIG.pcie_blk_locn X0Y1 CONFIG.per_func_status_if false CONFIG.en_ext_clk false CONFIG.rcv_msg_if false CONFIG.tx_fc_if false CONFIG.shared_logic_in_core true CONFIG.en_msi_per_vec_masking false CONFIG.pf0_vc_cap_enabled true
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:19:52 2017...
make -C nfsume --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: 没有那个文件或目录
/home/yhs/p4fpga/bsv/infra/Main.bsv:118: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '1579743661']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'NfsumePins']
split ['PinTypeInclude', 'NfsumePins']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/nfsume']
split ['MainClockPeriod', '4']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '4']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['NUMBER_OF_LEDS', '2']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=1579743661 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D XILINX_SYS_CLK -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=NfsumePins -D PinTypeInclude=NfsumePins -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/nfsume -D MainClockPeriod=4 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=4 -D XILINX=1 -D Virtex7 -D PCIE -D PCIE3 -D PcieHostInterface -D PhysAddrWidth=40 -D NUMBER_OF_LEDS=2 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_nfsume --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:725: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:806: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1223: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:806: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2042: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:952: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2049: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:959: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2056: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:966: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2063: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:973: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2093: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:980: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1017: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2116: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1026: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2123: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1033: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2130: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1040: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2137: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1047: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2144: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1054: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2151: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1061: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2167: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1082: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2174: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1105: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2181: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1112: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2188: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1119: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2195: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1142: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2202: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1179: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2209: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1186: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2216: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1193: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2223: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1200: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2230: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1207: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1214: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2253: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1223: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2260: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1237: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2267: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1244: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2274: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1251: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2281: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1258: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2295: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1295: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2302: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1309: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1337: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2318: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1346: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2325: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1360: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2339: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1390: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1411: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2362: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1420: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2369: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1427: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2376: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1434: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2383: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1441: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2390: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1448: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2397: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1455: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2411: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1462: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2418: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1469: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2434: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1483: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
mkdir -p /home/yhs/clickp4_fpga/l2_switch/nfsume/sources
/home/yhs/connectal/scripts/generate-constraints.py -f xilinx -b LED:LED -b SFP:SFP -b SFPA:SFPA -b SFPB:SFPB -b SFPC:SFPC -b SFPD:SFPD -o /home/yhs/clickp4_fpga/l2_switch/nfsume/sources/pinout-nfsume.xdc --boardfile /home/yhs/connectal/boardinfo/nfsume.json --pinoutfile /home/yhs/p4fpga/boards/nfsume.json
xilinx
generate-constraints: processing file "/home/yhs/p4fpga/boards/nfsume.json"
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
^Cmake[1]: *** [obj/AxiStream.bo] 中断
make: *** [build.nfsume] 中断

[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=mmake bui ild[1m [0m[0m [?1l>
]2;make build]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
p4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser:1,table:1 /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4_14include /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4include /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-16 program /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-14 program /home/yhs/clickp4/src/clickp4.p4
Converting to P4-16
Converter_0_DoConstantFolding
Converter_1_CheckHeaderTypes
Converter_2_TypeCheck
Converter_3_DiscoverStructure
Converter_4_ComputeCallGraph
Converter_5_Rewriter
Converter_6_FixExtracts
FrontEnd_0_PrettyPrint
FrontEnd_1_ValidateParsedProgram
FrontEnd_2_CreateBuiltins
FrontEnd_3_ResolveReferences
FrontEnd_4_ConstantFolding
FrontEnd_5_InstantiateDirectCalls
FrontEnd_6_ResolveReferences
FrontEnd_7_TypeInference
FrontEnd_8_BindTypeVariables
FrontEnd_9_ClearTypeMap
FrontEnd_10_TableKeyNames
FrontEnd_11_ConstantFolding
FrontEnd_12_StrengthReduction
FrontEnd_13_UselessCasts
FrontEnd_14_SimplifyControlFlow
FrontEnd_15_FrontEndDump
FrontEnd_16_RemoveAllUnusedDeclarations
FrontEnd_17_SimplifyParsers
FrontEnd_18_ResetHeaders
FrontEnd_19_UniqueNames
FrontEnd_20_MoveDeclarations
FrontEnd_21_MoveInitializers
FrontEnd_22_SideEffectOrdering
FrontEnd_23_SetHeaders
FrontEnd_24_SimplifyControlFlow
FrontEnd_25_MoveDeclarations
FrontEnd_26_SimplifyDefUse
FrontEnd_27_UniqueParameters
FrontEnd_28_SimplifyControlFlow
FrontEnd_29_SpecializeAll
FrontEnd_30_RemoveParserControlFlow
FrontEnd_31_FrontEndLast
MidEnd_0_RemoveReturns
MidEnd_1_MoveConstructors
MidEnd_2_RemoveAllUnusedDeclarations
MidEnd_3_ClearTypeMap
MidEnd_4_Evaluator
Writing program to ./clickp4-MidEnd_4_Evaluator.p4
MidEnd_5_Inline
MidEnd_6_InlineActions
MidEnd_7_LocalizeAllActions
MidEnd_8_UniqueNames
MidEnd_9_UniqueParameters
MidEnd_10_SimplifyControlFlow
MidEnd_11_RemoveActionParameters
MidEnd_12_SimplifyKey
MidEnd_13_ConstantFolding
MidEnd_14_StrengthReduction
MidEnd_15_SimplifySelectCases
MidEnd_16_ExpandLookahead
MidEnd_17_SimplifyParsers
MidEnd_18_StrengthReduction
MidEnd_19_EliminateTuples
MidEnd_20_CopyStructures
MidEnd_21_NestedStructs
MidEnd_22_SimplifySelectList
MidEnd_23_Predication
MidEnd_24_ConstantFolding
MidEnd_25_LocalCopyPropagation
MidEnd_26_ConstantFolding
MidEnd_27_MoveDeclarations
MidEnd_28_SimplifyControlFlow
MidEnd_29_CompileTimeOperations
MidEnd_30_TableHit
MidEnd_31_MoveActionsToTables
MidEnd_32_TypeChecking
MidEnd_33_SimplifyControlFlow
MidEnd_34_RemoveLeftSlices
MidEnd_35_TypeChecking
MidEnd_36_ConstantFolding
MidEnd_37_TypeChecking
MidEnd_38_SimplifyControlFlow
MidEnd_39_RemoveAllUnusedDeclarations
MidEnd_40_Evaluator
Writing program to ./clickp4-MidEnd_40_Evaluator.p4
MidEnd_41_VisitFunctor
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;32m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=mmake build[1m [0m[0m .nfsume[?1l>
]2;make build.nfsume]1;makegrep: /home/yhs/connectal/boardinfo/.json: 没有那个文件或目录
BOARD=nfsume PROJECTDIR=nfsume make --no-print-directory gentarget prebuild 
touch nfsume/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'nfsume/generatedbsv', '--interface', 'pins:Main.pins', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/../jni/topEnum.h
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2597774736', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'XILINX_SYS_CLK', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=NfsumePins', 'PinTypeInclude=NfsumePins', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=2597774736', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'XILINX_SYS_CLK', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=NfsumePins', 'PinTypeInclude=NfsumePins', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=4', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=4']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/Makefile.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/Makefile)
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/l2_switch/nfsume/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/l2_switch/nfsume/jni/ConnectalProjectConfig.h)
(cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/p4fpga/bsv/scripts/generate-mac.tcl)

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/p4fpga/bsv/scripts/generate-mac.tcl -notrace
Generate synthesis model..
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_mac 15.0 CONFIG.Management_Interface true CONFIG.Statistics_Gathering true CONFIG.Physical_Interface Internal CONFIG.Low_Latency_32_bit_MAC 64bit CONFIG.SupportLevel 0
Core requested: ten_gig_eth_mac 15.0 CONFIG.Management_Interface true CONFIG.Statistics_Gathering true CONFIG.Physical_Interface Internal CONFIG.Low_Latency_32_bit_MAC 64bit CONFIG.SupportLevel 0
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:28:14 2017...
(cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/p4fpga/bsv/scripts/connectal-synth-phy.tcl)

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/p4fpga/bsv/scripts/connectal-synth-phy.tcl -notrace
Generate synthesis model...
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 1
Core requested: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 1
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 0
Core requested: ten_gig_eth_pcs_pma 6.0 CONFIG.MDIO_Management true CONFIG.base_kr BASE-R CONFIG.TransceiverControl false CONFIG.SupportLevel 0
generate_ip 0
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:28:21 2017...
building ... nfsume PCIe gen3     PCIE: {         PCIE_SYS_RESETN: {         PCIE_PRSNT_B_LS: {         PCIE_WAKE: {         PCIE_SYSCLK_N: {         PCIE_SYSCLK_P: {
cd nfsume; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie3_7x 4.1 CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH X8 CONFIG.PL_LINK_CAP_MAX_LINK_SPEED 8.0_GT/s CONFIG.TL_PF_ENABLE_REG false CONFIG.vendor_id 1be7 CONFIG.PF0_DEVICE_ID c100 CONFIG.PF0_SUBSYSTEM_VENDOR_ID 1be7 CONFIG.PF0_SUBSYSTEM_ID a705 CONFIG.PF0_Use_Class_Code_Lookup_Assistant false CONFIG.pf0_base_class_menu Memory_controller CONFIG.pf0_bar0_64bit true CONFIG.pf0_bar0_size 16 CONFIG.pf0_bar2_enabled true CONFIG.pf0_bar2_64bit true CONFIG.pf0_bar2_scale Megabytes CONFIG.pf0_bar2_size 1 CONFIG.PF0_INTERRUPT_PIN NONE CONFIG.pf0_msi_enabled false CONFIG.pf0_msix_enabled true CONFIG.PF0_MSIX_CAP_TABLE_SIZE 010 CONFIG.PF0_MSIX_CAP_TABLE_OFFSET 00000200 CONFIG.PF0_MSIX_CAP_PBA_OFFSET 000001f0 CONFIG.axisten_if_width 256_bit CONFIG.AXISTEN_IF_RC_STRADDLE false CONFIG.AXISTEN_IF_ENABLE_CLIENT_TAG false CONFIG.cfg_ctl_if true CONFIG.cfg_ext_if false CONFIG.cfg_fc_if false CONFIG.cfg_mgmt_if false CONFIG.cfg_status_if true CONFIG.cfg_tx_msg_if false CONFIG.en_ext_clk false CONFIG.axisten_freq 250 CONFIG.PF0_PM_CAP_SUPP_D1_STATE false CONFIG.pf0_dsn_enabled true CONFIG.mode_selection Advanced CONFIG.pcie_blk_locn X0Y1 CONFIG.per_func_status_if false CONFIG.en_ext_clk false CONFIG.rcv_msg_if false CONFIG.tx_fc_if false CONFIG.shared_logic_in_core true CONFIG.en_msi_per_vec_masking false CONFIG.pf0_vc_cap_enabled true
Core requested: pcie3_7x 4.1 CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH X8 CONFIG.PL_LINK_CAP_MAX_LINK_SPEED 8.0_GT/s CONFIG.TL_PF_ENABLE_REG false CONFIG.vendor_id 1be7 CONFIG.PF0_DEVICE_ID c100 CONFIG.PF0_SUBSYSTEM_VENDOR_ID 1be7 CONFIG.PF0_SUBSYSTEM_ID a705 CONFIG.PF0_Use_Class_Code_Lookup_Assistant false CONFIG.pf0_base_class_menu Memory_controller CONFIG.pf0_bar0_64bit true CONFIG.pf0_bar0_size 16 CONFIG.pf0_bar2_enabled true CONFIG.pf0_bar2_64bit true CONFIG.pf0_bar2_scale Megabytes CONFIG.pf0_bar2_size 1 CONFIG.PF0_INTERRUPT_PIN NONE CONFIG.pf0_msi_enabled false CONFIG.pf0_msix_enabled true CONFIG.PF0_MSIX_CAP_TABLE_SIZE 010 CONFIG.PF0_MSIX_CAP_TABLE_OFFSET 00000200 CONFIG.PF0_MSIX_CAP_PBA_OFFSET 000001f0 CONFIG.axisten_if_width 256_bit CONFIG.AXISTEN_IF_RC_STRADDLE false CONFIG.AXISTEN_IF_ENABLE_CLIENT_TAG false CONFIG.cfg_ctl_if true CONFIG.cfg_ext_if false CONFIG.cfg_fc_if false CONFIG.cfg_mgmt_if false CONFIG.cfg_status_if true CONFIG.cfg_tx_msg_if false CONFIG.en_ext_clk false CONFIG.axisten_freq 250 CONFIG.PF0_PM_CAP_SUPP_D1_STATE false CONFIG.pf0_dsn_enabled true CONFIG.mode_selection Advanced CONFIG.pcie_blk_locn X0Y1 CONFIG.per_func_status_if false CONFIG.en_ext_clk false CONFIG.rcv_msg_if false CONFIG.tx_fc_if false CONFIG.shared_logic_in_core true CONFIG.en_msi_per_vec_masking false CONFIG.pf0_vc_cap_enabled true
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 10:28:28 2017...
make -C nfsume --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: 没有那个文件或目录
/home/yhs/p4fpga/bsv/infra/Main.bsv:118: Syntax error, token=TOKENDINSTANCE
/home/yhs/clickp4_fpga/l2_switch/generatedbsv/ConnectalTypes.bsv:13: Syntax error, token=VAR
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '2597774736']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'NfsumePins']
split ['PinTypeInclude', 'NfsumePins']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/l2_switch/nfsume']
split ['MainClockPeriod', '4']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '4']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['NUMBER_OF_LEDS', '2']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=2597774736 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D XILINX_SYS_CLK -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=NfsumePins -D PinTypeInclude=NfsumePins -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/l2_switch/nfsume -D MainClockPeriod=4 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=4 -D XILINX=1 -D Virtex7 -D PCIE -D PCIE3 -D PcieHostInterface -D PhysAddrWidth=40 -D NUMBER_OF_LEDS=2 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_nfsume --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/l2_switch/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/l2_switch/nfsume/generatedbsv:/home/yhs/clickp4_fpga/l2_switch:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:205: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:577: 警告：覆盖关于目标“verilog/mkPcieEndpointX7.v”的命令
obj/Makefile:487: 警告：忽略关于目标“verilog/mkPcieEndpointX7.v”的旧命令
obj/Makefile:725: 警告：覆盖关于目标“verilog/mkPcieRootPortX7.v”的命令
obj/Makefile:256: 警告：忽略关于目标“verilog/mkPcieRootPortX7.v”的旧命令
obj/Makefile:806: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:607: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:1223: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:806: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2042: 警告：覆盖关于目标“obj/StreamChannel.bo”的命令
obj/Makefile:952: 警告：忽略关于目标“obj/StreamChannel.bo”的旧命令
obj/Makefile:2049: 警告：覆盖关于目标“obj/PktGen.bo”的命令
obj/Makefile:959: 警告：忽略关于目标“obj/PktGen.bo”的旧命令
obj/Makefile:2056: 警告：覆盖关于目标“obj/Lists.bo”的命令
obj/Makefile:966: 警告：忽略关于目标“obj/Lists.bo”的旧命令
obj/Makefile:2063: 警告：覆盖关于目标“obj/Stream.bo”的命令
obj/Makefile:973: 警告：忽略关于目标“obj/Stream.bo”的旧命令
obj/Makefile:2093: 警告：覆盖关于目标“obj/DmaController.bo”的命令
obj/Makefile:980: 警告：忽略关于目标“obj/DmaController.bo”的旧命令
obj/Makefile:2107: 警告：覆盖关于目标“obj/LedController.bo”的命令
obj/Makefile:1017: 警告：忽略关于目标“obj/LedController.bo”的旧命令
obj/Makefile:2116: 警告：覆盖关于目标“verilog/mkLedController.v”的命令
obj/Makefile:1026: 警告：忽略关于目标“verilog/mkLedController.v”的旧命令
obj/Makefile:2123: 警告：覆盖关于目标“obj/Register.bo”的命令
obj/Makefile:1033: 警告：忽略关于目标“obj/Register.bo”的旧命令
obj/Makefile:2130: 警告：覆盖关于目标“obj/ISA_Defs.bo”的命令
obj/Makefile:1040: 警告：忽略关于目标“obj/ISA_Defs.bo”的旧命令
obj/Makefile:2137: 警告：覆盖关于目标“obj/SharedBuffMemServerInternal.bo”的命令
obj/Makefile:1047: 警告：忽略关于目标“obj/SharedBuffMemServerInternal.bo”的旧命令
obj/Makefile:2144: 警告：覆盖关于目标“obj/SharedBuffMMU.bo”的命令
obj/Makefile:1054: 警告：忽略关于目标“obj/SharedBuffMMU.bo”的旧命令
obj/Makefile:2151: 警告：覆盖关于目标“obj/HeaderSerializer.bo”的命令
obj/Makefile:1061: 警告：忽略关于目标“obj/HeaderSerializer.bo”的旧命令
obj/Makefile:2167: 警告：覆盖关于目标“obj/Sims.bo”的命令
obj/Makefile:1082: 警告：忽略关于目标“obj/Sims.bo”的旧命令
obj/Makefile:2174: 警告：覆盖关于目标“obj/PriorityEncoder.bo”的命令
obj/Makefile:1105: 警告：忽略关于目标“obj/PriorityEncoder.bo”的旧命令
obj/Makefile:2181: 警告：覆盖关于目标“obj/Tap.bo”的命令
obj/Makefile:1112: 警告：忽略关于目标“obj/Tap.bo”的旧命令
obj/Makefile:2188: 警告：覆盖关于目标“obj/SharedBuffMemServer.bo”的命令
obj/Makefile:1119: 警告：忽略关于目标“obj/SharedBuffMemServer.bo”的旧命令
obj/Makefile:2195: 警告：覆盖关于目标“obj/DbgTypes.bo”的命令
obj/Makefile:1142: 警告：忽略关于目标“obj/DbgTypes.bo”的旧命令
obj/Makefile:2202: 警告：覆盖关于目标“obj/CPU_Common.bo”的命令
obj/Makefile:1179: 警告：忽略关于目标“obj/CPU_Common.bo”的旧命令
obj/Makefile:2209: 警告：覆盖关于目标“obj/StringUtils.bo”的命令
obj/Makefile:1186: 警告：忽略关于目标“obj/StringUtils.bo”的旧命令
obj/Makefile:2216: 警告：覆盖关于目标“obj/MemMgmt.bo”的命令
obj/Makefile:1193: 警告：忽略关于目标“obj/MemMgmt.bo”的旧命令
obj/Makefile:2223: 警告：覆盖关于目标“obj/MatchTable.bo”的命令
obj/Makefile:1200: 警告：忽略关于目标“obj/MatchTable.bo”的旧命令
obj/Makefile:2230: 警告：覆盖关于目标“obj/DbgDefs.bo”的命令
obj/Makefile:1207: 警告：忽略关于目标“obj/DbgDefs.bo”的旧命令
obj/Makefile:2244: 警告：覆盖关于目标“obj/Ddr3Controller.bo”的命令
obj/Makefile:1214: 警告：忽略关于目标“obj/Ddr3Controller.bo”的旧命令
obj/Makefile:2253: 警告：覆盖关于目标“verilog/mkDdr3.v”的命令
obj/Makefile:1223: 警告：忽略关于目标“verilog/mkDdr3.v”的旧命令
obj/Makefile:2260: 警告：覆盖关于目标“obj/XilinxEthPhy.bo”的命令
obj/Makefile:1237: 警告：忽略关于目标“obj/XilinxEthPhy.bo”的旧命令
obj/Makefile:2267: 警告：覆盖关于目标“obj/Ethernet.bo”的命令
obj/Makefile:1244: 警告：忽略关于目标“obj/Ethernet.bo”的旧命令
obj/Makefile:2274: 警告：覆盖关于目标“obj/StreamGearbox.bo”的命令
obj/Makefile:1251: 警告：忽略关于目标“obj/StreamGearbox.bo”的旧命令
obj/Makefile:2281: 警告：覆盖关于目标“obj/IMem.bo”的命令
obj/Makefile:1258: 警告：忽略关于目标“obj/IMem.bo”的旧命令
obj/Makefile:2295: 警告：覆盖关于目标“obj/TxChannel.bo”的命令
obj/Makefile:1295: 警告：忽略关于目标“obj/TxChannel.bo”的旧命令
obj/Makefile:2302: 警告：覆盖关于目标“obj/StoreAndForward.bo”的命令
obj/Makefile:1309: 警告：忽略关于目标“obj/StoreAndForward.bo”的旧命令
obj/Makefile:2309: 警告：覆盖关于目标“obj/PushButtonController.bo”的命令
obj/Makefile:1337: 警告：忽略关于目标“obj/PushButtonController.bo”的旧命令
obj/Makefile:2318: 警告：覆盖关于目标“verilog/mkPushButtonController.v”的命令
obj/Makefile:1346: 警告：忽略关于目标“verilog/mkPushButtonController.v”的旧命令
obj/Makefile:2325: 警告：覆盖关于目标“obj/PacketBuffer.bo”的命令
obj/Makefile:1360: 警告：忽略关于目标“obj/PacketBuffer.bo”的旧命令
obj/Makefile:2339: 警告：覆盖关于目标“obj/CPU.bo”的命令
obj/Makefile:1390: 警告：忽略关于目标“obj/CPU.bo”的旧命令
obj/Makefile:2353: 警告：覆盖关于目标“obj/EthMac.bo”的命令
obj/Makefile:1411: 警告：忽略关于目标“obj/EthMac.bo”的旧命令
obj/Makefile:2362: 警告：覆盖关于目标“verilog/mkEthMac.v”的命令
obj/Makefile:1420: 警告：忽略关于目标“verilog/mkEthMac.v”的旧命令
obj/Makefile:2369: 警告：覆盖关于目标“obj/PrintTrace.bo”的命令
obj/Makefile:1427: 警告：忽略关于目标“obj/PrintTrace.bo”的旧命令
obj/Makefile:2376: 警告：覆盖关于目标“obj/Utils.bo”的命令
obj/Makefile:1434: 警告：忽略关于目标“obj/Utils.bo”的旧命令
obj/Makefile:2383: 警告：覆盖关于目标“obj/SynthBuilder.bo”的命令
obj/Makefile:1441: 警告：忽略关于目标“obj/SynthBuilder.bo”的旧命令
obj/Makefile:2390: 警告：覆盖关于目标“obj/RxChannel.bo”的命令
obj/Makefile:1448: 警告：忽略关于目标“obj/RxChannel.bo”的旧命令
obj/Makefile:2397: 警告：覆盖关于目标“obj/TxRx.bo”的命令
obj/Makefile:1455: 警告：忽略关于目标“obj/TxRx.bo”的旧命令
obj/Makefile:2411: 警告：覆盖关于目标“obj/SharedBuff.bo”的命令
obj/Makefile:1462: 警告：忽略关于目标“obj/SharedBuff.bo”的旧命令
obj/Makefile:2418: 警告：覆盖关于目标“obj/HostChannel.bo”的命令
obj/Makefile:1469: 警告：忽略关于目标“obj/HostChannel.bo”的旧命令
obj/Makefile:2434: 警告：覆盖关于目标“obj/NfsumePins.bo”的命令
obj/Makefile:1483: 警告：忽略关于目标“obj/NfsumePins.bo”的旧命令
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
mkdir -p /home/yhs/clickp4_fpga/l2_switch/nfsume/sources
/home/yhs/connectal/scripts/generate-constraints.py -f xilinx -b LED:LED -b SFP:SFP -b SFPA:SFPA -b SFPB:SFPB -b SFPC:SFPC -b SFPD:SFPD -o /home/yhs/clickp4_fpga/l2_switch/nfsume/sources/pinout-nfsume.xdc --boardfile /home/yhs/connectal/boardinfo/nfsume.json --pinoutfile /home/yhs/p4fpga/boards/nfsume.json
xilinx
generate-constraints: processing file "/home/yhs/p4fpga/boards/nfsume.json"
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pipe.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Adapter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalMemory.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/BscanE2.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SyncBits.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/BramMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHR.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkEHR2BSV.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkEHR2BSV.v
BSV_BO [ /home/yhs/connectal/lib/bsv/ConfigCounter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBram.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkPcieTracer.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkPcieTracer.v
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkPcieControlAndStatusRegs.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkPcieControlAndStatusRegs.v
BSV_BO [ /home/yhs/connectal/bsv/EHRM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CFFIFO.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Axi4MasterSlave.bsv]
Warning: "/home/yhs/connectal/bsv/Axi4MasterSlave.bsv", line 187, column 20: (T0054)
  Field not defined: `last'
BSV_BO [ /home/yhs/connectal/lib/bsv/Arith.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 91, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 139, column 93: (T0054)
  Field not defined: `clear'
BSV_BO [ /home/yhs/connectal/bsv/AxiBits.bsv]
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `awlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arqos'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `arlock'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 218, column 22: (T0054)
  Field not defined: `aresetn'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 393, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 523, column 20: (T0054)
  Field not defined: `last'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 617, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 672, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 735, column 21: (T0054)
  Field not defined: `firstbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/AxiBits.bsv", line 790, column 21: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/connectal/generated/xilinx/PCIEWRAPPER3.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/Bufgctrl.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/PCIEWRAPPER.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieGearbox.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/obj/mkPcieGearbox.sched
Verilog file created: /home/yhs/clickp4_fpga/l2_switch/nfsume/verilog/mkPcieGearbox.v
BSV_BO [ /home/yhs/connectal/bsv/Pcie3EndpointX7.bsv]
Error: "/home/yhs/connectal/bsv/Pcie3EndpointX7.bsv", line 104, column 50: (T0007)
  Unbound type constructor `CQDescriptor'
Error: "/home/yhs/connectal/bsv/Pcie3EndpointX7.bsv", line 132, column 50: (T0007)
  Unbound type constructor `RCDescriptor'
Error: "/home/yhs/connectal/bsv/Pcie3EndpointX7.bsv", line 370, column 9: (T0007)
  Unbound type constructor `DWCount'
make[1]: *** [obj/Pcie3EndpointX7.bo] 错误 1
make: *** [build.nfsume] 错误 2
[1m[7m%[27m[1m[0m                                                                                ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/l2_switch]1;..pga/l2_switch[0m[27m[24m[J[01;31m➜  [36ml2_switch[00m [01;34mgit:([31mmaster[34m) [33m✗[00m [K[?1h=\ mmake build[1m [0m