
Loading design for application trce from file dgmux_bkeys_master_map.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:57:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dGMUX_BKeys_master.tw1 -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master_map.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master_map.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.240ns (weighted slack = -227.605ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i8  (to LPC_CLK33M_GMUX_c +)

   Delay:               6.288ns  (26.8% logic, 73.2% route), 6 logic levels.

 Constraint Details:

      6.288ns physical path delay SLICE_48 to SLICE_61 exceeds
      (delay constraint based on source clock period of 3.260ns and destination clock period of 5.143ns)
      0.141ns delay constraint less
      0.093ns DIN_SET requirement (totaling 0.048ns) by 6.240ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383   SLICE_48.CLK to    SLICE_48.Q1 SLICE_48 (from Key_Clock)
ROUTE        36   e 1.081    SLICE_48.Q1 to   SLICE_149.A0 Brightness_Level_1
CTOF_DEL    ---     0.260   SLICE_149.A0 to   SLICE_149.F0 SLICE_149
ROUTE         3   e 1.081   SLICE_149.F0 to    SLICE_98.D1 n5385
CTOF_DEL    ---     0.260    SLICE_98.D1 to    SLICE_98.F1 SLICE_98
ROUTE        11   e 0.280    SLICE_98.F1 to    SLICE_98.B0 n5370
CTOF_DEL    ---     0.260    SLICE_98.B0 to    SLICE_98.F0 SLICE_98
ROUTE         1   e 1.081    SLICE_98.F0 to   SLICE_106.B0 n5330
CTOF_DEL    ---     0.260   SLICE_106.B0 to   SLICE_106.F0 SLICE_106
ROUTE         1   e 1.081   SLICE_106.F0 to    SLICE_61.C1 n5331
CTOF_DEL    ---     0.260    SLICE_61.C1 to    SLICE_61.F1 SLICE_61
ROUTE         1   e 0.001    SLICE_61.F1 to   SLICE_61.DI1 n1747 (to LPC_CLK33M_GMUX_c)
                  --------
                    6.288   (26.8% logic, 73.2% route), 6 logic levels.

Warning:   4.297MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 306.748000 MHz ;
            81 items scored, 62 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.603ns (weighted slack = -41.112ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.875ns  (33.5% logic, 66.5% route), 4 logic levels.

 Constraint Details:

      4.875ns physical path delay SLICE_76 to SLICE_50 exceeds
      (delay constraint based on source clock period of 5.143ns and destination clock period of 3.260ns)
      0.365ns delay constraint less
      0.093ns DIN_SET requirement (totaling 0.272ns) by 4.603ns

 Physical Path Details:

      Data path SLICE_76 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383   SLICE_76.CLK to    SLICE_76.Q0 SLICE_76 (from LPC_CLK33M_GMUX_c)
ROUTE         8   e 1.081    SLICE_76.Q0 to   SLICE_146.A0 Last_Key_Press_0
CTOF_DEL    ---     0.260   SLICE_146.A0 to   SLICE_146.F0 SLICE_146
ROUTE         4   e 1.081   SLICE_146.F0 to *9/SLICE_84.A0 n5539
CTOOFX_DEL  ---     0.494 *9/SLICE_84.A0 to *SLICE_84.OFX0 i3459/SLICE_84
ROUTE         2   e 1.081 *SLICE_84.OFX0 to    SLICE_50.C0 n6
CTOOFX_DEL  ---     0.494    SLICE_50.C0 to  SLICE_50.OFX0 SLICE_50
ROUTE         1   e 0.001  SLICE_50.OFX0 to   SLICE_50.DI0 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.875   (33.5% logic, 66.5% route), 4 logic levels.

Warning:  22.536MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
194.439000 MHz ;                        |  194.439 MHz|    4.297 MHz|   6 *
                                        |             |             |
FREQUENCY NET "Key_Clock" 306.748000    |             |             |
MHz ;                                   |  306.748 MHz|   22.536 MHz|   4 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n4694                                   |       7|    2181|     52.45%
                                        |        |        |
n4549                                   |       1|    2086|     50.17%
                                        |        |        |
n2029                                   |       5|    2035|     48.94%
                                        |        |        |
n4753                                   |       1|    1245|     29.94%
                                        |        |        |
n4622                                   |      10|    1153|     27.73%
                                        |        |        |
n19                                     |       4|    1146|     27.56%
                                        |        |        |
n3603                                   |       7|     954|     22.94%
                                        |        |        |
n4889                                   |       1|     881|     21.19%
                                        |        |        |
n4769                                   |       1|     790|     19.00%
                                        |        |        |
n3538                                   |       1|     606|     14.57%
                                        |        |        |
n5059                                   |       7|     560|     13.47%
                                        |        |        |
n4489                                   |       4|     486|     11.69%
                                        |        |        |
n5033                                   |       2|     456|     10.97%
                                        |        |        |
n5356                                   |       3|     452|     10.87%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 67
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_75.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_75.Q0   Loads: 7
   Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;   Transfers: 2


Timing summary (Setup):
---------------

Timing errors: 4158  Score: 170750161
Cumulative negative slack: 170750161

Constraints cover 9784 paths, 65 nets, and 1069 connections (90.36% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Apr 12 15:57:59 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dGMUX_BKeys_master.tw1 -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master_map.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master_map.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Key_Clock_105  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Brightness_Trigger_dly_107  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay SLICE_75 to SLICE_75 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path SLICE_75 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120   SLICE_75.CLK to    SLICE_75.Q0 SLICE_75 (from LPC_CLK33M_GMUX_c)
ROUTE         7   e 0.103    SLICE_75.Q0 to    SLICE_75.M1 Key_Clock (to LPC_CLK33M_GMUX_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 306.748000 MHz ;
            81 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i1  (to Key_Clock +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_48 to SLICE_48 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120   SLICE_48.CLK to    SLICE_48.Q0 SLICE_48 (from Key_Clock)
ROUTE        19   e 0.103    SLICE_48.Q0 to    SLICE_48.D1 Brightness_Level_0
CTOF_DEL    ---     0.059    SLICE_48.D1 to    SLICE_48.F1 SLICE_48
ROUTE         1   e 0.001    SLICE_48.F1 to   SLICE_48.DI1 Brightness_Level_4_N_78_1 (to Key_Clock)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
194.439000 MHz ;                        |     0.000 ns|     0.237 ns|   1  
                                        |             |             |
FREQUENCY NET "Key_Clock" 306.748000    |             |             |
MHz ;                                   |     0.000 ns|     0.282 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 67
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_75.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 194.439000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_75.Q0   Loads: 7
   Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Key_Clock" 306.748000 MHz ;   Transfers: 2


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9784 paths, 65 nets, and 1106 connections (93.49% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4158 (setup), 0 (hold)
Score: 170750161 (setup), 0 (hold)
Cumulative negative slack: 170750161 (170750161+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

