set_location_hint "\I2C_1:bI2C_UDB:m_state_3\" 2 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:clkgen_tc2_reg\" 2 0 0 1
set_location_hint "\I2C_1:bI2C_UDB:status_4\" 2 0 0 2
set_location_hint "\I2C_1:bI2C_UDB:m_state_4_split\" 2 0 1 0
set_location_hint "\I2C_1:bI2C_UDB:Shifter:u0\" 2 0 2 
set_location_hint "\I2C_1:bI2C_UDB:StsReg\" 2 0 4 
set_location_hint "\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\" 2 0 6
set_location_hint "\I2C_1:sda_x_wire\" 3 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:m_state_4\" 3 0 0 1
set_location_hint "\I2C_1:bI2C_UDB:m_state_2_split\" 3 0 1 0
set_location_hint "\Status_Reg_1:sts:sts_reg\" 3 0 4 
set_location_hint "\SPIM_1:BSPIM:state_1\" 3 1 0 0
set_location_hint "\SPIM_1:BSPIM:state_0\" 3 1 0 1
set_location_hint "\SPIM_1:BSPIM:load_rx_data\" 3 1 0 2
set_location_hint "\SPIM_1:BSPIM:tx_status_0\" 3 1 0 3
set_location_hint "\SPIM_1:BSPIM:state_2\" 3 1 1 0
set_location_hint "\SPIM_1:BSPIM:ld_ident\" 3 1 1 1
set_location_hint "Net_437" 3 1 1 2
set_location_hint "\SPIM_1:BSPIM:sR8:Dp:u0\" 3 1 2 
set_location_hint "\SPIM_1:BSPIM:BitCounter\" 3 1 7
set_location_hint "\SPIM_1:BSPIM:load_cond\" 2 1 0 0
set_location_hint "Net_415" 2 1 0 1
set_location_hint "\SPIM_1:BSPIM:rx_status_6\" 2 1 0 2
set_location_hint "\I2C_1:bI2C_UDB:m_state_0_split\" 2 1 1 0
set_location_hint "\SPIM_1:BSPIM:RxStsReg\" 2 1 4 
set_location_hint "\I2C_1:Net_643_3\" 1 1 0 0
set_location_hint "\I2C_1:bI2C_UDB:status_0\" 1 1 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\" 1 1 1 0
set_location_hint "\I2C_1:bI2C_UDB:Master:ClkGen:u0\" 1 1 2 
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\" 1 1 7
set_location_hint "\I2C_1:bI2C_UDB:status_1\" 0 1 0 0
set_location_hint "\I2C_1:bI2C_UDB:status_2\" 0 1 0 1
set_location_hint "\I2C_1:bI2C_UDB:sda_in_reg\" 0 1 0 2
set_location_hint "\SPIM_1:BSPIM:mosi_pre_reg_split\" 0 1 1 0
set_location_hint "SDA_1(0)_SYNC" 0 1 5 -1
set_location_hint "\I2C_1:bI2C_UDB:m_state_0\" 0 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:m_state_2\" 0 0 0 1
set_location_hint "\SPIM_1:BSPIM:mosi_pre_reg_split_1\" 0 0 1 0
set_location_hint "\I2C_1:bI2C_UDB:m_reset\" 0 0 1 1
set_location_hint "\SPIM_1:BSPIM:tx_status_4\" 0 0 1 2
set_location_hint "\SPIM_1:BSPIM:TxStsReg\" 0 0 4 
set_location_hint "\I2C_1:bI2C_UDB:status_3\" 1 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:lost_arb_reg\" 1 0 0 1
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_shifter_1\" 1 0 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\" 1 0 1 0
set_location_hint "\I2C_1:bI2C_UDB:clkgen_tc1_reg\" 1 0 1 1
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_clkgen_1\" 1 0 1 2
set_location_hint "\SPIS_1:BSPIS:TxStsReg\" 1 0 4 
set_location_hint "\I2C_1:bI2C_UDB:m_state_1\" 2 5 0 0
set_location_hint "\I2C_1:bI2C_UDB:cnt_reset\" 2 5 1 0
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_clkgen_0\" 2 5 1 1
set_location_hint "\I2C_1:bI2C_UDB:clk_eq_reg\" 2 5 1 2
set_location_hint "SCL_1(0)_SYNC" 2 5 5 -1
set_location_hint "\I2C_1:bI2C_UDB:bus_busy_reg\" 3 5 0 0
set_location_hint "\I2C_1:bI2C_UDB:scl_in_last2_reg\" 3 5 0 1
set_location_hint "\I2C_1:bI2C_UDB:status_5\" 3 5 0 2
set_location_hint "\I2C_1:bI2C_UDB:sda_in_last2_reg\" 3 5 0 3
set_location_hint "\I2C_1:bI2C_UDB:scl_in_last_reg\" 3 5 1 0
set_location_hint "\I2C_1:bI2C_UDB:sda_in_last_reg\" 3 5 1 1
set_location_hint "\I2C_1:bI2C_UDB:scl_in_reg\" 3 5 1 2
set_location_hint "\SPIS_2:BSPIS:inv_ss\" 3 5 1 3
set_location_hint "\USB:Vbus_ps:sts:sts_reg\" 3 5 4 
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\" 3 4 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\" 3 4 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\" 3 4 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\" 3 4 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\" 3 4 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\" 3 4 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\" 3 4 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\" 3 4 1 3
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\" 3 4 4 
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\" 2 4 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\" 2 4 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\" 2 4 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\" 2 4 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\" 2 4 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\" 2 4 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\" 2 4 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\" 2 4 1 3
set_location_hint "\SPIS_1:BSPIS:sync_2\" 2 4 5 -1
set_location_hint "\SPIS_1:BSPIS:sync_1\" 2 4 5 -1
set_location_hint "\SPIS_1:BSPIS:sync_4\" 2 4 5 -1
set_location_hint "\SPIS_1:BSPIS:sync_3\" 2 4 5 -1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\" 2 3 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\" 2 3 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\" 2 3 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\" 2 3 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\" 2 3 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\" 2 3 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\" 2 3 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\" 2 3 1 3
set_location_hint "\SPIS_2:BSPIS:sync_3\" 2 3 5 -1
set_location_hint "\SPIS_2:BSPIS:sync_4\" 2 3 5 -1
set_location_hint "\SPIS_2:BSPIS:sync_2\" 2 3 5 -1
set_location_hint "\SPIS_2:BSPIS:sync_1\" 2 3 5 -1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\" 3 3 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\" 3 3 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\" 3 3 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\" 3 3 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\" 3 3 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\" 3 3 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\" 3 3 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\" 3 3 1 3
set_location_hint "SCLK_2(0)_SYNC" 3 3 5 -1
set_location_hint "MOSI_2(0)_SYNC" 3 3 5 -1
set_location_hint "\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\" 3 3 5 -1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\" 3 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\" 3 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\" 3 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\" 3 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\" 3 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\" 3 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\" 3 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\" 3 2 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\" 2 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\" 2 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\" 2 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\" 2 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\" 2 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\" 2 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\" 2 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\" 2 2 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\" 1 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\" 1 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\" 1 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\" 1 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\" 1 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\" 1 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\" 1 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\" 1 2 1 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\" 0 2 0 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\" 0 2 0 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\" 0 2 0 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\" 0 2 0 3
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\" 0 2 1 0
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\" 0 2 1 1
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\" 0 2 1 2
set_location_hint "\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\" 0 2 1 3
set_location_hint "\SPIM_1:BSPIM:mosi_hs_reg\" 0 3 0 0
set_location_hint "\SPIM_1:BSPIM:mosi_from_dp_reg\" 0 3 0 1
set_location_hint "\SPIM_1:BSPIM:cnt_enable\" 0 3 0 2
set_location_hint "\SPIS_1:BSPIS:mosi_to_dp\" 0 3 1 0
set_location_hint "Net_1042" 0 3 1 1
set_location_hint "\SPIS_1:BSPIS:sR8:Dp:u0\" 0 3 2 
set_location_hint "\SPIS_1:BSPIS:BitCounter\" 0 3 7
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\" 1 3 0 0
set_location_hint "\SPIS_2:BSPIS:mosi_to_dp\" 1 3 0 1
set_location_hint "\SPIS_2:BSPIS:tx_load\" 1 3 0 2
set_location_hint "\SPIS_1:BSPIS:mosi_buf_overrun\" 1 3 1 0
set_location_hint "\SPIS_1:BSPIS:tx_load\" 1 3 1 1
set_location_hint "\SPIS_2:BSPIS:mosi_buf_overrun\" 1 3 1 2
set_location_hint "Net_535" 1 3 1 3
set_location_hint "\SPIS_2:BSPIS:sR8:Dp:u0\" 1 3 2 
set_location_hint "\SPIS_2:BSPIS:BitCounter\" 1 3 7
set_location_hint "\SPIM_1:BSPIM:mosi_pre_reg\" 1 4 0 0
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_shifter_0\" 1 4 0 1
set_location_hint "\SPIS_2:BSPIS:tx_status_0\" 1 4 0 2
set_location_hint "\SPIS_2:BSPIS:byte_complete\" 1 4 0 3
set_location_hint "\SPIS_2:BSPIS:dpcounter_one_reg\" 1 4 1 0
set_location_hint "\SPIS_1:BSPIS:inv_ss\" 1 4 1 1
set_location_hint "\SPIS_2:BSPIS:TxStsReg\" 1 4 4 
set_location_hint "\SPIS_2:BSPIS:mosi_tmp\" 0 4 0 0
set_location_hint "\SPIS_1:BSPIS:tx_status_0\" 0 4 0 1
set_location_hint "\SPIS_1:BSPIS:byte_complete\" 0 4 0 2
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\" 0 4 0 3
set_location_hint "\SPIS_1:BSPIS:dpcounter_one_reg\" 0 4 1 0
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\" 0 4 6
set_location_hint "\SPIS_1:BSPIS:mosi_tmp\" 0 5 0 0
set_location_hint "\SPIS_1:BSPIS:rx_buf_overrun\" 0 5 0 1
set_location_hint "\SPIS_2:BSPIS:rx_buf_overrun\" 0 5 0 2
set_location_hint "Net_1344" 0 5 0 3
set_location_hint "\SPIS_2:BSPIS:mosi_buf_overrun_fin\" 0 5 1 0
set_location_hint "\SPIS_1:BSPIS:RxStsReg\" 0 5 4 
set_location_hint "\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\" 1 5 0 0
set_location_hint "Net_1160" 1 5 0 1
set_location_hint "\SPIS_1:BSPIS:rx_status_4\" 1 5 0 2
set_location_hint "\SPIS_2:BSPIS:rx_status_4\" 1 5 0 3
set_location_hint "\SPIS_1:BSPIS:mosi_buf_overrun_fin\" 1 5 1 0
set_location_hint "\SPIS_2:BSPIS:RxStsReg\" 1 5 4 
